
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db04  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800dcc0  0800dcc0  0000ecc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd78  0800dd78  0000f10c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd78  0800dd78  0000ed78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd80  0800dd80  0000f10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd80  0800dd80  0000ed80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd84  0800dd84  0000ed84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800dd88  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005498  2000010c  0800de94  0000f10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200055a4  0800de94  0000f5a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024db3  00000000  00000000  0000f13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050cf  00000000  00000000  00033eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c80  00000000  00000000  00038fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000162e  00000000  00000000  0003ac40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000302d0  00000000  00000000  0003c26e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000242d3  00000000  00000000  0006c53e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011da4d  00000000  00000000  00090811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ae25e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077cc  00000000  00000000  001ae2a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b5a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800dca8 	.word	0x0800dca8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000110 	.word	0x20000110
 80001f8:	0800dca8 	.word	0x0800dca8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	463b      	mov	r3, r7
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
 8000500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000502:	4b31      	ldr	r3, [pc, #196]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000504:	4a31      	ldr	r2, [pc, #196]	@ (80005cc <MX_ADC1_Init+0xe0>)
 8000506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000508:	4b2f      	ldr	r3, [pc, #188]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800050a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800050e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000510:	4b2d      	ldr	r3, [pc, #180]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000516:	4b2c      	ldr	r3, [pc, #176]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800051c:	4b2a      	ldr	r3, [pc, #168]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800051e:	2201      	movs	r2, #1
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000522:	4b29      	ldr	r3, [pc, #164]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000524:	2204      	movs	r2, #4
 8000526:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000528:	4b27      	ldr	r3, [pc, #156]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800052a:	2200      	movs	r2, #0
 800052c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800052e:	4b26      	ldr	r3, [pc, #152]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000530:	2200      	movs	r2, #0
 8000532:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000534:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000536:	2202      	movs	r2, #2
 8000538:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b23      	ldr	r3, [pc, #140]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000542:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000544:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000548:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800054a:	4b1f      	ldr	r3, [pc, #124]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800054c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b1d      	ldr	r3, [pc, #116]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800055a:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800055c:	2200      	movs	r2, #0
 800055e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000560:	4b19      	ldr	r3, [pc, #100]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000562:	2200      	movs	r2, #0
 8000564:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	4817      	ldr	r0, [pc, #92]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 800056a:	f001 fdc3 	bl	80020f4 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000574:	f000 ffbd 	bl	80014f2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_ADC1_Init+0xe4>)
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800057c:	2306      	movs	r3, #6
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000580:	2306      	movs	r3, #6
 8000582:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000584:	237f      	movs	r3, #127	@ 0x7f
 8000586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000588:	2304      	movs	r3, #4
 800058a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000590:	463b      	mov	r3, r7
 8000592:	4619      	mov	r1, r3
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 8000596:	f002 f93f 	bl	8002818 <HAL_ADC_ConfigChannel>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005a0:	f000 ffa7 	bl	80014f2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_ADC1_Init+0xe8>)
 80005a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005a8:	230c      	movs	r3, #12
 80005aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ac:	463b      	mov	r3, r7
 80005ae:	4619      	mov	r1, r3
 80005b0:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <MX_ADC1_Init+0xdc>)
 80005b2:	f002 f931 	bl	8002818 <HAL_ADC_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80005bc:	f000 ff99 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000128 	.word	0x20000128
 80005cc:	50040000 	.word	0x50040000
 80005d0:	c7520000 	.word	0xc7520000
 80005d4:	04300002 	.word	0x04300002

080005d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b0ae      	sub	sp, #184	@ 0xb8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f0:	f107 0310 	add.w	r3, r7, #16
 80005f4:	2294      	movs	r2, #148	@ 0x94
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f00d fb1b 	bl	800dc34 <memset>
  if(adcHandle->Instance==ADC1)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a40      	ldr	r2, [pc, #256]	@ (8000704 <HAL_ADC_MspInit+0x12c>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d179      	bne.n	80006fc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000608:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800060c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800060e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800061a:	2301      	movs	r3, #1
 800061c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800061e:	230c      	movs	r3, #12
 8000620:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800062e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4618      	mov	r0, r3
 800063a:	f005 ff01 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000644:	f000 ff55 	bl	80014f2 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000648:	4b2f      	ldr	r3, [pc, #188]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064c:	4a2e      	ldr	r2, [pc, #184]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800064e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000654:	4b2c      	ldr	r3, [pc, #176]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000658:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000660:	4b29      	ldr	r3, [pc, #164]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <HAL_ADC_MspInit+0x130>)
 800066e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000670:	f003 0304 	and.w	r3, r3, #4
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000678:	2301      	movs	r3, #1
 800067a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800067e:	230b      	movs	r3, #11
 8000680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800068a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800068e:	4619      	mov	r1, r3
 8000690:	481e      	ldr	r0, [pc, #120]	@ (800070c <HAL_ADC_MspInit+0x134>)
 8000692:	f003 fb7d 	bl	8003d90 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 8000698:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <HAL_ADC_MspInit+0x13c>)
 800069a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 800069e:	2205      	movs	r2, #5
 80006a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ae:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006b4:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006c6:	2220      	movs	r2, #32
 80006c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006d2:	f002 ffe7 	bl	80036a4 <HAL_DMA_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006dc:	f000 ff09 	bl	80014f2 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000710 <HAL_ADC_MspInit+0x138>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2100      	movs	r1, #0
 80006f0:	2012      	movs	r0, #18
 80006f2:	f002 ffa0 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006f6:	2012      	movs	r0, #18
 80006f8:	f002 ffb9 	bl	800366e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fc:	bf00      	nop
 80006fe:	37b8      	adds	r7, #184	@ 0xb8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	50040000 	.word	0x50040000
 8000708:	40021000 	.word	0x40021000
 800070c:	48000800 	.word	0x48000800
 8000710:	20000190 	.word	0x20000190
 8000714:	40020008 	.word	0x40020008

08000718 <comms_reset_active_tx_buffer>:


extern uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len);


void comms_reset_active_tx_buffer() {
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
	// write start bytes
	*((uint16_t*) (comms_tx_active_buffer)) = START_HEADER;
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <comms_reset_active_tx_buffer+0x38>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8000724:	801a      	strh	r2, [r3, #0]
	// reset buffer id
	comms_tx_active_buffer[2] = 0;
 8000726:	4b0a      	ldr	r3, [pc, #40]	@ (8000750 <comms_reset_active_tx_buffer+0x38>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	3302      	adds	r3, #2
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
	//reset number of elements
	*((uint16_t*) (comms_tx_active_buffer + 3)) = 0;
 8000730:	4b07      	ldr	r3, [pc, #28]	@ (8000750 <comms_reset_active_tx_buffer+0x38>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	3303      	adds	r3, #3
 8000736:	2200      	movs	r2, #0
 8000738:	801a      	strh	r2, [r3, #0]
	// set pointer to first position where data elements can be writen to
	comms_tx_active_wr_pointer = comms_tx_active_buffer + 5;
 800073a:	4b05      	ldr	r3, [pc, #20]	@ (8000750 <comms_reset_active_tx_buffer+0x38>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	3305      	adds	r3, #5
 8000740:	4a04      	ldr	r2, [pc, #16]	@ (8000754 <comms_reset_active_tx_buffer+0x3c>)
 8000742:	6013      	str	r3, [r2, #0]
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	200009f0 	.word	0x200009f0
 8000754:	200009f4 	.word	0x200009f4

08000758 <comms_reset_active_rx_buffer>:


void comms_reset_active_rx_buffer() {
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	//reset whole head to correctly detect next incoming buffer
	comms_rx_active_buffer[0] = 0;
 800075c:	4b0d      	ldr	r3, [pc, #52]	@ (8000794 <comms_reset_active_rx_buffer+0x3c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
	comms_rx_active_buffer[1] = 0;
 8000764:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <comms_reset_active_rx_buffer+0x3c>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	3301      	adds	r3, #1
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
	comms_rx_active_buffer[2] = 0;
 800076e:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <comms_reset_active_rx_buffer+0x3c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	3302      	adds	r3, #2
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
	*((uint16_t*) (comms_rx_active_buffer + 3)) = 0; // reset number of data packets inside the buffer
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <comms_reset_active_rx_buffer+0x3c>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	3303      	adds	r3, #3
 800077e:	2200      	movs	r2, #0
 8000780:	801a      	strh	r2, [r3, #0]
	comms_rx_active_rd_pointer = comms_rx_active_buffer; // reset the active pointer
 8000782:	4b04      	ldr	r3, [pc, #16]	@ (8000794 <comms_reset_active_rx_buffer+0x3c>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a04      	ldr	r2, [pc, #16]	@ (8000798 <comms_reset_active_rx_buffer+0x40>)
 8000788:	6013      	str	r3, [r2, #0]
}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	200015fc 	.word	0x200015fc
 8000798:	20001600 	.word	0x20001600

0800079c <comms_uart_init>:


void comms_uart_init() {
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
	// reset the state
	uart_rx_state = COMMS_UART_HEAD;
 80007a2:	4b08      	ldr	r3, [pc, #32]	@ (80007c4 <comms_uart_init+0x28>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
	// set callback for incoming data buffer head
	HAL_StatusTypeDef rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_buffer,
 80007a8:	4b07      	ldr	r3, [pc, #28]	@ (80007c8 <comms_uart_init+0x2c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2205      	movs	r2, #5
 80007ae:	4619      	mov	r1, r3
 80007b0:	4806      	ldr	r0, [pc, #24]	@ (80007cc <comms_uart_init+0x30>)
 80007b2:	f007 f939 	bl	8007a28 <HAL_UART_Receive_IT>
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
			5);
	UNUSED(rcode);
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20001610 	.word	0x20001610
 80007c8:	200015fc 	.word	0x200015fc
 80007cc:	2000386c 	.word	0x2000386c

080007d0 <comms_init>:


void comms_init() {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	// init TX
	comms_tx_active_buffer = comms_tx_buffer1;
 80007d4:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <comms_init+0x48>)
 80007d6:	4a11      	ldr	r2, [pc, #68]	@ (800081c <comms_init+0x4c>)
 80007d8:	601a      	str	r2, [r3, #0]
	comms_tx_prepared_buffer = comms_tx_buffer2;
 80007da:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <comms_init+0x50>)
 80007dc:	4a11      	ldr	r2, [pc, #68]	@ (8000824 <comms_init+0x54>)
 80007de:	601a      	str	r2, [r3, #0]

	comms_reset_active_tx_buffer();
 80007e0:	f7ff ff9a 	bl	8000718 <comms_reset_active_tx_buffer>
	comms_tx_prepared_wr_pointer = comms_tx_prepared_buffer + 5; // set pointer to first position of data elements ready for transfer
 80007e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <comms_init+0x50>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	3305      	adds	r3, #5
 80007ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000828 <comms_init+0x58>)
 80007ec:	6013      	str	r3, [r2, #0]

	// init RX
	if (comms_selected_interface == COMMS_UART){
 80007ee:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <comms_init+0x5c>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d101      	bne.n	80007fa <comms_init+0x2a>
		comms_uart_init();
 80007f6:	f7ff ffd1 	bl	800079c <comms_uart_init>
	}

	comms_rx_active_buffer = comms_rx_buffer1;
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <comms_init+0x60>)
 80007fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000834 <comms_init+0x64>)
 80007fe:	601a      	str	r2, [r3, #0]
	comms_rx_prepared_buffer = comms_rx_buffer2;
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <comms_init+0x68>)
 8000802:	4a0e      	ldr	r2, [pc, #56]	@ (800083c <comms_init+0x6c>)
 8000804:	601a      	str	r2, [r3, #0]

	comms_reset_active_rx_buffer();
 8000806:	f7ff ffa7 	bl	8000758 <comms_reset_active_rx_buffer>
	comms_rx_prepared_rd_pointer = comms_rx_prepared_buffer + 5; // set pointer to first position of readable data elements
 800080a:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <comms_init+0x68>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	3305      	adds	r3, #5
 8000810:	4a0b      	ldr	r2, [pc, #44]	@ (8000840 <comms_init+0x70>)
 8000812:	6013      	str	r3, [r2, #0]
}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	200009f0 	.word	0x200009f0
 800081c:	200001f0 	.word	0x200001f0
 8000820:	200009f8 	.word	0x200009f8
 8000824:	200005f0 	.word	0x200005f0
 8000828:	200009fc 	.word	0x200009fc
 800082c:	2000160c 	.word	0x2000160c
 8000830:	200015fc 	.word	0x200015fc
 8000834:	20000dfc 	.word	0x20000dfc
 8000838:	20001604 	.word	0x20001604
 800083c:	200011fc 	.word	0x200011fc
 8000840:	20001608 	.word	0x20001608

08000844 <comms_purge_id_register>:


void comms_purge_id_register() {
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	// reset the evidence of existing data packets in tx buffer
	memset(comms_tx_data_id_register, 0x0, sizeof(comms_tx_data_id_register));
 8000848:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 800084c:	2100      	movs	r1, #0
 800084e:	4802      	ldr	r0, [pc, #8]	@ (8000858 <comms_purge_id_register+0x14>)
 8000850:	f00d f9f0 	bl	800dc34 <memset>
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000a00 	.word	0x20000a00

0800085c <comms_find_existing_data>:


void* comms_find_existing_data(uint8_t data_id) {
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	// returns pointer to existing data packet with this data_id, or NULL
	if (comms_tx_data_id_register[data_id] != NULL) {
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	4a08      	ldr	r2, [pc, #32]	@ (800088c <comms_find_existing_data+0x30>)
 800086a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d004      	beq.n	800087c <comms_find_existing_data+0x20>
		return comms_tx_data_id_register[data_id];
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	4a05      	ldr	r2, [pc, #20]	@ (800088c <comms_find_existing_data+0x30>)
 8000876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800087a:	e000      	b.n	800087e <comms_find_existing_data+0x22>
	}
	return NULL;
 800087c:	2300      	movs	r3, #0
}
 800087e:	4618      	mov	r0, r3
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000a00 	.word	0x20000a00

08000890 <comms_increment_active_buffer_data>:


void comms_increment_active_buffer_data() {
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
	// increments total number of data elements in active tx buffer.
	*((uint16_t*) (comms_tx_active_buffer + 3)) += 1;
 8000894:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <comms_increment_active_buffer_data+0x24>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3303      	adds	r3, #3
 800089a:	881a      	ldrh	r2, [r3, #0]
 800089c:	4b05      	ldr	r3, [pc, #20]	@ (80008b4 <comms_increment_active_buffer_data+0x24>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	3303      	adds	r3, #3
 80008a2:	3201      	adds	r2, #1
 80008a4:	b292      	uxth	r2, r2
 80008a6:	801a      	strh	r2, [r3, #0]
}
 80008a8:	bf00      	nop
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	200009f0 	.word	0x200009f0

080008b8 <comms_append_int32>:


int comms_append_int32(uint8_t data_id, uint8_t data_count, int *data) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	603a      	str	r2, [r7, #0]
 80008c2:	71fb      	strb	r3, [r7, #7]
 80008c4:	460b      	mov	r3, r1
 80008c6:	71bb      	strb	r3, [r7, #6]
	//check tx_register for same data id, return if existing
	if (comms_find_existing_data(data_id) != NULL && !ALLOW_TX_APPEND_DUPLICITE_DATA_ID) {
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ffc6 	bl	800085c <comms_find_existing_data>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <comms_append_int32+0x22>
		return COMMS_DATA_ID_EXISTS;
 80008d6:	2307      	movs	r3, #7
 80008d8:	e02d      	b.n	8000936 <comms_append_int32+0x7e>
	}

	if (tx_wr_status) {
 80008da:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <comms_append_int32+0x88>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <comms_append_int32+0x2e>
		return COMMS_WR_LOCKED;
 80008e2:	2305      	movs	r3, #5
 80008e4:	e027      	b.n	8000936 <comms_append_int32+0x7e>
	}
	else {
		tx_wr_status = COMMS_INPROGRESS;
 80008e6:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <comms_append_int32+0x88>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	701a      	strb	r2, [r3, #0]
	}

	// save the pointer to new data to register
	comms_tx_data_id_register[data_id] = (void*) comms_tx_active_wr_pointer;
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	4a15      	ldr	r2, [pc, #84]	@ (8000944 <comms_append_int32+0x8c>)
 80008f0:	6812      	ldr	r2, [r2, #0]
 80008f2:	4915      	ldr	r1, [pc, #84]	@ (8000948 <comms_append_int32+0x90>)
 80008f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// increment total data in buffer
	comms_increment_active_buffer_data();
 80008f8:	f7ff ffca 	bl	8000890 <comms_increment_active_buffer_data>

	// write id, bytes and count
	*comms_tx_active_wr_pointer = data_id;
 80008fc:	4b11      	ldr	r3, [pc, #68]	@ (8000944 <comms_append_int32+0x8c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	79fa      	ldrb	r2, [r7, #7]
 8000902:	701a      	strb	r2, [r3, #0]
	*(comms_tx_active_wr_pointer + 1) = (uint8_t) sizeof(*data);
 8000904:	4b0f      	ldr	r3, [pc, #60]	@ (8000944 <comms_append_int32+0x8c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	3301      	adds	r3, #1
 800090a:	2204      	movs	r2, #4
 800090c:	701a      	strb	r2, [r3, #0]
	*(comms_tx_active_wr_pointer + 2) = data_count;
 800090e:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <comms_append_int32+0x8c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	3302      	adds	r3, #2
 8000914:	79ba      	ldrb	r2, [r7, #6]
 8000916:	701a      	strb	r2, [r3, #0]

	// write integer as 4 uint8_t to tx_buffer
	*((int*) (comms_tx_active_wr_pointer + 3)) = *data;
 8000918:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <comms_append_int32+0x8c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	3303      	adds	r3, #3
 800091e:	683a      	ldr	r2, [r7, #0]
 8000920:	6812      	ldr	r2, [r2, #0]
 8000922:	601a      	str	r2, [r3, #0]

	// move pointer comms_tx_buffer_wr_pointer
	comms_tx_active_wr_pointer = (comms_tx_active_wr_pointer + 3 + sizeof(*data));
 8000924:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <comms_append_int32+0x8c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	3307      	adds	r3, #7
 800092a:	4a06      	ldr	r2, [pc, #24]	@ (8000944 <comms_append_int32+0x8c>)
 800092c:	6013      	str	r3, [r2, #0]

	tx_wr_status = COMMS_READY;
 800092e:	4b04      	ldr	r3, [pc, #16]	@ (8000940 <comms_append_int32+0x88>)
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]

	return COMMS_SUCCESS;
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	2000160d 	.word	0x2000160d
 8000944:	200009f4 	.word	0x200009f4
 8000948:	20000a00 	.word	0x20000a00

0800094c <comms_switch_tx_buffers>:


void comms_switch_tx_buffers() {
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000952:	f3ef 8310 	mrs	r3, PRIMASK
 8000956:	603b      	str	r3, [r7, #0]
  return(result);
 8000958:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 800095a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800095c:	b672      	cpsid	i
}
 800095e:	bf00      	nop
	__disable_irq();

	// switch buffers
	uint8_t *_temp = comms_tx_prepared_buffer;
 8000960:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <comms_switch_tx_buffers+0x4c>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	60bb      	str	r3, [r7, #8]
	comms_tx_prepared_buffer = comms_tx_active_buffer;
 8000966:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <comms_switch_tx_buffers+0x50>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a0b      	ldr	r2, [pc, #44]	@ (8000998 <comms_switch_tx_buffers+0x4c>)
 800096c:	6013      	str	r3, [r2, #0]
	comms_tx_active_buffer = _temp;
 800096e:	4a0b      	ldr	r2, [pc, #44]	@ (800099c <comms_switch_tx_buffers+0x50>)
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	6013      	str	r3, [r2, #0]

	// set pointer to the end of prepared buffer data
	comms_tx_prepared_wr_pointer = comms_tx_active_wr_pointer;
 8000974:	4b0a      	ldr	r3, [pc, #40]	@ (80009a0 <comms_switch_tx_buffers+0x54>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <comms_switch_tx_buffers+0x58>)
 800097a:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_tx_buffer();
 800097c:	f7ff fecc 	bl	8000718 <comms_reset_active_tx_buffer>
	comms_purge_id_register();
 8000980:	f7ff ff60 	bl	8000844 <comms_purge_id_register>
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	f383 8810 	msr	PRIMASK, r3
}
 800098e:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200009f8 	.word	0x200009f8
 800099c:	200009f0 	.word	0x200009f0
 80009a0:	200009f4 	.word	0x200009f4
 80009a4:	200009fc 	.word	0x200009fc

080009a8 <comms_send>:


int comms_send() {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0

	if (tx_status > 0) {
 80009ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000a64 <comms_send+0xbc>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <comms_send+0x12>
		return COMMS_TX_LOCKED;
 80009b6:	2304      	movs	r3, #4
 80009b8:	e04f      	b.n	8000a5a <comms_send+0xb2>
	}

	tx_status = COMMS_INPROGRESS;
 80009ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000a64 <comms_send+0xbc>)
 80009bc:	2201      	movs	r2, #1
 80009be:	701a      	strb	r2, [r3, #0]

	// need to switch buffers
	comms_switch_tx_buffers();
 80009c0:	f7ff ffc4 	bl	800094c <comms_switch_tx_buffers>

	// terminator at the end
	*comms_tx_prepared_wr_pointer = END_CR;
 80009c4:	4b28      	ldr	r3, [pc, #160]	@ (8000a68 <comms_send+0xc0>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	220d      	movs	r2, #13
 80009ca:	701a      	strb	r2, [r3, #0]
	*(comms_tx_prepared_wr_pointer + 1) = END_LF;
 80009cc:	4b26      	ldr	r3, [pc, #152]	@ (8000a68 <comms_send+0xc0>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	3301      	adds	r3, #1
 80009d2:	220a      	movs	r2, #10
 80009d4:	701a      	strb	r2, [r3, #0]
	comms_tx_prepared_wr_pointer += 2;
 80009d6:	4b24      	ldr	r3, [pc, #144]	@ (8000a68 <comms_send+0xc0>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	3302      	adds	r3, #2
 80009dc:	4a22      	ldr	r2, [pc, #136]	@ (8000a68 <comms_send+0xc0>)
 80009de:	6013      	str	r3, [r2, #0]

	// buffer is empty
	if (comms_tx_prepared_buffer[3] == 0) {
 80009e0:	4b22      	ldr	r3, [pc, #136]	@ (8000a6c <comms_send+0xc4>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	3303      	adds	r3, #3
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d104      	bne.n	80009f6 <comms_send+0x4e>
		tx_status = COMMS_READY;
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <comms_send+0xbc>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
		return COMMS_TX_BUFFER_EMPTY;
 80009f2:	2303      	movs	r3, #3
 80009f4:	e031      	b.n	8000a5a <comms_send+0xb2>
	}

	// send data
	USBD_StatusTypeDef cdc_return = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef uart_return = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	71bb      	strb	r3, [r7, #6]

	if(comms_selected_interface == COMMS_USB_OTG){
 80009fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <comms_send+0xc8>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d10d      	bne.n	8000a22 <comms_send+0x7a>
		cdc_return = CDC_Transmit_FS(comms_tx_prepared_buffer, comms_tx_prepared_wr_pointer - comms_tx_prepared_buffer);
 8000a06:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <comms_send+0xc4>)
 8000a08:	6818      	ldr	r0, [r3, #0]
 8000a0a:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <comms_send+0xc0>)
 8000a0c:	681a      	ldr	r2, [r3, #0]
 8000a0e:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <comms_send+0xc4>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	4619      	mov	r1, r3
 8000a18:	f00c fb6c 	bl	800d0f4 <CDC_Transmit_FS>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	71fb      	strb	r3, [r7, #7]
 8000a20:	e00d      	b.n	8000a3e <comms_send+0x96>
	} else {
		uart_return = HAL_UART_Transmit(&hlpuart1, comms_tx_prepared_buffer, comms_tx_prepared_wr_pointer - comms_tx_prepared_buffer, 100);
 8000a22:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <comms_send+0xc4>)
 8000a24:	6819      	ldr	r1, [r3, #0]
 8000a26:	4b10      	ldr	r3, [pc, #64]	@ (8000a68 <comms_send+0xc0>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	4b10      	ldr	r3, [pc, #64]	@ (8000a6c <comms_send+0xc4>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	1ad3      	subs	r3, r2, r3
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	2364      	movs	r3, #100	@ 0x64
 8000a34:	480f      	ldr	r0, [pc, #60]	@ (8000a74 <comms_send+0xcc>)
 8000a36:	f006 ff69 	bl	800790c <HAL_UART_Transmit>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	71bb      	strb	r3, [r7, #6]
	}

	tx_status = COMMS_READY;
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <comms_send+0xbc>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	701a      	strb	r2, [r3, #0]

	if (cdc_return) {
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <comms_send+0xa6>
		return COMMS_TX_CDC_FAIL;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	e005      	b.n	8000a5a <comms_send+0xb2>
	}

	if (uart_return) {
 8000a4e:	79bb      	ldrb	r3, [r7, #6]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <comms_send+0xb0>
		return COMMS_TX_UART_FAIL;
 8000a54:	2306      	movs	r3, #6
 8000a56:	e000      	b.n	8000a5a <comms_send+0xb2>
	}

	return COMMS_SUCCESS;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	2000160e 	.word	0x2000160e
 8000a68:	200009fc 	.word	0x200009fc
 8000a6c:	200009f8 	.word	0x200009f8
 8000a70:	2000160c 	.word	0x2000160c
 8000a74:	2000386c 	.word	0x2000386c

08000a78 <comms_switch_rx_buffers>:


void comms_switch_rx_buffers(){
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8000a82:	603b      	str	r3, [r7, #0]
  return(result);
 8000a84:	683b      	ldr	r3, [r7, #0]
	// dissable interrupts
	uint32_t primask = __get_PRIMASK();
 8000a86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
	__disable_irq();

	// set read pointer to first data packet head
	comms_rx_active_rd_pointer = comms_rx_active_buffer + 5;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <comms_switch_rx_buffers+0x54>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	3305      	adds	r3, #5
 8000a92:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad0 <comms_switch_rx_buffers+0x58>)
 8000a94:	6013      	str	r3, [r2, #0]

	// switch rx buffers
	uint8_t *_temp = comms_rx_prepared_buffer;
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <comms_switch_rx_buffers+0x5c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	60bb      	str	r3, [r7, #8]
	comms_rx_prepared_buffer = comms_rx_active_buffer;
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000acc <comms_switch_rx_buffers+0x54>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ad4 <comms_switch_rx_buffers+0x5c>)
 8000aa2:	6013      	str	r3, [r2, #0]
	comms_rx_active_buffer = _temp;
 8000aa4:	4a09      	ldr	r2, [pc, #36]	@ (8000acc <comms_switch_rx_buffers+0x54>)
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	6013      	str	r3, [r2, #0]

	// switch pointers
	comms_rx_prepared_rd_pointer = comms_rx_active_rd_pointer;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <comms_switch_rx_buffers+0x58>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <comms_switch_rx_buffers+0x60>)
 8000ab0:	6013      	str	r3, [r2, #0]

	// prepare the new active buffer and pointers
	comms_reset_active_rx_buffer();
 8000ab2:	f7ff fe51 	bl	8000758 <comms_reset_active_rx_buffer>
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f383 8810 	msr	PRIMASK, r3
}
 8000ac0:	bf00      	nop

	// restore interrupts
	__set_PRIMASK(primask);
}
 8000ac2:	bf00      	nop
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200015fc 	.word	0x200015fc
 8000ad0:	20001600 	.word	0x20001600
 8000ad4:	20001604 	.word	0x20001604
 8000ad8:	20001608 	.word	0x20001608

08000adc <comms_cdc_rx_callback>:


void comms_cdc_rx_callback(uint8_t *buffer, uint32_t length) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	// call this func inside of usbd_cdc_if.c in CDC_Receive_FS()

	if (comms_selected_interface != COMMS_USB_OTG){
 8000ae6:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <comms_cdc_rx_callback+0x50>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d116      	bne.n	8000b1c <comms_cdc_rx_callback+0x40>
		// quit if UART is in use
		return;
	}

	if (rx_status) {
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <comms_cdc_rx_callback+0x54>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d114      	bne.n	8000b20 <comms_cdc_rx_callback+0x44>
		// not ready yet
		return;
	}

	if (length < 3) {
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d913      	bls.n	8000b24 <comms_cdc_rx_callback+0x48>
		// invalid buffer
		return;
	}

	rx_status = COMMS_INPROGRESS;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <comms_cdc_rx_callback+0x54>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]

	//copy to the active buffer
	memcpy(comms_rx_active_buffer, buffer, length);
 8000b02:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <comms_cdc_rx_callback+0x58>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	683a      	ldr	r2, [r7, #0]
 8000b08:	6879      	ldr	r1, [r7, #4]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f00d f8be 	bl	800dc8c <memcpy>
	comms_switch_rx_buffers();
 8000b10:	f7ff ffb2 	bl	8000a78 <comms_switch_rx_buffers>

	rx_status = COMMS_RECEIVED;
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <comms_cdc_rx_callback+0x54>)
 8000b16:	2202      	movs	r2, #2
 8000b18:	701a      	strb	r2, [r3, #0]
 8000b1a:	e004      	b.n	8000b26 <comms_cdc_rx_callback+0x4a>
		return;
 8000b1c:	bf00      	nop
 8000b1e:	e002      	b.n	8000b26 <comms_cdc_rx_callback+0x4a>
		return;
 8000b20:	bf00      	nop
 8000b22:	e000      	b.n	8000b26 <comms_cdc_rx_callback+0x4a>
		return;
 8000b24:	bf00      	nop
}
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	2000160c 	.word	0x2000160c
 8000b30:	2000160f 	.word	0x2000160f
 8000b34:	200015fc 	.word	0x200015fc

08000b38 <comms_data_handler>:


__weak void comms_data_handler(CommsData *data) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]

	if (data == NULL) {
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d017      	beq.n	8000b76 <comms_data_handler+0x3e>
		return;
	}

	switch (data->data_id) {
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b05      	cmp	r3, #5
 8000b4c:	d115      	bne.n	8000b7a <comms_data_handler+0x42>
	case 5:
		GPIO_PinState currentState = HAL_GPIO_ReadPin(LD3_GPIO_Port, LD3_Pin);
 8000b4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b52:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <comms_data_handler+0x4c>)
 8000b54:	f003 faae 	bl	80040b4 <HAL_GPIO_ReadPin>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,
 8000b5c:	7bfb      	ldrb	r3, [r7, #15]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	bf14      	ite	ne
 8000b62:	2301      	movne	r3, #1
 8000b64:	2300      	moveq	r3, #0
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <comms_data_handler+0x4c>)
 8000b70:	f003 fab8 	bl	80040e4 <HAL_GPIO_WritePin>
				(currentState == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET);
		break;
 8000b74:	e002      	b.n	8000b7c <comms_data_handler+0x44>
		return;
 8000b76:	bf00      	nop
 8000b78:	e000      	b.n	8000b7c <comms_data_handler+0x44>
	default:
		return COMMS_RX_DATA_ID_NOT_IMPLEMENTED;
 8000b7a:	bf00      	nop
		break;
	}

}
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	48000400 	.word	0x48000400

08000b88 <comms_rx_process>:


void comms_rx_process() {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8000b8e:	af00      	add	r7, sp, #0
	if (!rx_status) {
 8000b90:	4b50      	ldr	r3, [pc, #320]	@ (8000cd4 <comms_rx_process+0x14c>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f000 8096 	beq.w	8000cc6 <comms_rx_process+0x13e>
		// no data yet
		return;
	}

	if (comms_rx_prepared_buffer[2] == 0) {
 8000b9a:	4b4f      	ldr	r3, [pc, #316]	@ (8000cd8 <comms_rx_process+0x150>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3302      	adds	r3, #2
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	f040 808b 	bne.w	8000cbe <comms_rx_process+0x136>
		uint16_t elements = *((uint16_t*) (comms_rx_prepared_buffer + 3));
 8000ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cd8 <comms_rx_process+0x150>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000bb0:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406

		for (; elements > 0; --elements) {
 8000bb4:	e07e      	b.n	8000cb4 <comms_rx_process+0x12c>
			CommsData data;
			data.data_id = *comms_rx_prepared_rd_pointer;
 8000bb6:	4b49      	ldr	r3, [pc, #292]	@ (8000cdc <comms_rx_process+0x154>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	781a      	ldrb	r2, [r3, #0]
 8000bbc:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000bc0:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000bc4:	701a      	strb	r2, [r3, #0]
			data.data_size = *(comms_rx_prepared_rd_pointer + 1);
 8000bc6:	4b45      	ldr	r3, [pc, #276]	@ (8000cdc <comms_rx_process+0x154>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	785a      	ldrb	r2, [r3, #1]
 8000bcc:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000bd0:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000bd4:	705a      	strb	r2, [r3, #1]
			data.data_count = *(comms_rx_prepared_rd_pointer + 2);
 8000bd6:	4b41      	ldr	r3, [pc, #260]	@ (8000cdc <comms_rx_process+0x154>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	789a      	ldrb	r2, [r3, #2]
 8000bdc:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000be0:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000be4:	709a      	strb	r2, [r3, #2]

			for (uint8_t x = 0; x < data.data_count; ++x) {
 8000be6:	2300      	movs	r3, #0
 8000be8:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
 8000bec:	e03d      	b.n	8000c6a <comms_rx_process+0xe2>
				switch (data.data_size) {
 8000bee:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000bf2:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000bf6:	785b      	ldrb	r3, [r3, #1]
 8000bf8:	2b04      	cmp	r3, #4
 8000bfa:	d023      	beq.n	8000c44 <comms_rx_process+0xbc>
 8000bfc:	2b04      	cmp	r3, #4
 8000bfe:	dc64      	bgt.n	8000cca <comms_rx_process+0x142>
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d002      	beq.n	8000c0a <comms_rx_process+0x82>
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d00e      	beq.n	8000c26 <comms_rx_process+0x9e>
				case 4:
					data.data[x].u32 =
							*((uint32_t*) (comms_rx_prepared_rd_pointer + 3));
					break;
				default:
					return;
 8000c08:	e05f      	b.n	8000cca <comms_rx_process+0x142>
					data.data[x].u8 = *(comms_rx_prepared_rd_pointer + 3);
 8000c0a:	4b34      	ldr	r3, [pc, #208]	@ (8000cdc <comms_rx_process+0x154>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000c12:	78d1      	ldrb	r1, [r2, #3]
 8000c14:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8000c18:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	4413      	add	r3, r2
 8000c20:	460a      	mov	r2, r1
 8000c22:	711a      	strb	r2, [r3, #4]
					break;
 8000c24:	e01c      	b.n	8000c60 <comms_rx_process+0xd8>
					data.data[x].u16 =
 8000c26:	4b2d      	ldr	r3, [pc, #180]	@ (8000cdc <comms_rx_process+0x154>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000c2e:	f8b2 1003 	ldrh.w	r1, [r2, #3]
 8000c32:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8000c36:	f2a2 4204 	subw	r2, r2, #1028	@ 0x404
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	4413      	add	r3, r2
 8000c3e:	460a      	mov	r2, r1
 8000c40:	809a      	strh	r2, [r3, #4]
					break;
 8000c42:	e00d      	b.n	8000c60 <comms_rx_process+0xd8>
					data.data[x].u32 =
 8000c44:	4b25      	ldr	r3, [pc, #148]	@ (8000cdc <comms_rx_process+0x154>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000c4c:	f8d2 2003 	ldr.w	r2, [r2, #3]
 8000c50:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 8000c54:	f2a1 4104 	subw	r1, r1, #1028	@ 0x404
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	440b      	add	r3, r1
 8000c5c:	605a      	str	r2, [r3, #4]
					break;
 8000c5e:	bf00      	nop
			for (uint8_t x = 0; x < data.data_count; ++x) {
 8000c60:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8000c64:	3301      	adds	r3, #1
 8000c66:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
 8000c6a:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000c6e:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000c72:	789b      	ldrb	r3, [r3, #2]
 8000c74:	f897 2405 	ldrb.w	r2, [r7, #1029]	@ 0x405
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d3b8      	bcc.n	8000bee <comms_rx_process+0x66>
				}
			}

			comms_data_handler(&data);
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff ff5a 	bl	8000b38 <comms_data_handler>

			comms_rx_prepared_rd_pointer = (comms_rx_prepared_rd_pointer + 3
					+ (data.data_size * data.data_count));
 8000c84:	4b15      	ldr	r3, [pc, #84]	@ (8000cdc <comms_rx_process+0x154>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000c8c:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000c90:	785b      	ldrb	r3, [r3, #1]
 8000c92:	4619      	mov	r1, r3
 8000c94:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000c98:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000c9c:	789b      	ldrb	r3, [r3, #2]
 8000c9e:	fb01 f303 	mul.w	r3, r1, r3
 8000ca2:	3303      	adds	r3, #3
 8000ca4:	4413      	add	r3, r2
			comms_rx_prepared_rd_pointer = (comms_rx_prepared_rd_pointer + 3
 8000ca6:	4a0d      	ldr	r2, [pc, #52]	@ (8000cdc <comms_rx_process+0x154>)
 8000ca8:	6013      	str	r3, [r2, #0]
		for (; elements > 0; --elements) {
 8000caa:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406
 8000cb4:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	f47f af7c 	bne.w	8000bb6 <comms_rx_process+0x2e>
		}
	}

	rx_status = COMMS_READY;
 8000cbe:	4b05      	ldr	r3, [pc, #20]	@ (8000cd4 <comms_rx_process+0x14c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	701a      	strb	r2, [r3, #0]
 8000cc4:	e002      	b.n	8000ccc <comms_rx_process+0x144>
		return;
 8000cc6:	bf00      	nop
 8000cc8:	e000      	b.n	8000ccc <comms_rx_process+0x144>
					return;
 8000cca:	bf00      	nop
}
 8000ccc:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	2000160f 	.word	0x2000160f
 8000cd8:	20001604 	.word	0x20001604
 8000cdc:	20001608 	.word	0x20001608

08000ce0 <comms_lpuart_rx_callback>:


void comms_lpuart_rx_callback(UART_HandleTypeDef *huart) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	static int uart_elements;
	static int data_total_length;
	static HAL_StatusTypeDef rcode;
	UNUSED(rcode);

	if (comms_selected_interface != COMMS_UART){
 8000ce8:	4b48      	ldr	r3, [pc, #288]	@ (8000e0c <comms_lpuart_rx_callback+0x12c>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	f040 8086 	bne.w	8000dfe <comms_lpuart_rx_callback+0x11e>
		// quit if USB OTG is in use
		return;
	}

	switch (uart_rx_state) {
 8000cf2:	4b47      	ldr	r3, [pc, #284]	@ (8000e10 <comms_lpuart_rx_callback+0x130>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d04f      	beq.n	8000d9a <comms_lpuart_rx_callback+0xba>
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	f300 8081 	bgt.w	8000e02 <comms_lpuart_rx_callback+0x122>
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d002      	beq.n	8000d0a <comms_lpuart_rx_callback+0x2a>
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d025      	beq.n	8000d54 <comms_lpuart_rx_callback+0x74>
			UNUSED(rcode);

			break;

		default:
			break;
 8000d08:	e07b      	b.n	8000e02 <comms_lpuart_rx_callback+0x122>
			if (*((uint16_t*) (comms_rx_active_buffer)) != START_HEADER) {
 8000d0a:	4b42      	ldr	r3, [pc, #264]	@ (8000e14 <comms_lpuart_rx_callback+0x134>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d002      	beq.n	8000d1e <comms_lpuart_rx_callback+0x3e>
				comms_uart_init();
 8000d18:	f7ff fd40 	bl	800079c <comms_uart_init>
				break;
 8000d1c:	e072      	b.n	8000e04 <comms_lpuart_rx_callback+0x124>
			uart_elements = *((uint16_t*) (comms_rx_active_buffer + 3));
 8000d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e14 <comms_lpuart_rx_callback+0x134>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3303      	adds	r3, #3
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	4b3b      	ldr	r3, [pc, #236]	@ (8000e18 <comms_lpuart_rx_callback+0x138>)
 8000d2a:	601a      	str	r2, [r3, #0]
			comms_rx_active_rd_pointer = comms_rx_active_buffer + 5;
 8000d2c:	4b39      	ldr	r3, [pc, #228]	@ (8000e14 <comms_lpuart_rx_callback+0x134>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3305      	adds	r3, #5
 8000d32:	4a3a      	ldr	r2, [pc, #232]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d34:	6013      	str	r3, [r2, #0]
			rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_rd_pointer, 3);
 8000d36:	4b39      	ldr	r3, [pc, #228]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4838      	ldr	r0, [pc, #224]	@ (8000e20 <comms_lpuart_rx_callback+0x140>)
 8000d40:	f006 fe72 	bl	8007a28 <HAL_UART_Receive_IT>
 8000d44:	4603      	mov	r3, r0
 8000d46:	461a      	mov	r2, r3
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <comms_lpuart_rx_callback+0x144>)
 8000d4a:	701a      	strb	r2, [r3, #0]
			uart_rx_state = COMMS_UART_PACKET_HEAD;
 8000d4c:	4b30      	ldr	r3, [pc, #192]	@ (8000e10 <comms_lpuart_rx_callback+0x130>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
			break;
 8000d52:	e057      	b.n	8000e04 <comms_lpuart_rx_callback+0x124>
			data_total_length = (*(comms_rx_active_rd_pointer + 1)) * (*(comms_rx_active_rd_pointer + 2));
 8000d54:	4b31      	ldr	r3, [pc, #196]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	3302      	adds	r3, #2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	fb02 f303 	mul.w	r3, r2, r3
 8000d6a:	4a2f      	ldr	r2, [pc, #188]	@ (8000e28 <comms_lpuart_rx_callback+0x148>)
 8000d6c:	6013      	str	r3, [r2, #0]
			comms_rx_active_rd_pointer = comms_rx_active_rd_pointer + 3;
 8000d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3303      	adds	r3, #3
 8000d74:	4a29      	ldr	r2, [pc, #164]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d76:	6013      	str	r3, [r2, #0]
			rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_rd_pointer, data_total_length);
 8000d78:	4b28      	ldr	r3, [pc, #160]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a2a      	ldr	r2, [pc, #168]	@ (8000e28 <comms_lpuart_rx_callback+0x148>)
 8000d7e:	6812      	ldr	r2, [r2, #0]
 8000d80:	b292      	uxth	r2, r2
 8000d82:	4619      	mov	r1, r3
 8000d84:	4826      	ldr	r0, [pc, #152]	@ (8000e20 <comms_lpuart_rx_callback+0x140>)
 8000d86:	f006 fe4f 	bl	8007a28 <HAL_UART_Receive_IT>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b25      	ldr	r3, [pc, #148]	@ (8000e24 <comms_lpuart_rx_callback+0x144>)
 8000d90:	701a      	strb	r2, [r3, #0]
			uart_rx_state = COMMS_UART_PACKET_DATA;
 8000d92:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <comms_lpuart_rx_callback+0x130>)
 8000d94:	2202      	movs	r2, #2
 8000d96:	701a      	strb	r2, [r3, #0]
			break;
 8000d98:	e034      	b.n	8000e04 <comms_lpuart_rx_callback+0x124>
			comms_rx_active_rd_pointer = comms_rx_active_rd_pointer + data_total_length;
 8000d9a:	4b20      	ldr	r3, [pc, #128]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a22      	ldr	r2, [pc, #136]	@ (8000e28 <comms_lpuart_rx_callback+0x148>)
 8000da0:	6812      	ldr	r2, [r2, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000da6:	6013      	str	r3, [r2, #0]
			if(uart_elements > 0) {
 8000da8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e18 <comms_lpuart_rx_callback+0x138>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	dd07      	ble.n	8000dc0 <comms_lpuart_rx_callback+0xe0>
				uart_rx_state = COMMS_UART_PACKET_HEAD;
 8000db0:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <comms_lpuart_rx_callback+0x130>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
				--uart_elements;
 8000db6:	4b18      	ldr	r3, [pc, #96]	@ (8000e18 <comms_lpuart_rx_callback+0x138>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	4a16      	ldr	r2, [pc, #88]	@ (8000e18 <comms_lpuart_rx_callback+0x138>)
 8000dbe:	6013      	str	r3, [r2, #0]
			if (uart_elements == 0) {
 8000dc0:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <comms_lpuart_rx_callback+0x138>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d110      	bne.n	8000dea <comms_lpuart_rx_callback+0x10a>
				comms_switch_rx_buffers();
 8000dc8:	f7ff fe56 	bl	8000a78 <comms_switch_rx_buffers>
				rx_status = COMMS_RECEIVED;
 8000dcc:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <comms_lpuart_rx_callback+0x14c>)
 8000dce:	2202      	movs	r2, #2
 8000dd0:	701a      	strb	r2, [r3, #0]
				uart_rx_state = COMMS_UART_HEAD;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <comms_lpuart_rx_callback+0x130>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
				uart_elements = 0;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <comms_lpuart_rx_callback+0x138>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
				data_total_length = 0;
 8000dde:	4b12      	ldr	r3, [pc, #72]	@ (8000e28 <comms_lpuart_rx_callback+0x148>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
				comms_uart_init();
 8000de4:	f7ff fcda 	bl	800079c <comms_uart_init>
				break;
 8000de8:	e00c      	b.n	8000e04 <comms_lpuart_rx_callback+0x124>
			HAL_StatusTypeDef rcode = HAL_UART_Receive_IT(&hlpuart1, comms_rx_active_rd_pointer, 3);
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <comms_lpuart_rx_callback+0x13c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2203      	movs	r2, #3
 8000df0:	4619      	mov	r1, r3
 8000df2:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <comms_lpuart_rx_callback+0x140>)
 8000df4:	f006 fe18 	bl	8007a28 <HAL_UART_Receive_IT>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	73fb      	strb	r3, [r7, #15]
			break;
 8000dfc:	e002      	b.n	8000e04 <comms_lpuart_rx_callback+0x124>
		return;
 8000dfe:	bf00      	nop
 8000e00:	e000      	b.n	8000e04 <comms_lpuart_rx_callback+0x124>
			break;
 8000e02:	bf00      	nop
	}

}
 8000e04:	3710      	adds	r7, #16
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	2000160c 	.word	0x2000160c
 8000e10:	20001610 	.word	0x20001610
 8000e14:	200015fc 	.word	0x200015fc
 8000e18:	20001614 	.word	0x20001614
 8000e1c:	20001600 	.word	0x20001600
 8000e20:	2000386c 	.word	0x2000386c
 8000e24:	20001618 	.word	0x20001618
 8000e28:	2000161c 	.word	0x2000161c
 8000e2c:	2000160f 	.word	0x2000160f

08000e30 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	// user defined __weak callback from stm32l4xx_hal_uart.c
	// uart loaded data
	if (huart == &hlpuart1) {
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a05      	ldr	r2, [pc, #20]	@ (8000e50 <HAL_UART_RxCpltCallback+0x20>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d102      	bne.n	8000e46 <HAL_UART_RxCpltCallback+0x16>
		comms_lpuart_rx_callback(huart);
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff ff4d 	bl	8000ce0 <comms_lpuart_rx_callback>
	}
}
 8000e46:	bf00      	nop
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	2000386c 	.word	0x2000386c

08000e54 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e5a:	4b29      	ldr	r3, [pc, #164]	@ (8000f00 <MX_DMA_Init+0xac>)
 8000e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e5e:	4a28      	ldr	r2, [pc, #160]	@ (8000f00 <MX_DMA_Init+0xac>)
 8000e60:	f043 0304 	orr.w	r3, r3, #4
 8000e64:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e66:	4b26      	ldr	r3, [pc, #152]	@ (8000f00 <MX_DMA_Init+0xac>)
 8000e68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e72:	4b23      	ldr	r3, [pc, #140]	@ (8000f00 <MX_DMA_Init+0xac>)
 8000e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e76:	4a22      	ldr	r2, [pc, #136]	@ (8000f00 <MX_DMA_Init+0xac>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e7e:	4b20      	ldr	r3, [pc, #128]	@ (8000f00 <MX_DMA_Init+0xac>)
 8000e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 8000e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8000f08 <MX_DMA_Init+0xb4>)
 8000e8e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 8000e90:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000e98:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e9c:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 8000e9e:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000ea0:	2240      	movs	r2, #64	@ 0x40
 8000ea2:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000ea4:	4b17      	ldr	r3, [pc, #92]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000ea6:	2280      	movs	r2, #128	@ 0x80
 8000ea8:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000eaa:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000eac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eb0:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000eb2:	4b14      	ldr	r3, [pc, #80]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000eb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eb8:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 8000eba:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 8000ec0:	4b10      	ldr	r3, [pc, #64]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 8000ec6:	480f      	ldr	r0, [pc, #60]	@ (8000f04 <MX_DMA_Init+0xb0>)
 8000ec8:	f002 fbec 	bl	80036a4 <HAL_DMA_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_DMA_Init+0x82>
  {
    Error_Handler();
 8000ed2:	f000 fb0e 	bl	80014f2 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2100      	movs	r1, #0
 8000eda:	200b      	movs	r0, #11
 8000edc:	f002 fbab 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ee0:	200b      	movs	r0, #11
 8000ee2:	f002 fbc4 	bl	800366e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2100      	movs	r1, #0
 8000eea:	200c      	movs	r0, #12
 8000eec:	f002 fba3 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000ef0:	200c      	movs	r0, #12
 8000ef2:	f002 fbbc 	bl	800366e <HAL_NVIC_EnableIRQ>

}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000
 8000f04:	20001620 	.word	0x20001620
 8000f08:	4002001c 	.word	0x4002001c

08000f0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b08c      	sub	sp, #48	@ 0x30
 8000f10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
 8000f20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f22:	4b55      	ldr	r3, [pc, #340]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f26:	4a54      	ldr	r2, [pc, #336]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f2e:	4b52      	ldr	r3, [pc, #328]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	61bb      	str	r3, [r7, #24]
 8000f38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3a:	4b4f      	ldr	r3, [pc, #316]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	4a4e      	ldr	r2, [pc, #312]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f46:	4b4c      	ldr	r3, [pc, #304]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f52:	4b49      	ldr	r3, [pc, #292]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f56:	4a48      	ldr	r2, [pc, #288]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f5e:	4b46      	ldr	r3, [pc, #280]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f6a:	4b43      	ldr	r3, [pc, #268]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6e:	4a42      	ldr	r2, [pc, #264]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f70:	f043 0308 	orr.w	r3, r3, #8
 8000f74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f76:	4b40      	ldr	r3, [pc, #256]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7a:	f003 0308 	and.w	r3, r3, #8
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f82:	4b3d      	ldr	r3, [pc, #244]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f86:	4a3c      	ldr	r2, [pc, #240]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f8e:	4b3a      	ldr	r3, [pc, #232]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000f9a:	f004 fb69 	bl	8005670 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	4b36      	ldr	r3, [pc, #216]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	4a35      	ldr	r2, [pc, #212]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000faa:	4b33      	ldr	r3, [pc, #204]	@ (8001078 <MX_GPIO_Init+0x16c>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000fbc:	482f      	ldr	r0, [pc, #188]	@ (800107c <MX_GPIO_Init+0x170>)
 8000fbe:	f003 f891 	bl	80040e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2140      	movs	r1, #64	@ 0x40
 8000fc6:	482e      	ldr	r0, [pc, #184]	@ (8001080 <MX_GPIO_Init+0x174>)
 8000fc8:	f003 f88c 	bl	80040e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2180      	movs	r1, #128	@ 0x80
 8000fd0:	482c      	ldr	r0, [pc, #176]	@ (8001084 <MX_GPIO_Init+0x178>)
 8000fd2:	f003 f887 	bl	80040e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fdc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fe0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	4619      	mov	r1, r3
 8000fec:	4825      	ldr	r0, [pc, #148]	@ (8001084 <MX_GPIO_Init+0x178>)
 8000fee:	f002 fecf 	bl	8003d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000ff2:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2300      	movs	r3, #0
 8001002:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 031c 	add.w	r3, r7, #28
 8001008:	4619      	mov	r1, r3
 800100a:	481c      	ldr	r0, [pc, #112]	@ (800107c <MX_GPIO_Init+0x170>)
 800100c:	f002 fec0 	bl	8003d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001010:	2320      	movs	r3, #32
 8001012:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001014:	2300      	movs	r3, #0
 8001016:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	4817      	ldr	r0, [pc, #92]	@ (8001080 <MX_GPIO_Init+0x174>)
 8001024:	f002 feb4 	bl	8003d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001028:	2340      	movs	r3, #64	@ 0x40
 800102a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	4619      	mov	r1, r3
 800103e:	4810      	ldr	r0, [pc, #64]	@ (8001080 <MX_GPIO_Init+0x174>)
 8001040:	f002 fea6 	bl	8003d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8001044:	2380      	movs	r3, #128	@ 0x80
 8001046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001048:	2301      	movs	r3, #1
 800104a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2300      	movs	r3, #0
 8001052:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 031c 	add.w	r3, r7, #28
 8001058:	4619      	mov	r1, r3
 800105a:	480a      	ldr	r0, [pc, #40]	@ (8001084 <MX_GPIO_Init+0x178>)
 800105c:	f002 fe98 	bl	8003d90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001060:	2200      	movs	r2, #0
 8001062:	2100      	movs	r1, #0
 8001064:	2028      	movs	r0, #40	@ 0x28
 8001066:	f002 fae6 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800106a:	2028      	movs	r0, #40	@ 0x28
 800106c:	f002 faff 	bl	800366e <HAL_NVIC_EnableIRQ>

}
 8001070:	bf00      	nop
 8001072:	3730      	adds	r7, #48	@ 0x30
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40021000 	.word	0x40021000
 800107c:	48000400 	.word	0x48000400
 8001080:	48001800 	.word	0x48001800
 8001084:	48000800 	.word	0x48000800

08001088 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001098:	d125      	bne.n	80010e6 <HAL_GPIO_EXTI_Callback+0x5e>
		static bool previous;
		if(previous == false){
 800109a:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <HAL_GPIO_EXTI_Callback+0x68>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	f083 0301 	eor.w	r3, r3, #1
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d009      	beq.n	80010bc <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80010a8:	2200      	movs	r2, #0
 80010aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010ae:	4811      	ldr	r0, [pc, #68]	@ (80010f4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80010b0:	f003 f818 	bl	80040e4 <HAL_GPIO_WritePin>
			previous = true;
 80010b4:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <HAL_GPIO_EXTI_Callback+0x68>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	e008      	b.n	80010ce <HAL_GPIO_EXTI_Callback+0x46>
		} else {
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80010bc:	2201      	movs	r2, #1
 80010be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010c2:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80010c4:	f003 f80e 	bl	80040e4 <HAL_GPIO_WritePin>
			previous = false;
 80010c8:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <HAL_GPIO_EXTI_Callback+0x68>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	701a      	strb	r2, [r3, #0]
		}

		int test = 1984;
 80010ce:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 80010d2:	60fb      	str	r3, [r7, #12]
		comms_append_int32(10, 1, &test);
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	461a      	mov	r2, r3
 80010da:	2101      	movs	r1, #1
 80010dc:	200a      	movs	r0, #10
 80010de:	f7ff fbeb 	bl	80008b8 <comms_append_int32>
		comms_send();
 80010e2:	f7ff fc61 	bl	80009a8 <comms_send>
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20001680 	.word	0x20001680
 80010f4:	48000400 	.word	0x48000400

080010f8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	//callback pro casovac
	UNUSED(htim);

	if (htim == &htim6) {
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d10d      	bne.n	8001124 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001108:	2180      	movs	r1, #128	@ 0x80
 800110a:	4809      	ldr	r0, [pc, #36]	@ (8001130 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800110c:	f003 f802 	bl	8004114 <HAL_GPIO_TogglePin>

		// zvysovani promenne periodical
		periodical += 1;
 8001110:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3301      	adds	r3, #1
 8001116:	4a07      	ldr	r2, [pc, #28]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001118:	6013      	str	r3, [r2, #0]

		//odeslani do matlabu
		comms_append_int32(1, 1, &periodical);
 800111a:	4a06      	ldr	r2, [pc, #24]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800111c:	2101      	movs	r1, #1
 800111e:	2001      	movs	r0, #1
 8001120:	f7ff fbca 	bl	80008b8 <comms_append_int32>
	}

	if (htim == &htim3) {
			//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		}
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20003820 	.word	0x20003820
 8001130:	48000400 	.word	0x48000400
 8001134:	20001684 	.word	0x20001684

08001138 <myDmaFunction>:

char testdata[10];

/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma) {
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8001140:	4b07      	ldr	r3, [pc, #28]	@ (8001160 <myDmaFunction+0x28>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001146:	4a07      	ldr	r2, [pc, #28]	@ (8001164 <myDmaFunction+0x2c>)
 8001148:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 800114a:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <myDmaFunction+0x28>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001150:	4a05      	ldr	r2, [pc, #20]	@ (8001168 <myDmaFunction+0x30>)
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	200037d4 	.word	0x200037d4
 8001164:	20001690 	.word	0x20001690
 8001168:	20001694 	.word	0x20001694

0800116c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);
    //HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);

    ++call_count;
 8001174:	4b5b      	ldr	r3, [pc, #364]	@ (80012e4 <HAL_ADC_ConvCpltCallback+0x178>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	4a5a      	ldr	r2, [pc, #360]	@ (80012e4 <HAL_ADC_ConvCpltCallback+0x178>)
 800117c:	6013      	str	r3, [r2, #0]

    // Průměrování ADC hodnot
    adcValue = 0.0f;
 800117e:	4b5a      	ldr	r3, [pc, #360]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x17c>)
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
    adcIn1 = 0.0f;
 8001186:	4b59      	ldr	r3, [pc, #356]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x180>)
 8001188:	f04f 0200 	mov.w	r2, #0
 800118c:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 10; i++) {
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
 8001192:	e027      	b.n	80011e4 <HAL_ADC_ConvCpltCallback+0x78>
        adcValue += dma_data_buffer[i + 10]; // Použití druhé poloviny DMA bufferu
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	330a      	adds	r3, #10
 8001198:	4a55      	ldr	r2, [pc, #340]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x184>)
 800119a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800119e:	ee07 3a90 	vmov	s15, r3
 80011a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a6:	4b50      	ldr	r3, [pc, #320]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x17c>)
 80011a8:	edd3 7a00 	vldr	s15, [r3]
 80011ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b0:	4b4d      	ldr	r3, [pc, #308]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x17c>)
 80011b2:	edc3 7a00 	vstr	s15, [r3]
        adcIn1 += dma_data_buffer[i + 1 + 10];
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	330b      	adds	r3, #11
 80011ba:	4a4d      	ldr	r2, [pc, #308]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x184>)
 80011bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011c0:	ee07 3a90 	vmov	s15, r3
 80011c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c8:	4b48      	ldr	r3, [pc, #288]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x180>)
 80011ca:	edd3 7a00 	vldr	s15, [r3]
 80011ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d2:	4b46      	ldr	r3, [pc, #280]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x180>)
 80011d4:	edc3 7a00 	vstr	s15, [r3]
        i++;
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	3301      	adds	r3, #1
 80011dc:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 10; i++) {
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	3301      	adds	r3, #1
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	2b09      	cmp	r3, #9
 80011e8:	ddd4      	ble.n	8001194 <HAL_ADC_ConvCpltCallback+0x28>
    }
    adcValue /= 50.0f;
 80011ea:	4b3f      	ldr	r3, [pc, #252]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x17c>)
 80011ec:	ed93 7a00 	vldr	s14, [r3]
 80011f0:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80012f4 <HAL_ADC_ConvCpltCallback+0x188>
 80011f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011f8:	4b3b      	ldr	r3, [pc, #236]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x17c>)
 80011fa:	edc3 7a00 	vstr	s15, [r3]
    adcIn1 /= 50.0f;
 80011fe:	4b3b      	ldr	r3, [pc, #236]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x180>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80012f4 <HAL_ADC_ConvCpltCallback+0x188>
 8001208:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120c:	4b37      	ldr	r3, [pc, #220]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x180>)
 800120e:	edc3 7a00 	vstr	s15, [r3]

    // Převod ADC hodnoty na napětí
    float adcVoltage = (adcValue / ADC_RESOLUTION) * VREF;
 8001212:	4b35      	ldr	r3, [pc, #212]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x17c>)
 8001214:	ed93 7a00 	vldr	s14, [r3]
 8001218:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80012f8 <HAL_ADC_ConvCpltCallback+0x18c>
 800121c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001220:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80012fc <HAL_ADC_ConvCpltCallback+0x190>
 8001224:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001228:	edc7 7a04 	vstr	s15, [r7, #16]
    //float adcVoltage = 1.21;

    // Výpočet teploty
    float temp30 = ((float)TEMP30_CAL_V / ADC_RESOLUTION) * VREF;
 800122c:	4b34      	ldr	r3, [pc, #208]	@ (8001300 <HAL_ADC_ConvCpltCallback+0x194>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	ee07 3a90 	vmov	s15, r3
 8001234:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001238:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80012f8 <HAL_ADC_ConvCpltCallback+0x18c>
 800123c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001240:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80012fc <HAL_ADC_ConvCpltCallback+0x190>
 8001244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001248:	edc7 7a03 	vstr	s15, [r7, #12]
    float temp110 = ((float)TEMP110_CAL_V / ADC_RESOLUTION) * VREF;
 800124c:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <HAL_ADC_ConvCpltCallback+0x198>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001258:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80012f8 <HAL_ADC_ConvCpltCallback+0x18c>
 800125c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001260:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80012fc <HAL_ADC_ConvCpltCallback+0x190>
 8001264:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001268:	edc7 7a02 	vstr	s15, [r7, #8]
    //temperature = ((adcVoltage - temp30) * TEMP_DIFF / (temp110 - temp30)) + 30.0f;
    temperature = ((adcVoltage - temp30) * TEMP_DIFF) + 30.0f;
 800126c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001270:	edd7 7a03 	vldr	s15, [r7, #12]
 8001274:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001278:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001308 <HAL_ADC_ConvCpltCallback+0x19c>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001284:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001288:	4b20      	ldr	r3, [pc, #128]	@ (800130c <HAL_ADC_ConvCpltCallback+0x1a0>)
 800128a:	edc3 7a00 	vstr	s15, [r3]
    //temperature = ((110.0 - 30.0)/(TEMP110_CAL_V - TEMP30_CAL_V)) * (adcValue - TEMP30_CAL_V) + 30.0;
    numOfCalling++;
 800128e:	4b20      	ldr	r3, [pc, #128]	@ (8001310 <HAL_ADC_ConvCpltCallback+0x1a4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	4a1e      	ldr	r2, [pc, #120]	@ (8001310 <HAL_ADC_ConvCpltCallback+0x1a4>)
 8001296:	6013      	str	r3, [r2, #0]

    // Odeslání teploty jako integer
    temperatureInt = (int)temperature;
 8001298:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <HAL_ADC_ConvCpltCallback+0x1a0>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012a2:	ee17 2a90 	vmov	r2, s15
 80012a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <HAL_ADC_ConvCpltCallback+0x1a8>)
 80012a8:	601a      	str	r2, [r3, #0]

    adcIn1Int = (int)adcIn1;
 80012aa:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x180>)
 80012ac:	edd3 7a00 	vldr	s15, [r3]
 80012b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012b4:	ee17 2a90 	vmov	r2, s15
 80012b8:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <HAL_ADC_ConvCpltCallback+0x1ac>)
 80012ba:	601a      	str	r2, [r3, #0]

    full_adc++;
 80012bc:	4b17      	ldr	r3, [pc, #92]	@ (800131c <HAL_ADC_ConvCpltCallback+0x1b0>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3301      	adds	r3, #1
 80012c2:	4a16      	ldr	r2, [pc, #88]	@ (800131c <HAL_ADC_ConvCpltCallback+0x1b0>)
 80012c4:	6013      	str	r3, [r2, #0]

    comms_append_int32(2, 1, &temperatureInt);
 80012c6:	4a13      	ldr	r2, [pc, #76]	@ (8001314 <HAL_ADC_ConvCpltCallback+0x1a8>)
 80012c8:	2101      	movs	r1, #1
 80012ca:	2002      	movs	r0, #2
 80012cc:	f7ff faf4 	bl	80008b8 <comms_append_int32>
    comms_append_int32(23, 1, &adcIn1Int);
 80012d0:	4a11      	ldr	r2, [pc, #68]	@ (8001318 <HAL_ADC_ConvCpltCallback+0x1ac>)
 80012d2:	2101      	movs	r1, #1
 80012d4:	2017      	movs	r0, #23
 80012d6:	f7ff faef 	bl	80008b8 <comms_append_int32>
}
 80012da:	bf00      	nop
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20003780 	.word	0x20003780
 80012e8:	20003768 	.word	0x20003768
 80012ec:	20003770 	.word	0x20003770
 80012f0:	200035d8 	.word	0x200035d8
 80012f4:	42480000 	.word	0x42480000
 80012f8:	45800000 	.word	0x45800000
 80012fc:	40533333 	.word	0x40533333
 8001300:	1fff75a8 	.word	0x1fff75a8
 8001304:	1fff75ca 	.word	0x1fff75ca
 8001308:	42a00000 	.word	0x42a00000
 800130c:	2000376c 	.word	0x2000376c
 8001310:	20003774 	.word	0x20003774
 8001314:	20003778 	.word	0x20003778
 8001318:	2000377c 	.word	0x2000377c
 800131c:	20003784 	.word	0x20003784

08001320 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
//		adcValue = adcValue + dma_data_buffer[i];
//	}
//	adcValue = adcValue / 100;
//	adcValueInt = (int) adcValue;

}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800133a:	f000 fc2e 	bl	8001b9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133e:	f000 f885 	bl	800144c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001342:	f7ff fde3 	bl	8000f0c <MX_GPIO_Init>
  MX_DMA_Init();
 8001346:	f7ff fd85 	bl	8000e54 <MX_DMA_Init>
  MX_TIM6_Init();
 800134a:	f000 fa29 	bl	80017a0 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 800134e:	f00b fe0d 	bl	800cf6c <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8001352:	f000 f9d7 	bl	8001704 <MX_TIM5_Init>
  MX_ADC1_Init();
 8001356:	f7ff f8c9 	bl	80004ec <MX_ADC1_Init>
  MX_TIM3_Init();
 800135a:	f000 f985 	bl	8001668 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 800135e:	f000 faf9 	bl	8001954 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 8001362:	f000 faab 	bl	80018bc <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

	// zapnuti zelene ledky
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8001366:	2201      	movs	r2, #1
 8001368:	2180      	movs	r1, #128	@ 0x80
 800136a:	482b      	ldr	r0, [pc, #172]	@ (8001418 <main+0xe4>)
 800136c:	f002 feba 	bl	80040e4 <HAL_GPIO_WritePin>

	// volani casovace
	HAL_TIM_Base_Start_IT(&htim6);
 8001370:	482a      	ldr	r0, [pc, #168]	@ (800141c <main+0xe8>)
 8001372:	f005 fe3d 	bl	8006ff0 <HAL_TIM_Base_Start_IT>

	//zjistovani casu potrebneho pro kopirovani mezi poli
	HAL_TIM_Base_Start(&htim5);
 8001376:	482a      	ldr	r0, [pc, #168]	@ (8001420 <main+0xec>)
 8001378:	f005 fdd2 	bl	8006f20 <HAL_TIM_Base_Start>

	for (int i = 0; i < 1000; i++) {
 800137c:	2300      	movs	r3, #0
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	e00d      	b.n	800139e <main+0x6a>
		dma[i] = i;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138c:	4a25      	ldr	r2, [pc, #148]	@ (8001424 <main+0xf0>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 1000; i++) {
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3301      	adds	r3, #1
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013a4:	dbed      	blt.n	8001382 <main+0x4e>

	//tic = htim5.Instance->CNT;
	//memcpy(cpy, dma, 500*sizeof(float));
	//toc = htim5.Instance->CNT;

	HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(
 80013a6:	4a20      	ldr	r2, [pc, #128]	@ (8001428 <main+0xf4>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	4820      	ldr	r0, [pc, #128]	@ (800142c <main+0xf8>)
 80013ac:	f002 fc08 	bl	8003bc0 <HAL_DMA_RegisterCallback>
 80013b0:	4603      	mov	r3, r0
 80013b2:	70fb      	strb	r3, [r7, #3]
			&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID,
			&myDmaFunction);
	UNUSED(status);

	tic = htim5.Instance->CNT;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <main+0xec>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001430 <main+0xfc>)
 80013bc:	6013      	str	r3, [r2, #0]
	HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 80013be:	4919      	ldr	r1, [pc, #100]	@ (8001424 <main+0xf0>)
 80013c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001434 <main+0x100>)
 80013c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c6:	4819      	ldr	r0, [pc, #100]	@ (800142c <main+0xf8>)
 80013c8:	f002 fa14 	bl	80037f4 <HAL_DMA_Start_IT>
	dma_toc = htim5.Instance->CNT;
 80013cc:	4b14      	ldr	r3, [pc, #80]	@ (8001420 <main+0xec>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d2:	4a19      	ldr	r2, [pc, #100]	@ (8001438 <main+0x104>)
 80013d4:	6013      	str	r3, [r2, #0]
	toc = htim5.Instance->CNT;
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <main+0xec>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013dc:	4a17      	ldr	r2, [pc, #92]	@ (800143c <main+0x108>)
 80013de:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013e0:	217f      	movs	r1, #127	@ 0x7f
 80013e2:	4817      	ldr	r0, [pc, #92]	@ (8001440 <main+0x10c>)
 80013e4:	f001 ffba 	bl	800335c <HAL_ADCEx_Calibration_Start>

	HAL_Delay(50);
 80013e8:	2032      	movs	r0, #50	@ 0x32
 80013ea:	f000 fc4b 	bl	8001c84 <HAL_Delay>


	HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 20);
 80013ee:	2214      	movs	r2, #20
 80013f0:	4914      	ldr	r1, [pc, #80]	@ (8001444 <main+0x110>)
 80013f2:	4813      	ldr	r0, [pc, #76]	@ (8001440 <main+0x10c>)
 80013f4:	f000 ffc4 	bl	8002380 <HAL_ADC_Start_DMA>
 80013f8:	4603      	mov	r3, r0
 80013fa:	70bb      	strb	r3, [r7, #2]

	HAL_TIM_Base_Start_IT(&htim3);
 80013fc:	4812      	ldr	r0, [pc, #72]	@ (8001448 <main+0x114>)
 80013fe:	f005 fdf7 	bl	8006ff0 <HAL_TIM_Base_Start_IT>

	comms_init();
 8001402:	f7ff f9e5 	bl	80007d0 <comms_init>
	comms_uart_init();
 8001406:	f7ff f9c9 	bl	800079c <comms_uart_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//load_CPU();
		comms_send();
 800140a:	f7ff facd 	bl	80009a8 <comms_send>
		comms_rx_process();
 800140e:	f7ff fbbb 	bl	8000b88 <comms_rx_process>
		comms_send();
 8001412:	bf00      	nop
 8001414:	e7f9      	b.n	800140a <main+0xd6>
 8001416:	bf00      	nop
 8001418:	48000800 	.word	0x48000800
 800141c:	20003820 	.word	0x20003820
 8001420:	200037d4 	.word	0x200037d4
 8001424:	20001698 	.word	0x20001698
 8001428:	08001139 	.word	0x08001139
 800142c:	20001620 	.word	0x20001620
 8001430:	20001688 	.word	0x20001688
 8001434:	20002638 	.word	0x20002638
 8001438:	20001694 	.word	0x20001694
 800143c:	2000168c 	.word	0x2000168c
 8001440:	20000128 	.word	0x20000128
 8001444:	200035d8 	.word	0x200035d8
 8001448:	20003788 	.word	0x20003788

0800144c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b096      	sub	sp, #88	@ 0x58
 8001450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	2244      	movs	r2, #68	@ 0x44
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f00c fbea 	bl	800dc34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001460:	463b      	mov	r3, r7
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800146e:	2000      	movs	r0, #0
 8001470:	f004 f84a 	bl	8005508 <HAL_PWREx_ControlVoltageScaling>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800147a:	f000 f83a 	bl	80014f2 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800147e:	2322      	movs	r3, #34	@ 0x22
 8001480:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001482:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001486:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001488:	2301      	movs	r3, #1
 800148a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800148c:	2340      	movs	r3, #64	@ 0x40
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001490:	2302      	movs	r3, #2
 8001492:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001494:	2302      	movs	r3, #2
 8001496:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001498:	2302      	movs	r3, #2
 800149a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 800149c:	231e      	movs	r3, #30
 800149e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014a0:	2302      	movs	r3, #2
 80014a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014a4:	2302      	movs	r3, #2
 80014a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014a8:	2302      	movs	r3, #2
 80014aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	4618      	mov	r0, r3
 80014b2:	f004 f8ed 	bl	8005690 <HAL_RCC_OscConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80014bc:	f000 f819 	bl	80014f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c0:	230f      	movs	r3, #15
 80014c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c4:	2303      	movs	r3, #3
 80014c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014d6:	463b      	mov	r3, r7
 80014d8:	2105      	movs	r1, #5
 80014da:	4618      	mov	r0, r3
 80014dc:	f004 fcf2 	bl	8005ec4 <HAL_RCC_ClockConfig>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014e6:	f000 f804 	bl	80014f2 <Error_Handler>
  }
}
 80014ea:	bf00      	nop
 80014ec:	3758      	adds	r7, #88	@ 0x58
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014f6:	b672      	cpsid	i
}
 80014f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80014fa:	bf00      	nop
 80014fc:	e7fd      	b.n	80014fa <Error_Handler+0x8>
	...

08001500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001506:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <HAL_MspInit+0x44>)
 8001508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800150a:	4a0e      	ldr	r2, [pc, #56]	@ (8001544 <HAL_MspInit+0x44>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6613      	str	r3, [r2, #96]	@ 0x60
 8001512:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <HAL_MspInit+0x44>)
 8001514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <HAL_MspInit+0x44>)
 8001520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001522:	4a08      	ldr	r2, [pc, #32]	@ (8001544 <HAL_MspInit+0x44>)
 8001524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001528:	6593      	str	r3, [r2, #88]	@ 0x58
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <HAL_MspInit+0x44>)
 800152c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000

08001548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <NMI_Handler+0x4>

08001550 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <HardFault_Handler+0x4>

08001558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <MemManage_Handler+0x4>

08001560 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <BusFault_Handler+0x4>

08001568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <UsageFault_Handler+0x4>

08001570 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800159e:	f000 fb51 	bl	8001c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80015ac:	4802      	ldr	r0, [pc, #8]	@ (80015b8 <DMA1_Channel1_IRQHandler+0x10>)
 80015ae:	f002 fa57 	bl	8003a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000190 	.word	0x20000190

080015bc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 80015c0:	4802      	ldr	r0, [pc, #8]	@ (80015cc <DMA1_Channel2_IRQHandler+0x10>)
 80015c2:	f002 fa4d 	bl	8003a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20001620 	.word	0x20001620

080015d0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80015d4:	4802      	ldr	r0, [pc, #8]	@ (80015e0 <ADC1_IRQHandler+0x10>)
 80015d6:	f000 ff57 	bl	8002488 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000128 	.word	0x20000128

080015e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015e8:	4802      	ldr	r0, [pc, #8]	@ (80015f4 <TIM3_IRQHandler+0x10>)
 80015ea:	f005 fd71 	bl	80070d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20003788 	.word	0x20003788

080015f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80015fc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001600:	f002 fda2 	bl	8004148 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}

08001608 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800160c:	4802      	ldr	r0, [pc, #8]	@ (8001618 <TIM6_DAC_IRQHandler+0x10>)
 800160e:	f005 fd5f 	bl	80070d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20003820 	.word	0x20003820

0800161c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001620:	4802      	ldr	r0, [pc, #8]	@ (800162c <OTG_FS_IRQHandler+0x10>)
 8001622:	f002 fefc 	bl	800441e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20004e78 	.word	0x20004e78

08001630 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001634:	4802      	ldr	r0, [pc, #8]	@ (8001640 <LPUART1_IRQHandler+0x10>)
 8001636:	f006 fa43 	bl	8007ac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	2000386c 	.word	0x2000386c

08001644 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <SystemInit+0x20>)
 800164a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800164e:	4a05      	ldr	r2, [pc, #20]	@ (8001664 <SystemInit+0x20>)
 8001650:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001654:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b088      	sub	sp, #32
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001686:	4b1d      	ldr	r3, [pc, #116]	@ (80016fc <MX_TIM3_Init+0x94>)
 8001688:	4a1d      	ldr	r2, [pc, #116]	@ (8001700 <MX_TIM3_Init+0x98>)
 800168a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <MX_TIM3_Init+0x94>)
 800168e:	22c7      	movs	r2, #199	@ 0xc7
 8001690:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001692:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_TIM3_Init+0x94>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8001698:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <MX_TIM3_Init+0x94>)
 800169a:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800169e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a0:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <MX_TIM3_Init+0x94>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <MX_TIM3_Init+0x94>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016ac:	4813      	ldr	r0, [pc, #76]	@ (80016fc <MX_TIM3_Init+0x94>)
 80016ae:	f005 fbdf 	bl	8006e70 <HAL_TIM_Base_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80016b8:	f7ff ff1b 	bl	80014f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	480c      	ldr	r0, [pc, #48]	@ (80016fc <MX_TIM3_Init+0x94>)
 80016ca:	f005 fe03 	bl	80072d4 <HAL_TIM_ConfigClockSource>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80016d4:	f7ff ff0d 	bl	80014f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016d8:	2320      	movs	r3, #32
 80016da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_TIM3_Init+0x94>)
 80016e6:	f006 f81b 	bl	8007720 <HAL_TIMEx_MasterConfigSynchronization>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016f0:	f7ff feff 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  // tady tady tady tady
  /* USER CODE END TIM3_Init 2 */

}
 80016f4:	bf00      	nop
 80016f6:	3720      	adds	r7, #32
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20003788 	.word	0x20003788
 8001700:	40000400 	.word	0x40000400

08001704 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170a:	f107 0310 	add.w	r3, r7, #16
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001722:	4b1d      	ldr	r3, [pc, #116]	@ (8001798 <MX_TIM5_Init+0x94>)
 8001724:	4a1d      	ldr	r2, [pc, #116]	@ (800179c <MX_TIM5_Init+0x98>)
 8001726:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001728:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <MX_TIM5_Init+0x94>)
 800172a:	2200      	movs	r2, #0
 800172c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172e:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <MX_TIM5_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001734:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <MX_TIM5_Init+0x94>)
 8001736:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800173a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173c:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <MX_TIM5_Init+0x94>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <MX_TIM5_Init+0x94>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001748:	4813      	ldr	r0, [pc, #76]	@ (8001798 <MX_TIM5_Init+0x94>)
 800174a:	f005 fb91 	bl	8006e70 <HAL_TIM_Base_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001754:	f7ff fecd 	bl	80014f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001758:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800175c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800175e:	f107 0310 	add.w	r3, r7, #16
 8001762:	4619      	mov	r1, r3
 8001764:	480c      	ldr	r0, [pc, #48]	@ (8001798 <MX_TIM5_Init+0x94>)
 8001766:	f005 fdb5 	bl	80072d4 <HAL_TIM_ConfigClockSource>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001770:	f7ff febf 	bl	80014f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	4619      	mov	r1, r3
 8001780:	4805      	ldr	r0, [pc, #20]	@ (8001798 <MX_TIM5_Init+0x94>)
 8001782:	f005 ffcd 	bl	8007720 <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800178c:	f7ff feb1 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001790:	bf00      	nop
 8001792:	3720      	adds	r7, #32
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	200037d4 	.word	0x200037d4
 800179c:	40000c00 	.word	0x40000c00

080017a0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80017b0:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017b2:	4a16      	ldr	r2, [pc, #88]	@ (800180c <MX_TIM6_Init+0x6c>)
 80017b4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 80017b6:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017b8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80017bc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017be:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 80017c4:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017c6:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80017ca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80017d2:	480d      	ldr	r0, [pc, #52]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017d4:	f005 fb4c 	bl	8006e70 <HAL_TIM_Base_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80017de:	f7ff fe88 	bl	80014f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017e2:	2320      	movs	r3, #32
 80017e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	4619      	mov	r1, r3
 80017ee:	4806      	ldr	r0, [pc, #24]	@ (8001808 <MX_TIM6_Init+0x68>)
 80017f0:	f005 ff96 	bl	8007720 <HAL_TIMEx_MasterConfigSynchronization>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80017fa:	f7ff fe7a 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20003820 	.word	0x20003820
 800180c:	40001000 	.word	0x40001000

08001810 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a23      	ldr	r2, [pc, #140]	@ (80018ac <HAL_TIM_Base_MspInit+0x9c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d114      	bne.n	800184c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001822:	4b23      	ldr	r3, [pc, #140]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	4a22      	ldr	r2, [pc, #136]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	6593      	str	r3, [r2, #88]	@ 0x58
 800182e:	4b20      	ldr	r3, [pc, #128]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	201d      	movs	r0, #29
 8001840:	f001 fef9 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001844:	201d      	movs	r0, #29
 8001846:	f001 ff12 	bl	800366e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800184a:	e02a      	b.n	80018a2 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a18      	ldr	r2, [pc, #96]	@ (80018b4 <HAL_TIM_Base_MspInit+0xa4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d10c      	bne.n	8001870 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001856:	4b16      	ldr	r3, [pc, #88]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	4a15      	ldr	r2, [pc, #84]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 800185c:	f043 0308 	orr.w	r3, r3, #8
 8001860:	6593      	str	r3, [r2, #88]	@ 0x58
 8001862:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	f003 0308 	and.w	r3, r3, #8
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]
}
 800186e:	e018      	b.n	80018a2 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a10      	ldr	r2, [pc, #64]	@ (80018b8 <HAL_TIM_Base_MspInit+0xa8>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d113      	bne.n	80018a2 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800187a:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 800187c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187e:	4a0c      	ldr	r2, [pc, #48]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001880:	f043 0310 	orr.w	r3, r3, #16
 8001884:	6593      	str	r3, [r2, #88]	@ 0x58
 8001886:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <HAL_TIM_Base_MspInit+0xa0>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188a:	f003 0310 	and.w	r3, r3, #16
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2100      	movs	r1, #0
 8001896:	2036      	movs	r0, #54	@ 0x36
 8001898:	f001 fecd 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800189c:	2036      	movs	r0, #54	@ 0x36
 800189e:	f001 fee6 	bl	800366e <HAL_NVIC_EnableIRQ>
}
 80018a2:	bf00      	nop
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40000400 	.word	0x40000400
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40000c00 	.word	0x40000c00
 80018b8:	40001000 	.word	0x40001000

080018bc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80018c0:	4b22      	ldr	r3, [pc, #136]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018c2:	4a23      	ldr	r2, [pc, #140]	@ (8001950 <MX_LPUART1_UART_Init+0x94>)
 80018c4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80018c6:	4b21      	ldr	r3, [pc, #132]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018cc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018ce:	4b1f      	ldr	r3, [pc, #124]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80018d4:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80018da:	4b1c      	ldr	r3, [pc, #112]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018e2:	220c      	movs	r2, #12
 80018e4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e6:	4b19      	ldr	r3, [pc, #100]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ec:	4b17      	ldr	r3, [pc, #92]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018f2:	4b16      	ldr	r3, [pc, #88]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f8:	4b14      	ldr	r3, [pc, #80]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80018fe:	4b13      	ldr	r3, [pc, #76]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 8001900:	2200      	movs	r2, #0
 8001902:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001904:	4811      	ldr	r0, [pc, #68]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 8001906:	f005 ffb1 	bl	800786c <HAL_UART_Init>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001910:	f7ff fdef 	bl	80014f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001914:	2100      	movs	r1, #0
 8001916:	480d      	ldr	r0, [pc, #52]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 8001918:	f008 f80b 	bl	8009932 <HAL_UARTEx_SetTxFifoThreshold>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001922:	f7ff fde6 	bl	80014f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001926:	2100      	movs	r1, #0
 8001928:	4808      	ldr	r0, [pc, #32]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 800192a:	f008 f840 	bl	80099ae <HAL_UARTEx_SetRxFifoThreshold>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001934:	f7ff fddd 	bl	80014f2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001938:	4804      	ldr	r0, [pc, #16]	@ (800194c <MX_LPUART1_UART_Init+0x90>)
 800193a:	f007 ffc1 	bl	80098c0 <HAL_UARTEx_DisableFifoMode>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001944:	f7ff fdd5 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001948:	bf00      	nop
 800194a:	bd80      	pop	{r7, pc}
 800194c:	2000386c 	.word	0x2000386c
 8001950:	40008000 	.word	0x40008000

08001954 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001958:	4b22      	ldr	r3, [pc, #136]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 800195a:	4a23      	ldr	r2, [pc, #140]	@ (80019e8 <MX_USART3_UART_Init+0x94>)
 800195c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800195e:	4b21      	ldr	r3, [pc, #132]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001960:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001964:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001966:	4b1f      	ldr	r3, [pc, #124]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800196c:	4b1d      	ldr	r3, [pc, #116]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001972:	4b1c      	ldr	r3, [pc, #112]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 800197a:	220c      	movs	r2, #12
 800197c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001984:	4b17      	ldr	r3, [pc, #92]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800198a:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 800198c:	2200      	movs	r2, #0
 800198e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001990:	4b14      	ldr	r3, [pc, #80]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001992:	2200      	movs	r2, #0
 8001994:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001996:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 8001998:	2200      	movs	r2, #0
 800199a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800199c:	4811      	ldr	r0, [pc, #68]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 800199e:	f005 ff65 	bl	800786c <HAL_UART_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80019a8:	f7ff fda3 	bl	80014f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ac:	2100      	movs	r1, #0
 80019ae:	480d      	ldr	r0, [pc, #52]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 80019b0:	f007 ffbf 	bl	8009932 <HAL_UARTEx_SetTxFifoThreshold>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80019ba:	f7ff fd9a 	bl	80014f2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019be:	2100      	movs	r1, #0
 80019c0:	4808      	ldr	r0, [pc, #32]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 80019c2:	f007 fff4 	bl	80099ae <HAL_UARTEx_SetRxFifoThreshold>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80019cc:	f7ff fd91 	bl	80014f2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	@ (80019e4 <MX_USART3_UART_Init+0x90>)
 80019d2:	f007 ff75 	bl	80098c0 <HAL_UARTEx_DisableFifoMode>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80019dc:	f7ff fd89 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20003900 	.word	0x20003900
 80019e8:	40004800 	.word	0x40004800

080019ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b0b0      	sub	sp, #192	@ 0xc0
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a04:	f107 0318 	add.w	r3, r7, #24
 8001a08:	2294      	movs	r2, #148	@ 0x94
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f00c f911 	bl	800dc34 <memset>
  if(uartHandle->Instance==LPUART1)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a47      	ldr	r2, [pc, #284]	@ (8001b34 <HAL_UART_MspInit+0x148>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d146      	bne.n	8001aaa <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a1c:	2320      	movs	r3, #32
 8001a1e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a24:	f107 0318 	add.w	r3, r7, #24
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f004 fd09 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a34:	f7ff fd5d 	bl	80014f2 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a38:	4b3f      	ldr	r3, [pc, #252]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a3c:	4a3e      	ldr	r2, [pc, #248]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a44:	4b3c      	ldr	r3, [pc, #240]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a50:	4b39      	ldr	r3, [pc, #228]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a54:	4a38      	ldr	r2, [pc, #224]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a5c:	4b36      	ldr	r3, [pc, #216]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001a68:	f003 fe02 	bl	8005670 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001a6c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a74:	2302      	movs	r3, #2
 8001a76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a80:	2303      	movs	r3, #3
 8001a82:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a86:	2308      	movs	r3, #8
 8001a88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a8c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a90:	4619      	mov	r1, r3
 8001a92:	482a      	ldr	r0, [pc, #168]	@ (8001b3c <HAL_UART_MspInit+0x150>)
 8001a94:	f002 f97c 	bl	8003d90 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2046      	movs	r0, #70	@ 0x46
 8001a9e:	f001 fdca 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001aa2:	2046      	movs	r0, #70	@ 0x46
 8001aa4:	f001 fde3 	bl	800366e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001aa8:	e040      	b.n	8001b2c <HAL_UART_MspInit+0x140>
  else if(uartHandle->Instance==USART3)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a24      	ldr	r2, [pc, #144]	@ (8001b40 <HAL_UART_MspInit+0x154>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d13b      	bne.n	8001b2c <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ab4:	2304      	movs	r3, #4
 8001ab6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001abc:	f107 0318 	add.w	r3, r7, #24
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f004 fcbd 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_UART_MspInit+0xe4>
      Error_Handler();
 8001acc:	f7ff fd11 	bl	80014f2 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ad0:	4b19      	ldr	r3, [pc, #100]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad4:	4a18      	ldr	r2, [pc, #96]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001ad6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ada:	6593      	str	r3, [r2, #88]	@ 0x58
 8001adc:	4b16      	ldr	r3, [pc, #88]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae8:	4b13      	ldr	r3, [pc, #76]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aec:	4a12      	ldr	r2, [pc, #72]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001aee:	f043 0308 	orr.w	r3, r3, #8
 8001af2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af4:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <HAL_UART_MspInit+0x14c>)
 8001af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001b00:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b14:	2303      	movs	r3, #3
 8001b16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b1a:	2307      	movs	r3, #7
 8001b1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b20:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b24:	4619      	mov	r1, r3
 8001b26:	4807      	ldr	r0, [pc, #28]	@ (8001b44 <HAL_UART_MspInit+0x158>)
 8001b28:	f002 f932 	bl	8003d90 <HAL_GPIO_Init>
}
 8001b2c:	bf00      	nop
 8001b2e:	37c0      	adds	r7, #192	@ 0xc0
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40008000 	.word	0x40008000
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	48001800 	.word	0x48001800
 8001b40:	40004800 	.word	0x40004800
 8001b44:	48000c00 	.word	0x48000c00

08001b48 <Reset_Handler>:
 8001b48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b80 <LoopForever+0x2>
 8001b4c:	f7ff fd7a 	bl	8001644 <SystemInit>
 8001b50:	480c      	ldr	r0, [pc, #48]	@ (8001b84 <LoopForever+0x6>)
 8001b52:	490d      	ldr	r1, [pc, #52]	@ (8001b88 <LoopForever+0xa>)
 8001b54:	4a0d      	ldr	r2, [pc, #52]	@ (8001b8c <LoopForever+0xe>)
 8001b56:	2300      	movs	r3, #0
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:
 8001b5a:	58d4      	ldr	r4, [r2, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:
 8001b60:	18c4      	adds	r4, r0, r3
 8001b62:	428c      	cmp	r4, r1
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
 8001b66:	4a0a      	ldr	r2, [pc, #40]	@ (8001b90 <LoopForever+0x12>)
 8001b68:	4c0a      	ldr	r4, [pc, #40]	@ (8001b94 <LoopForever+0x16>)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:
 8001b72:	42a2      	cmp	r2, r4
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>
 8001b76:	f00c f865 	bl	800dc44 <__libc_init_array>
 8001b7a:	f7ff fbdb 	bl	8001334 <main>

08001b7e <LoopForever>:
 8001b7e:	e7fe      	b.n	8001b7e <LoopForever>
 8001b80:	200a0000 	.word	0x200a0000
 8001b84:	20000000 	.word	0x20000000
 8001b88:	2000010c 	.word	0x2000010c
 8001b8c:	0800dd88 	.word	0x0800dd88
 8001b90:	2000010c 	.word	0x2000010c
 8001b94:	200055a4 	.word	0x200055a4

08001b98 <CAN1_RX0_IRQHandler>:
 8001b98:	e7fe      	b.n	8001b98 <CAN1_RX0_IRQHandler>

08001b9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba4:	2003      	movs	r0, #3
 8001ba6:	f001 fd3b 	bl	8003620 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001baa:	2000      	movs	r0, #0
 8001bac:	f000 f80e 	bl	8001bcc <HAL_InitTick>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d002      	beq.n	8001bbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	71fb      	strb	r3, [r7, #7]
 8001bba:	e001      	b.n	8001bc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bbc:	f7ff fca0 	bl	8001500 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bd8:	4b17      	ldr	r3, [pc, #92]	@ (8001c38 <HAL_InitTick+0x6c>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d023      	beq.n	8001c28 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001be0:	4b16      	ldr	r3, [pc, #88]	@ (8001c3c <HAL_InitTick+0x70>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b14      	ldr	r3, [pc, #80]	@ (8001c38 <HAL_InitTick+0x6c>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	4619      	mov	r1, r3
 8001bea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f001 fd47 	bl	800368a <HAL_SYSTICK_Config>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10f      	bne.n	8001c22 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b0f      	cmp	r3, #15
 8001c06:	d809      	bhi.n	8001c1c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c10:	f001 fd11 	bl	8003636 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c14:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <HAL_InitTick+0x74>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6013      	str	r3, [r2, #0]
 8001c1a:	e007      	b.n	8001c2c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
 8001c20:	e004      	b.n	8001c2c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	73fb      	strb	r3, [r7, #15]
 8001c26:	e001      	b.n	8001c2c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	20000000 	.word	0x20000000
 8001c40:	20000004 	.word	0x20000004

08001c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x20>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000008 	.word	0x20000008
 8001c68:	20003994 	.word	0x20003994

08001c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetTick+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	20003994 	.word	0x20003994

08001c84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c8c:	f7ff ffee 	bl	8001c6c <HAL_GetTick>
 8001c90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c9c:	d005      	beq.n	8001caa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_Delay+0x44>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001caa:	bf00      	nop
 8001cac:	f7ff ffde 	bl	8001c6c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d8f7      	bhi.n	8001cac <HAL_Delay+0x28>
  {
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000008 	.word	0x20000008

08001ccc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b087      	sub	sp, #28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	3360      	adds	r3, #96	@ 0x60
 8001d46:	461a      	mov	r2, r3
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b08      	ldr	r3, [pc, #32]	@ (8001d78 <LL_ADC_SetOffset+0x44>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	430a      	orrs	r2, r1
 8001d62:	4313      	orrs	r3, r2
 8001d64:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001d6c:	bf00      	nop
 8001d6e:	371c      	adds	r7, #28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	03fff000 	.word	0x03fff000

08001d7c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3360      	adds	r3, #96	@ 0x60
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b087      	sub	sp, #28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	3360      	adds	r3, #96	@ 0x60
 8001db8:	461a      	mov	r2, r3
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	431a      	orrs	r2, r3
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001dd2:	bf00      	nop
 8001dd4:	371c      	adds	r7, #28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
 8001de6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	431a      	orrs	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	615a      	str	r2, [r3, #20]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e000      	b.n	8001e1e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b087      	sub	sp, #28
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	60f8      	str	r0, [r7, #12]
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	3330      	adds	r3, #48	@ 0x30
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	0a1b      	lsrs	r3, r3, #8
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	4413      	add	r3, r2
 8001e48:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	f003 031f 	and.w	r3, r3, #31
 8001e54:	211f      	movs	r1, #31
 8001e56:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	0e9b      	lsrs	r3, r3, #26
 8001e62:	f003 011f 	and.w	r1, r3, #31
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	f003 031f 	and.w	r3, r3, #31
 8001e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e70:	431a      	orrs	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e76:	bf00      	nop
 8001e78:	371c      	adds	r7, #28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	3314      	adds	r3, #20
 8001eb8:	461a      	mov	r2, r3
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	0e5b      	lsrs	r3, r3, #25
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	4413      	add	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	0d1b      	lsrs	r3, r3, #20
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	2107      	movs	r1, #7
 8001ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	401a      	ands	r2, r3
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	0d1b      	lsrs	r3, r3, #20
 8001ee2:	f003 031f 	and.w	r3, r3, #31
 8001ee6:	6879      	ldr	r1, [r7, #4]
 8001ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8001eec:	431a      	orrs	r2, r3
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ef2:	bf00      	nop
 8001ef4:	371c      	adds	r7, #28
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f003 0318 	and.w	r3, r3, #24
 8001f22:	4908      	ldr	r1, [pc, #32]	@ (8001f44 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f24:	40d9      	lsrs	r1, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	400b      	ands	r3, r1
 8001f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f36:	bf00      	nop
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	0007ffff 	.word	0x0007ffff

08001f48 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001f58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6093      	str	r3, [r2, #8]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f80:	d101      	bne.n	8001f86 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f82:	2301      	movs	r3, #1
 8001f84:	e000      	b.n	8001f88 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001fa4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fa8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001fd0:	d101      	bne.n	8001fd6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ff4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ff8:	f043 0201 	orr.w	r2, r3, #1
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800201c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002020:	f043 0202 	orr.w	r2, r3, #2
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <LL_ADC_IsEnabled+0x18>
 8002048:	2301      	movs	r3, #1
 800204a:	e000      	b.n	800204e <LL_ADC_IsEnabled+0x1a>
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b02      	cmp	r3, #2
 800206c:	d101      	bne.n	8002072 <LL_ADC_IsDisableOngoing+0x18>
 800206e:	2301      	movs	r3, #1
 8002070:	e000      	b.n	8002074 <LL_ADC_IsDisableOngoing+0x1a>
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002090:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002094:	f043 0204 	orr.w	r2, r3, #4
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b04      	cmp	r3, #4
 80020ba:	d101      	bne.n	80020c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020bc:	2301      	movs	r3, #1
 80020be:	e000      	b.n	80020c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d101      	bne.n	80020e6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80020e2:	2301      	movs	r3, #1
 80020e4:	e000      	b.n	80020e8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e129      	b.n	8002362 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	2b00      	cmp	r3, #0
 800211a:	d109      	bne.n	8002130 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f7fe fa5b 	bl	80005d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff ff19 	bl	8001f6c <LL_ADC_IsDeepPowerDownEnabled>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d004      	beq.n	800214a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff feff 	bl	8001f48 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff ff34 	bl	8001fbc <LL_ADC_IsInternalRegulatorEnabled>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d115      	bne.n	8002186 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ff18 	bl	8001f94 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002164:	4b81      	ldr	r3, [pc, #516]	@ (800236c <HAL_ADC_Init+0x278>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	099b      	lsrs	r3, r3, #6
 800216a:	4a81      	ldr	r2, [pc, #516]	@ (8002370 <HAL_ADC_Init+0x27c>)
 800216c:	fba2 2303 	umull	r2, r3, r2, r3
 8002170:	099b      	lsrs	r3, r3, #6
 8002172:	3301      	adds	r3, #1
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002178:	e002      	b.n	8002180 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3b01      	subs	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1f9      	bne.n	800217a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff ff16 	bl	8001fbc <LL_ADC_IsInternalRegulatorEnabled>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10d      	bne.n	80021b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219a:	f043 0210 	orr.w	r2, r3, #16
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a6:	f043 0201 	orr.w	r2, r3, #1
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ff76 	bl	80020a8 <LL_ADC_REG_IsConversionOngoing>
 80021bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f040 80c2 	bne.w	8002350 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f040 80be 	bne.w	8002350 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80021dc:	f043 0202 	orr.w	r2, r3, #2
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff ff23 	bl	8002034 <LL_ADC_IsEnabled>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10b      	bne.n	800220c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021f4:	485f      	ldr	r0, [pc, #380]	@ (8002374 <HAL_ADC_Init+0x280>)
 80021f6:	f7ff ff1d 	bl	8002034 <LL_ADC_IsEnabled>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d105      	bne.n	800220c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	4619      	mov	r1, r3
 8002206:	485c      	ldr	r0, [pc, #368]	@ (8002378 <HAL_ADC_Init+0x284>)
 8002208:	f7ff fd60 	bl	8001ccc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7e5b      	ldrb	r3, [r3, #25]
 8002210:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002216:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800221c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002222:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3020 	ldrb.w	r3, [r3, #32]
 800222a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d106      	bne.n	8002248 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223e:	3b01      	subs	r3, #1
 8002240:	045b      	lsls	r3, r3, #17
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4313      	orrs	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224c:	2b00      	cmp	r3, #0
 800224e:	d009      	beq.n	8002264 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002254:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	4b44      	ldr	r3, [pc, #272]	@ (800237c <HAL_ADC_Init+0x288>)
 800226c:	4013      	ands	r3, r2
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6812      	ldr	r2, [r2, #0]
 8002272:	69b9      	ldr	r1, [r7, #24]
 8002274:	430b      	orrs	r3, r1
 8002276:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff26 	bl	80020ce <LL_ADC_INJ_IsConversionOngoing>
 8002282:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d140      	bne.n	800230c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d13d      	bne.n	800230c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	7e1b      	ldrb	r3, [r3, #24]
 8002298:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800229a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022a2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80022b2:	f023 0306 	bic.w	r3, r3, #6
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	69b9      	ldr	r1, [r7, #24]
 80022bc:	430b      	orrs	r3, r1
 80022be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d118      	bne.n	80022fc <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80022d4:	f023 0304 	bic.w	r3, r3, #4
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022e0:	4311      	orrs	r1, r2
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80022e6:	4311      	orrs	r1, r2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022ec:	430a      	orrs	r2, r1
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f042 0201 	orr.w	r2, r2, #1
 80022f8:	611a      	str	r2, [r3, #16]
 80022fa:	e007      	b.n	800230c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0201 	bic.w	r2, r2, #1
 800230a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d10c      	bne.n	800232e <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f023 010f 	bic.w	r1, r3, #15
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	1e5a      	subs	r2, r3, #1
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	631a      	str	r2, [r3, #48]	@ 0x30
 800232c:	e007      	b.n	800233e <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 020f 	bic.w	r2, r2, #15
 800233c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002342:	f023 0303 	bic.w	r3, r3, #3
 8002346:	f043 0201 	orr.w	r2, r3, #1
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	659a      	str	r2, [r3, #88]	@ 0x58
 800234e:	e007      	b.n	8002360 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002354:	f043 0210 	orr.w	r2, r3, #16
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002360:	7ffb      	ldrb	r3, [r7, #31]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3720      	adds	r7, #32
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000000 	.word	0x20000000
 8002370:	053e2d63 	.word	0x053e2d63
 8002374:	50040000 	.word	0x50040000
 8002378:	50040300 	.word	0x50040300
 800237c:	fff0c007 	.word	0xfff0c007

08002380 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fe89 	bl	80020a8 <LL_ADC_REG_IsConversionOngoing>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d167      	bne.n	800246c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_Start_DMA+0x2a>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e063      	b.n	8002472 <HAL_ADC_Start_DMA+0xf2>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80023b2:	68f8      	ldr	r0, [r7, #12]
 80023b4:	f000 fe2c 	bl	8003010 <ADC_Enable>
 80023b8:	4603      	mov	r3, r0
 80023ba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80023bc:	7dfb      	ldrb	r3, [r7, #23]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d14f      	bne.n	8002462 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80023ca:	f023 0301 	bic.w	r3, r3, #1
 80023ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d006      	beq.n	80023f0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e6:	f023 0206 	bic.w	r2, r3, #6
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023ee:	e002      	b.n	80023f6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023fa:	4a20      	ldr	r2, [pc, #128]	@ (800247c <HAL_ADC_Start_DMA+0xfc>)
 80023fc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002402:	4a1f      	ldr	r2, [pc, #124]	@ (8002480 <HAL_ADC_Start_DMA+0x100>)
 8002404:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800240a:	4a1e      	ldr	r2, [pc, #120]	@ (8002484 <HAL_ADC_Start_DMA+0x104>)
 800240c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	221c      	movs	r2, #28
 8002414:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0210 	orr.w	r2, r2, #16
 800242c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68da      	ldr	r2, [r3, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f042 0201 	orr.w	r2, r2, #1
 800243c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	3340      	adds	r3, #64	@ 0x40
 8002448:	4619      	mov	r1, r3
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f001 f9d1 	bl	80037f4 <HAL_DMA_Start_IT>
 8002452:	4603      	mov	r3, r0
 8002454:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff fe10 	bl	8002080 <LL_ADC_REG_StartConversion>
 8002460:	e006      	b.n	8002470 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800246a:	e001      	b.n	8002470 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800246c:	2302      	movs	r3, #2
 800246e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002470:	7dfb      	ldrb	r3, [r7, #23]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	080031db 	.word	0x080031db
 8002480:	080032b3 	.word	0x080032b3
 8002484:	080032cf 	.word	0x080032cf

08002488 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002490:	2300      	movs	r3, #0
 8002492:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d017      	beq.n	80024de <HAL_ADC_IRQHandler+0x56>
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d012      	beq.n	80024de <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 ffcb 	bl	800346c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2202      	movs	r2, #2
 80024dc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <HAL_ADC_IRQHandler+0x6a>
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d109      	bne.n	8002506 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d05e      	beq.n	80025ba <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d059      	beq.n	80025ba <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	2b00      	cmp	r3, #0
 8002510:	d105      	bne.n	800251e <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fc6e 	bl	8001e04 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d03e      	beq.n	80025ac <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d135      	bne.n	80025ac <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	2b08      	cmp	r3, #8
 800254c:	d12e      	bne.n	80025ac <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff fda8 	bl	80020a8 <LL_ADC_REG_IsConversionOngoing>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d11a      	bne.n	8002594 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 020c 	bic.w	r2, r2, #12
 800256c:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002572:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d112      	bne.n	80025ac <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258a:	f043 0201 	orr.w	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	659a      	str	r2, [r3, #88]	@ 0x58
 8002592:	e00b      	b.n	80025ac <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	f043 0210 	orr.w	r2, r3, #16
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a4:	f043 0201 	orr.w	r2, r3, #1
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7fe fddd 	bl	800116c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	220c      	movs	r2, #12
 80025b8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	f003 0320 	and.w	r3, r3, #32
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d004      	beq.n	80025ce <HAL_ADC_IRQHandler+0x146>
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d109      	bne.n	80025e2 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d072      	beq.n	80026be <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d06d      	beq.n	80026be <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e6:	f003 0310 	and.w	r3, r3, #16
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d105      	bne.n	80025fa <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff fc3f 	bl	8001e82 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002604:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff fbfa 	bl	8001e04 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002610:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d047      	beq.n	80026b0 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d007      	beq.n	800263a <HAL_ADC_IRQHandler+0x1b2>
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d03f      	beq.n	80026b0 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002636:	2b00      	cmp	r3, #0
 8002638:	d13a      	bne.n	80026b0 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002644:	2b40      	cmp	r3, #64	@ 0x40
 8002646:	d133      	bne.n	80026b0 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d12e      	bne.n	80026b0 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff fd39 	bl	80020ce <LL_ADC_INJ_IsConversionOngoing>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11a      	bne.n	8002698 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002670:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002676:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002686:	2b00      	cmp	r3, #0
 8002688:	d112      	bne.n	80026b0 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268e:	f043 0201 	orr.w	r2, r3, #1
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	659a      	str	r2, [r3, #88]	@ 0x58
 8002696:	e00b      	b.n	80026b0 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269c:	f043 0210 	orr.w	r2, r3, #16
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a8:	f043 0201 	orr.w	r2, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 feb3 	bl	800341c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2260      	movs	r2, #96	@ 0x60
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d011      	beq.n	80026ec <HAL_ADC_IRQHandler+0x264>
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00c      	beq.n	80026ec <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 f886 	bl	80027f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2280      	movs	r2, #128	@ 0x80
 80026ea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d012      	beq.n	800271c <HAL_ADC_IRQHandler+0x294>
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00d      	beq.n	800271c <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002704:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 fe99 	bl	8003444 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800271a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002722:	2b00      	cmp	r3, #0
 8002724:	d012      	beq.n	800274c <HAL_ADC_IRQHandler+0x2c4>
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00d      	beq.n	800274c <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002734:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f000 fe8b 	bl	8003458 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800274a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	f003 0310 	and.w	r3, r3, #16
 8002752:	2b00      	cmp	r3, #0
 8002754:	d02a      	beq.n	80027ac <HAL_ADC_IRQHandler+0x324>
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f003 0310 	and.w	r3, r3, #16
 800275c:	2b00      	cmp	r3, #0
 800275e:	d025      	beq.n	80027ac <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002768:	2301      	movs	r3, #1
 800276a:	61fb      	str	r3, [r7, #28]
 800276c:	e008      	b.n	8002780 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 800277c:	2301      	movs	r3, #1
 800277e:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d10e      	bne.n	80027a4 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002796:	f043 0202 	orr.w	r2, r3, #2
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f830 	bl	8002804 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2210      	movs	r2, #16
 80027aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d018      	beq.n	80027e8 <HAL_ADC_IRQHandler+0x360>
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d013      	beq.n	80027e8 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d0:	f043 0208 	orr.w	r2, r3, #8
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027e0:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 fe24 	bl	8003430 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80027e8:	bf00      	nop
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b0b6      	sub	sp, #216	@ 0xd8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002828:	2300      	movs	r3, #0
 800282a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_ADC_ConfigChannel+0x22>
 8002836:	2302      	movs	r3, #2
 8002838:	e3d5      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x7ce>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fc2e 	bl	80020a8 <LL_ADC_REG_IsConversionOngoing>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 83ba 	bne.w	8002fc8 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b05      	cmp	r3, #5
 8002862:	d824      	bhi.n	80028ae <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	3b02      	subs	r3, #2
 800286a:	2b03      	cmp	r3, #3
 800286c:	d81b      	bhi.n	80028a6 <HAL_ADC_ConfigChannel+0x8e>
 800286e:	a201      	add	r2, pc, #4	@ (adr r2, 8002874 <HAL_ADC_ConfigChannel+0x5c>)
 8002870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002874:	08002885 	.word	0x08002885
 8002878:	0800288d 	.word	0x0800288d
 800287c:	08002895 	.word	0x08002895
 8002880:	0800289d 	.word	0x0800289d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002884:	230c      	movs	r3, #12
 8002886:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800288a:	e010      	b.n	80028ae <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800288c:	2312      	movs	r3, #18
 800288e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002892:	e00c      	b.n	80028ae <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002894:	2318      	movs	r3, #24
 8002896:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800289a:	e008      	b.n	80028ae <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800289c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028a4:	e003      	b.n	80028ae <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80028a6:	2306      	movs	r3, #6
 80028a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028ac:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80028bc:	f7ff fab5 	bl	8001e2a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff fbef 	bl	80020a8 <LL_ADC_REG_IsConversionOngoing>
 80028ca:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fbfb 	bl	80020ce <LL_ADC_INJ_IsConversionOngoing>
 80028d8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f040 81bf 	bne.w	8002c64 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f040 81ba 	bne.w	8002c64 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028f8:	d10f      	bne.n	800291a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6818      	ldr	r0, [r3, #0]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2200      	movs	r2, #0
 8002904:	4619      	mov	r1, r3
 8002906:	f7ff facf 	bl	8001ea8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fa63 	bl	8001dde <LL_ADC_SetSamplingTimeCommonConfig>
 8002918:	e00e      	b.n	8002938 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6818      	ldr	r0, [r3, #0]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	6819      	ldr	r1, [r3, #0]
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	461a      	mov	r2, r3
 8002928:	f7ff fabe 	bl	8001ea8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2100      	movs	r1, #0
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff fa53 	bl	8001dde <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	695a      	ldr	r2, [r3, #20]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	08db      	lsrs	r3, r3, #3
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	2b04      	cmp	r3, #4
 8002958:	d00a      	beq.n	8002970 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6818      	ldr	r0, [r3, #0]
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	6919      	ldr	r1, [r3, #16]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800296a:	f7ff f9e3 	bl	8001d34 <LL_ADC_SetOffset>
 800296e:	e179      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2100      	movs	r1, #0
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff fa00 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10a      	bne.n	800299c <HAL_ADC_ConfigChannel+0x184>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2100      	movs	r1, #0
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff f9f5 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002992:	4603      	mov	r3, r0
 8002994:	0e9b      	lsrs	r3, r3, #26
 8002996:	f003 021f 	and.w	r2, r3, #31
 800299a:	e01e      	b.n	80029da <HAL_ADC_ConfigChannel+0x1c2>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2100      	movs	r1, #0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff f9ea 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 80029a8:	4603      	mov	r3, r0
 80029aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80029b2:	fa93 f3a3 	rbit	r3, r3
 80029b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80029ca:	2320      	movs	r3, #32
 80029cc:	e004      	b.n	80029d8 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80029ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029d2:	fab3 f383 	clz	r3, r3
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d105      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x1da>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	0e9b      	lsrs	r3, r3, #26
 80029ec:	f003 031f 	and.w	r3, r3, #31
 80029f0:	e018      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x20c>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029fe:	fa93 f3a3 	rbit	r3, r3
 8002a02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002a06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002a0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002a16:	2320      	movs	r3, #32
 8002a18:	e004      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002a1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a1e:	fab3 f383 	clz	r3, r3
 8002a22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d106      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2100      	movs	r1, #0
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff f9b9 	bl	8001da8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff f99d 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002a42:	4603      	mov	r3, r0
 8002a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10a      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x24a>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2101      	movs	r1, #1
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff f992 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	0e9b      	lsrs	r3, r3, #26
 8002a5c:	f003 021f 	and.w	r2, r3, #31
 8002a60:	e01e      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x288>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2101      	movs	r1, #1
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff f987 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002a88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002a90:	2320      	movs	r3, #32
 8002a92:	e004      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002a94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a98:	fab3 f383 	clz	r3, r3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d105      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x2a0>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	0e9b      	lsrs	r3, r3, #26
 8002ab2:	f003 031f 	and.w	r3, r3, #31
 8002ab6:	e018      	b.n	8002aea <HAL_ADC_ConfigChannel+0x2d2>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ac4:	fa93 f3a3 	rbit	r3, r3
 8002ac8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002acc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ad0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002ad4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002adc:	2320      	movs	r3, #32
 8002ade:	e004      	b.n	8002aea <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002ae0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ae4:	fab3 f383 	clz	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d106      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2200      	movs	r2, #0
 8002af4:	2101      	movs	r1, #1
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff f956 	bl	8001da8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2102      	movs	r1, #2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff f93a 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10a      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x310>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2102      	movs	r1, #2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff f92f 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	0e9b      	lsrs	r3, r3, #26
 8002b22:	f003 021f 	and.w	r2, r3, #31
 8002b26:	e01e      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x34e>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2102      	movs	r1, #2
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff f924 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002b34:	4603      	mov	r3, r0
 8002b36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b3e:	fa93 f3a3 	rbit	r3, r3
 8002b42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002b46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002b4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002b56:	2320      	movs	r3, #32
 8002b58:	e004      	b.n	8002b64 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002b5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b5e:	fab3 f383 	clz	r3, r3
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d105      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x366>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	0e9b      	lsrs	r3, r3, #26
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	e014      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x390>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b86:	fa93 f3a3 	rbit	r3, r3
 8002b8a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002b8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002b92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002b9a:	2320      	movs	r3, #32
 8002b9c:	e004      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002b9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ba2:	fab3 f383 	clz	r3, r3
 8002ba6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d106      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2102      	movs	r1, #2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff f8f7 	bl	8001da8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2103      	movs	r1, #3
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff f8db 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10a      	bne.n	8002be6 <HAL_ADC_ConfigChannel+0x3ce>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2103      	movs	r1, #3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff f8d0 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	0e9b      	lsrs	r3, r3, #26
 8002be0:	f003 021f 	and.w	r2, r3, #31
 8002be4:	e017      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x3fe>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2103      	movs	r1, #3
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff f8c5 	bl	8001d7c <LL_ADC_GetOffsetChannel>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bf8:	fa93 f3a3 	rbit	r3, r3
 8002bfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c00:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002c02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002c08:	2320      	movs	r3, #32
 8002c0a:	e003      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002c0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d105      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x416>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	0e9b      	lsrs	r3, r3, #26
 8002c28:	f003 031f 	and.w	r3, r3, #31
 8002c2c:	e011      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x43a>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c36:	fa93 f3a3 	rbit	r3, r3
 8002c3a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002c3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c3e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002c40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002c46:	2320      	movs	r3, #32
 8002c48:	e003      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002c4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c4c:	fab3 f383 	clz	r3, r3
 8002c50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d106      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2103      	movs	r1, #3
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff f8a2 	bl	8001da8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff f9e3 	bl	8002034 <LL_ADC_IsEnabled>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f040 813f 	bne.w	8002ef4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6819      	ldr	r1, [r3, #0]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	461a      	mov	r2, r3
 8002c84:	f7ff f93c 	bl	8001f00 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	4a8e      	ldr	r2, [pc, #568]	@ (8002ec8 <HAL_ADC_ConfigChannel+0x6b0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	f040 8130 	bne.w	8002ef4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10b      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x4a4>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	0e9b      	lsrs	r3, r3, #26
 8002caa:	3301      	adds	r3, #1
 8002cac:	f003 031f 	and.w	r3, r3, #31
 8002cb0:	2b09      	cmp	r3, #9
 8002cb2:	bf94      	ite	ls
 8002cb4:	2301      	movls	r3, #1
 8002cb6:	2300      	movhi	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	e019      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x4d8>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002cca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002cd4:	2320      	movs	r3, #32
 8002cd6:	e003      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002cd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f003 031f 	and.w	r3, r3, #31
 8002ce6:	2b09      	cmp	r3, #9
 8002ce8:	bf94      	ite	ls
 8002cea:	2301      	movls	r3, #1
 8002cec:	2300      	movhi	r3, #0
 8002cee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d079      	beq.n	8002de8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d107      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x4f8>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	0e9b      	lsrs	r3, r3, #26
 8002d06:	3301      	adds	r3, #1
 8002d08:	069b      	lsls	r3, r3, #26
 8002d0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d0e:	e015      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x524>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d18:	fa93 f3a3 	rbit	r3, r3
 8002d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d20:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002d22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002d28:	2320      	movs	r3, #32
 8002d2a:	e003      	b.n	8002d34 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d2e:	fab3 f383 	clz	r3, r3
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	069b      	lsls	r3, r3, #26
 8002d38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d109      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x544>
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0e9b      	lsrs	r3, r3, #26
 8002d4e:	3301      	adds	r3, #1
 8002d50:	f003 031f 	and.w	r3, r3, #31
 8002d54:	2101      	movs	r1, #1
 8002d56:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5a:	e017      	b.n	8002d8c <HAL_ADC_ConfigChannel+0x574>
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d64:	fa93 f3a3 	rbit	r3, r3
 8002d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d6c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002d6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002d74:	2320      	movs	r3, #32
 8002d76:	e003      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d7a:	fab3 f383 	clz	r3, r3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	3301      	adds	r3, #1
 8002d82:	f003 031f 	and.w	r3, r3, #31
 8002d86:	2101      	movs	r1, #1
 8002d88:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8c:	ea42 0103 	orr.w	r1, r2, r3
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10a      	bne.n	8002db2 <HAL_ADC_ConfigChannel+0x59a>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0e9b      	lsrs	r3, r3, #26
 8002da2:	3301      	adds	r3, #1
 8002da4:	f003 021f 	and.w	r2, r3, #31
 8002da8:	4613      	mov	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	4413      	add	r3, r2
 8002dae:	051b      	lsls	r3, r3, #20
 8002db0:	e018      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x5cc>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dba:	fa93 f3a3 	rbit	r3, r3
 8002dbe:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002dca:	2320      	movs	r3, #32
 8002dcc:	e003      	b.n	8002dd6 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dd0:	fab3 f383 	clz	r3, r3
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	f003 021f 	and.w	r2, r3, #31
 8002ddc:	4613      	mov	r3, r2
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	4413      	add	r3, r2
 8002de2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002de4:	430b      	orrs	r3, r1
 8002de6:	e080      	b.n	8002eea <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d107      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x5ec>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	0e9b      	lsrs	r3, r3, #26
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	069b      	lsls	r3, r3, #26
 8002dfe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e02:	e015      	b.n	8002e30 <HAL_ADC_ConfigChannel+0x618>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0c:	fa93 f3a3 	rbit	r3, r3
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002e1c:	2320      	movs	r3, #32
 8002e1e:	e003      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e22:	fab3 f383 	clz	r3, r3
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	3301      	adds	r3, #1
 8002e2a:	069b      	lsls	r3, r3, #26
 8002e2c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d109      	bne.n	8002e50 <HAL_ADC_ConfigChannel+0x638>
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	0e9b      	lsrs	r3, r3, #26
 8002e42:	3301      	adds	r3, #1
 8002e44:	f003 031f 	and.w	r3, r3, #31
 8002e48:	2101      	movs	r1, #1
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	e017      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x668>
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	fa93 f3a3 	rbit	r3, r3
 8002e5c:	61bb      	str	r3, [r7, #24]
  return result;
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002e68:	2320      	movs	r3, #32
 8002e6a:	e003      	b.n	8002e74 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	fab3 f383 	clz	r3, r3
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	3301      	adds	r3, #1
 8002e76:	f003 031f 	and.w	r3, r3, #31
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e80:	ea42 0103 	orr.w	r1, r2, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10d      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x694>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	0e9b      	lsrs	r3, r3, #26
 8002e96:	3301      	adds	r3, #1
 8002e98:	f003 021f 	and.w	r2, r3, #31
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	4413      	add	r3, r2
 8002ea2:	3b1e      	subs	r3, #30
 8002ea4:	051b      	lsls	r3, r3, #20
 8002ea6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002eaa:	e01d      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x6d0>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	fa93 f3a3 	rbit	r3, r3
 8002eb8:	60fb      	str	r3, [r7, #12]
  return result;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d103      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002ec4:	2320      	movs	r3, #32
 8002ec6:	e005      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x6bc>
 8002ec8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	fab3 f383 	clz	r3, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	f003 021f 	and.w	r2, r3, #31
 8002eda:	4613      	mov	r3, r2
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	4413      	add	r3, r2
 8002ee0:	3b1e      	subs	r3, #30
 8002ee2:	051b      	lsls	r3, r3, #20
 8002ee4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ee8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f7fe ffda 	bl	8001ea8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d06c      	beq.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f00:	483c      	ldr	r0, [pc, #240]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f02:	f7fe ff09 	bl	8001d18 <LL_ADC_GetCommonPathInternalCh>
 8002f06:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7e0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d127      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d121      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a35      	ldr	r2, [pc, #212]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7e4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d157      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f32:	4619      	mov	r1, r3
 8002f34:	482f      	ldr	r0, [pc, #188]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f36:	f7fe fedc 	bl	8001cf2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f3a:	4b31      	ldr	r3, [pc, #196]	@ (8003000 <HAL_ADC_ConfigChannel+0x7e8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	099b      	lsrs	r3, r3, #6
 8002f40:	4a30      	ldr	r2, [pc, #192]	@ (8003004 <HAL_ADC_ConfigChannel+0x7ec>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	099b      	lsrs	r3, r3, #6
 8002f48:	1c5a      	adds	r2, r3, #1
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f54:	e002      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f9      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f62:	e03a      	b.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a27      	ldr	r2, [pc, #156]	@ (8003008 <HAL_ADC_ConfigChannel+0x7f0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d113      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10d      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7e4>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d12a      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	4819      	ldr	r0, [pc, #100]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f90:	f7fe feaf 	bl	8001cf2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f94:	e021      	b.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800300c <HAL_ADC_ConfigChannel+0x7f4>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d11c      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002fa0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fa4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d116      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a12      	ldr	r2, [pc, #72]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7e4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d111      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	480c      	ldr	r0, [pc, #48]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002fc2:	f7fe fe96 	bl	8001cf2 <LL_ADC_SetCommonPathInternalCh>
 8002fc6:	e008      	b.n	8002fda <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fcc:	f043 0220 	orr.w	r2, r3, #32
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002fe2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	37d8      	adds	r7, #216	@ 0xd8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	80080000 	.word	0x80080000
 8002ff4:	50040300 	.word	0x50040300
 8002ff8:	c7520000 	.word	0xc7520000
 8002ffc:	50040000 	.word	0x50040000
 8003000:	20000000 	.word	0x20000000
 8003004:	053e2d63 	.word	0x053e2d63
 8003008:	cb840000 	.word	0xcb840000
 800300c:	80000001 	.word	0x80000001

08003010 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003018:	2300      	movs	r3, #0
 800301a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff f807 	bl	8002034 <LL_ADC_IsEnabled>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d169      	bne.n	8003100 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	4b36      	ldr	r3, [pc, #216]	@ (800310c <ADC_Enable+0xfc>)
 8003034:	4013      	ands	r3, r2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00d      	beq.n	8003056 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303e:	f043 0210 	orr.w	r2, r3, #16
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304a:	f043 0201 	orr.w	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e055      	b.n	8003102 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	f7fe ffc2 	bl	8001fe4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003060:	482b      	ldr	r0, [pc, #172]	@ (8003110 <ADC_Enable+0x100>)
 8003062:	f7fe fe59 	bl	8001d18 <LL_ADC_GetCommonPathInternalCh>
 8003066:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800306c:	2b00      	cmp	r3, #0
 800306e:	d013      	beq.n	8003098 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003070:	4b28      	ldr	r3, [pc, #160]	@ (8003114 <ADC_Enable+0x104>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	099b      	lsrs	r3, r3, #6
 8003076:	4a28      	ldr	r2, [pc, #160]	@ (8003118 <ADC_Enable+0x108>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	099b      	lsrs	r3, r3, #6
 800307e:	1c5a      	adds	r2, r3, #1
 8003080:	4613      	mov	r3, r2
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800308a:	e002      	b.n	8003092 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	3b01      	subs	r3, #1
 8003090:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f9      	bne.n	800308c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003098:	f7fe fde8 	bl	8001c6c <HAL_GetTick>
 800309c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800309e:	e028      	b.n	80030f2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fe ffc5 	bl	8002034 <LL_ADC_IsEnabled>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d104      	bne.n	80030ba <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fe ff95 	bl	8001fe4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030ba:	f7fe fdd7 	bl	8001c6c <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d914      	bls.n	80030f2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d00d      	beq.n	80030f2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030da:	f043 0210 	orr.w	r2, r3, #16
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e6:	f043 0201 	orr.w	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e007      	b.n	8003102 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d1cf      	bne.n	80030a0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	8000003f 	.word	0x8000003f
 8003110:	50040300 	.word	0x50040300
 8003114:	20000000 	.word	0x20000000
 8003118:	053e2d63 	.word	0x053e2d63

0800311c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4618      	mov	r0, r3
 800312a:	f7fe ff96 	bl	800205a <LL_ADC_IsDisableOngoing>
 800312e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7fe ff7d 	bl	8002034 <LL_ADC_IsEnabled>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d047      	beq.n	80031d0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d144      	bne.n	80031d0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 030d 	and.w	r3, r3, #13
 8003150:	2b01      	cmp	r3, #1
 8003152:	d10c      	bne.n	800316e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f7fe ff57 	bl	800200c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2203      	movs	r2, #3
 8003164:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003166:	f7fe fd81 	bl	8001c6c <HAL_GetTick>
 800316a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800316c:	e029      	b.n	80031c2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003172:	f043 0210 	orr.w	r2, r3, #16
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317e:	f043 0201 	orr.w	r2, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e023      	b.n	80031d2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800318a:	f7fe fd6f 	bl	8001c6c <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d914      	bls.n	80031c2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00d      	beq.n	80031c2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031aa:	f043 0210 	orr.w	r2, r3, #16
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b6:	f043 0201 	orr.w	r2, r3, #1
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e007      	b.n	80031d2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1dc      	bne.n	800318a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b084      	sub	sp, #16
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d14b      	bne.n	800328c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0308 	and.w	r3, r3, #8
 800320a:	2b00      	cmp	r3, #0
 800320c:	d021      	beq.n	8003252 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe fdf6 	bl	8001e04 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d032      	beq.n	8003284 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d12b      	bne.n	8003284 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d11f      	bne.n	8003284 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	f043 0201 	orr.w	r2, r3, #1
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003250:	e018      	b.n	8003284 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d111      	bne.n	8003284 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003264:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003270:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d105      	bne.n	8003284 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327c:	f043 0201 	orr.w	r2, r3, #1
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f7fd ff71 	bl	800116c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800328a:	e00e      	b.n	80032aa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003290:	f003 0310 	and.w	r3, r3, #16
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f7ff fab3 	bl	8002804 <HAL_ADC_ErrorCallback>
}
 800329e:	e004      	b.n	80032aa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	4798      	blx	r3
}
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032be:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7fe f82d 	bl	8001320 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032c6:	bf00      	nop
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032da:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ec:	f043 0204 	orr.w	r2, r3, #4
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f7ff fa85 	bl	8002804 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032fa:	bf00      	nop
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <LL_ADC_StartCalibration>:
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
 800330a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003314:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800331e:	4313      	orrs	r3, r2
 8003320:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	609a      	str	r2, [r3, #8]
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <LL_ADC_IsCalibrationOnGoing>:
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003344:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003348:	d101      	bne.n	800334e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003366:	2300      	movs	r3, #0
 8003368:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_ADCEx_Calibration_Start+0x1c>
 8003374:	2302      	movs	r3, #2
 8003376:	e04d      	b.n	8003414 <HAL_ADCEx_Calibration_Start+0xb8>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff fecb 	bl	800311c <ADC_Disable>
 8003386:	4603      	mov	r3, r0
 8003388:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800338a:	7bfb      	ldrb	r3, [r7, #15]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d136      	bne.n	80033fe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003394:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003398:	f023 0302 	bic.w	r3, r3, #2
 800339c:	f043 0202 	orr.w	r2, r3, #2
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6839      	ldr	r1, [r7, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff ffa9 	bl	8003302 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80033b0:	e014      	b.n	80033dc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	3301      	adds	r3, #1
 80033b6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80033be:	d30d      	bcc.n	80033dc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c4:	f023 0312 	bic.w	r3, r3, #18
 80033c8:	f043 0210 	orr.w	r2, r3, #16
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e01b      	b.n	8003414 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff ffa7 	bl	8003334 <LL_ADC_IsCalibrationOnGoing>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1e2      	bne.n	80033b2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f0:	f023 0303 	bic.w	r3, r3, #3
 80033f4:	f043 0201 	orr.w	r2, r3, #1
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80033fc:	e005      	b.n	800340a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003402:	f043 0210 	orr.w	r2, r3, #16
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003412:	7bfb      	ldrb	r3, [r7, #15]
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003490:	4b0c      	ldr	r3, [pc, #48]	@ (80034c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800349c:	4013      	ands	r3, r2
 800349e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034b2:	4a04      	ldr	r2, [pc, #16]	@ (80034c4 <__NVIC_SetPriorityGrouping+0x44>)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	60d3      	str	r3, [r2, #12]
}
 80034b8:	bf00      	nop
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	e000ed00 	.word	0xe000ed00

080034c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034cc:	4b04      	ldr	r3, [pc, #16]	@ (80034e0 <__NVIC_GetPriorityGrouping+0x18>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	0a1b      	lsrs	r3, r3, #8
 80034d2:	f003 0307 	and.w	r3, r3, #7
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr
 80034e0:	e000ed00 	.word	0xe000ed00

080034e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	4603      	mov	r3, r0
 80034ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	db0b      	blt.n	800350e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	f003 021f 	and.w	r2, r3, #31
 80034fc:	4907      	ldr	r1, [pc, #28]	@ (800351c <__NVIC_EnableIRQ+0x38>)
 80034fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003502:	095b      	lsrs	r3, r3, #5
 8003504:	2001      	movs	r0, #1
 8003506:	fa00 f202 	lsl.w	r2, r0, r2
 800350a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	e000e100 	.word	0xe000e100

08003520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	6039      	str	r1, [r7, #0]
 800352a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003530:	2b00      	cmp	r3, #0
 8003532:	db0a      	blt.n	800354a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	b2da      	uxtb	r2, r3
 8003538:	490c      	ldr	r1, [pc, #48]	@ (800356c <__NVIC_SetPriority+0x4c>)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	0112      	lsls	r2, r2, #4
 8003540:	b2d2      	uxtb	r2, r2
 8003542:	440b      	add	r3, r1
 8003544:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003548:	e00a      	b.n	8003560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	b2da      	uxtb	r2, r3
 800354e:	4908      	ldr	r1, [pc, #32]	@ (8003570 <__NVIC_SetPriority+0x50>)
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	f003 030f 	and.w	r3, r3, #15
 8003556:	3b04      	subs	r3, #4
 8003558:	0112      	lsls	r2, r2, #4
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	440b      	add	r3, r1
 800355e:	761a      	strb	r2, [r3, #24]
}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	e000e100 	.word	0xe000e100
 8003570:	e000ed00 	.word	0xe000ed00

08003574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003574:	b480      	push	{r7}
 8003576:	b089      	sub	sp, #36	@ 0x24
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	f1c3 0307 	rsb	r3, r3, #7
 800358e:	2b04      	cmp	r3, #4
 8003590:	bf28      	it	cs
 8003592:	2304      	movcs	r3, #4
 8003594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3304      	adds	r3, #4
 800359a:	2b06      	cmp	r3, #6
 800359c:	d902      	bls.n	80035a4 <NVIC_EncodePriority+0x30>
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	3b03      	subs	r3, #3
 80035a2:	e000      	b.n	80035a6 <NVIC_EncodePriority+0x32>
 80035a4:	2300      	movs	r3, #0
 80035a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43da      	mvns	r2, r3
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	401a      	ands	r2, r3
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	fa01 f303 	lsl.w	r3, r1, r3
 80035c6:	43d9      	mvns	r1, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035cc:	4313      	orrs	r3, r2
         );
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3724      	adds	r7, #36	@ 0x24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
	...

080035dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035ec:	d301      	bcc.n	80035f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035ee:	2301      	movs	r3, #1
 80035f0:	e00f      	b.n	8003612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f2:	4a0a      	ldr	r2, [pc, #40]	@ (800361c <SysTick_Config+0x40>)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3b01      	subs	r3, #1
 80035f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fa:	210f      	movs	r1, #15
 80035fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003600:	f7ff ff8e 	bl	8003520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003604:	4b05      	ldr	r3, [pc, #20]	@ (800361c <SysTick_Config+0x40>)
 8003606:	2200      	movs	r2, #0
 8003608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360a:	4b04      	ldr	r3, [pc, #16]	@ (800361c <SysTick_Config+0x40>)
 800360c:	2207      	movs	r2, #7
 800360e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	e000e010 	.word	0xe000e010

08003620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7ff ff29 	bl	8003480 <__NVIC_SetPriorityGrouping>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b086      	sub	sp, #24
 800363a:	af00      	add	r7, sp, #0
 800363c:	4603      	mov	r3, r0
 800363e:	60b9      	str	r1, [r7, #8]
 8003640:	607a      	str	r2, [r7, #4]
 8003642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003648:	f7ff ff3e 	bl	80034c8 <__NVIC_GetPriorityGrouping>
 800364c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	6978      	ldr	r0, [r7, #20]
 8003654:	f7ff ff8e 	bl	8003574 <NVIC_EncodePriority>
 8003658:	4602      	mov	r2, r0
 800365a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff ff5d 	bl	8003520 <__NVIC_SetPriority>
}
 8003666:	bf00      	nop
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff ff31 	bl	80034e4 <__NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff ffa2 	bl	80035dc <SysTick_Config>
 8003698:	4603      	mov	r3, r0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e08d      	b.n	80037d2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	461a      	mov	r2, r3
 80036bc:	4b47      	ldr	r3, [pc, #284]	@ (80037dc <HAL_DMA_Init+0x138>)
 80036be:	429a      	cmp	r2, r3
 80036c0:	d80f      	bhi.n	80036e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	4b45      	ldr	r3, [pc, #276]	@ (80037e0 <HAL_DMA_Init+0x13c>)
 80036ca:	4413      	add	r3, r2
 80036cc:	4a45      	ldr	r2, [pc, #276]	@ (80037e4 <HAL_DMA_Init+0x140>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	009a      	lsls	r2, r3, #2
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a42      	ldr	r2, [pc, #264]	@ (80037e8 <HAL_DMA_Init+0x144>)
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40
 80036e0:	e00e      	b.n	8003700 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	4b40      	ldr	r3, [pc, #256]	@ (80037ec <HAL_DMA_Init+0x148>)
 80036ea:	4413      	add	r3, r2
 80036ec:	4a3d      	ldr	r2, [pc, #244]	@ (80037e4 <HAL_DMA_Init+0x140>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	091b      	lsrs	r3, r3, #4
 80036f4:	009a      	lsls	r2, r3, #2
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a3c      	ldr	r2, [pc, #240]	@ (80037f0 <HAL_DMA_Init+0x14c>)
 80036fe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2202      	movs	r2, #2
 8003704:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003716:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800371a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003724:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003730:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800373c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4313      	orrs	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 faba 	bl	8003ccc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003760:	d102      	bne.n	8003768 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800377c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d010      	beq.n	80037a8 <HAL_DMA_Init+0x104>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b04      	cmp	r3, #4
 800378c:	d80c      	bhi.n	80037a8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 fada 	bl	8003d48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80037a4:	605a      	str	r2, [r3, #4]
 80037a6:	e008      	b.n	80037ba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40020407 	.word	0x40020407
 80037e0:	bffdfff8 	.word	0xbffdfff8
 80037e4:	cccccccd 	.word	0xcccccccd
 80037e8:	40020000 	.word	0x40020000
 80037ec:	bffdfbf8 	.word	0xbffdfbf8
 80037f0:	40020400 	.word	0x40020400

080037f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
 8003800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_DMA_Start_IT+0x20>
 8003810:	2302      	movs	r3, #2
 8003812:	e066      	b.n	80038e2 <HAL_DMA_Start_IT+0xee>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b01      	cmp	r3, #1
 8003826:	d155      	bne.n	80038d4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2202      	movs	r2, #2
 800382c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0201 	bic.w	r2, r2, #1
 8003844:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	68b9      	ldr	r1, [r7, #8]
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f9ff 	bl	8003c50 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003856:	2b00      	cmp	r3, #0
 8003858:	d008      	beq.n	800386c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f042 020e 	orr.w	r2, r2, #14
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	e00f      	b.n	800388c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0204 	bic.w	r2, r2, #4
 800387a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 020a 	orr.w	r2, r2, #10
 800388a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d007      	beq.n	80038aa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038a8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d007      	beq.n	80038c2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038c0:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f042 0201 	orr.w	r2, r2, #1
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	e005      	b.n	80038e0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80038dc:	2302      	movs	r3, #2
 80038de:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80038e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b085      	sub	sp, #20
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d008      	beq.n	8003914 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2204      	movs	r2, #4
 8003906:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e040      	b.n	8003996 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 020e 	bic.w	r2, r2, #14
 8003922:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003932:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0201 	bic.w	r2, r2, #1
 8003942:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003948:	f003 021c 	and.w	r2, r3, #28
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	2101      	movs	r1, #1
 8003952:	fa01 f202 	lsl.w	r2, r1, r2
 8003956:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003960:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00c      	beq.n	8003984 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003974:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003978:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003982:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003994:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003996:	4618      	mov	r0, r3
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr

080039a2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039aa:	2300      	movs	r3, #0
 80039ac:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d005      	beq.n	80039c6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2204      	movs	r2, #4
 80039be:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
 80039c4:	e047      	b.n	8003a56 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 020e 	bic.w	r2, r2, #14
 80039d4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0201 	bic.w	r2, r2, #1
 80039e4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	f003 021c 	and.w	r2, r3, #28
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	2101      	movs	r1, #1
 8003a04:	fa01 f202 	lsl.w	r2, r1, r2
 8003a08:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a12:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00c      	beq.n	8003a36 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a2a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a34:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	4798      	blx	r3
    }
  }
  return status;
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7c:	f003 031c 	and.w	r3, r3, #28
 8003a80:	2204      	movs	r2, #4
 8003a82:	409a      	lsls	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	4013      	ands	r3, r2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d026      	beq.n	8003ada <HAL_DMA_IRQHandler+0x7a>
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	f003 0304 	and.w	r3, r3, #4
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d021      	beq.n	8003ada <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0320 	and.w	r3, r3, #32
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d107      	bne.n	8003ab4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0204 	bic.w	r2, r2, #4
 8003ab2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab8:	f003 021c 	and.w	r2, r3, #28
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	2104      	movs	r1, #4
 8003ac2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d071      	beq.n	8003bb4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003ad8:	e06c      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ade:	f003 031c 	and.w	r3, r3, #28
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	409a      	lsls	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d02e      	beq.n	8003b4c <HAL_DMA_IRQHandler+0xec>
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d029      	beq.n	8003b4c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0320 	and.w	r3, r3, #32
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10b      	bne.n	8003b1e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 020a 	bic.w	r2, r2, #10
 8003b14:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b22:	f003 021c 	and.w	r2, r3, #28
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	2102      	movs	r1, #2
 8003b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b30:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d038      	beq.n	8003bb4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b4a:	e033      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b50:	f003 031c 	and.w	r3, r3, #28
 8003b54:	2208      	movs	r2, #8
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d02a      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0x156>
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d025      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 020e 	bic.w	r2, r2, #14
 8003b78:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	f003 021c 	and.w	r2, r3, #28
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b86:	2101      	movs	r1, #1
 8003b88:	fa01 f202 	lsl.w	r2, r1, r2
 8003b8c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2201      	movs	r2, #1
 8003b92:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d004      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003bb4:	bf00      	nop
 8003bb6:	bf00      	nop
}
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
	...

08003bc0 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b087      	sub	sp, #28
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	460b      	mov	r3, r1
 8003bca:	607a      	str	r2, [r7, #4]
 8003bcc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d101      	bne.n	8003be0 <HAL_DMA_RegisterCallback+0x20>
 8003bdc:	2302      	movs	r3, #2
 8003bde:	e031      	b.n	8003c44 <HAL_DMA_RegisterCallback+0x84>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d120      	bne.n	8003c36 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8003bf4:	7afb      	ldrb	r3, [r7, #11]
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d81a      	bhi.n	8003c30 <HAL_DMA_RegisterCallback+0x70>
 8003bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003c00 <HAL_DMA_RegisterCallback+0x40>)
 8003bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c00:	08003c11 	.word	0x08003c11
 8003c04:	08003c19 	.word	0x08003c19
 8003c08:	08003c21 	.word	0x08003c21
 8003c0c:	08003c29 	.word	0x08003c29
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8003c16:	e010      	b.n	8003c3a <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8003c1e:	e00c      	b.n	8003c3a <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8003c26:	e008      	b.n	8003c3a <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8003c2e:	e004      	b.n	8003c3a <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	75fb      	strb	r3, [r7, #23]
        break;
 8003c34:	e001      	b.n	8003c3a <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	371c      	adds	r7, #28
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c66:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d004      	beq.n	8003c7a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c78:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7e:	f003 021c 	and.w	r2, r3, #28
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	2101      	movs	r1, #1
 8003c88:	fa01 f202 	lsl.w	r2, r1, r2
 8003c8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d108      	bne.n	8003cb0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003cae:	e007      	b.n	8003cc0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	60da      	str	r2, [r3, #12]
}
 8003cc0:	bf00      	nop
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	4b17      	ldr	r3, [pc, #92]	@ (8003d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d80a      	bhi.n	8003cf6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce4:	089b      	lsrs	r3, r3, #2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003cec:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	6493      	str	r3, [r2, #72]	@ 0x48
 8003cf4:	e007      	b.n	8003d06 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfa:	089b      	lsrs	r3, r3, #2
 8003cfc:	009a      	lsls	r2, r3, #2
 8003cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8003d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003d00:	4413      	add	r3, r2
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	3b08      	subs	r3, #8
 8003d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8003d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	091b      	lsrs	r3, r3, #4
 8003d16:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003d1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f003 031f 	and.w	r3, r3, #31
 8003d24:	2201      	movs	r2, #1
 8003d26:	409a      	lsls	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	40020407 	.word	0x40020407
 8003d3c:	4002081c 	.word	0x4002081c
 8003d40:	cccccccd 	.word	0xcccccccd
 8003d44:	40020880 	.word	0x40020880

08003d48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	461a      	mov	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a08      	ldr	r2, [pc, #32]	@ (8003d8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003d6a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	f003 0303 	and.w	r3, r3, #3
 8003d74:	2201      	movs	r2, #1
 8003d76:	409a      	lsls	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003d7c:	bf00      	nop
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	1000823f 	.word	0x1000823f
 8003d8c:	40020940 	.word	0x40020940

08003d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b087      	sub	sp, #28
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d9e:	e166      	b.n	800406e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	2101      	movs	r1, #1
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dac:	4013      	ands	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f000 8158 	beq.w	8004068 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f003 0303 	and.w	r3, r3, #3
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d005      	beq.n	8003dd0 <HAL_GPIO_Init+0x40>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 0303 	and.w	r3, r3, #3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d130      	bne.n	8003e32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	2203      	movs	r2, #3
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	43db      	mvns	r3, r3
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4013      	ands	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	68da      	ldr	r2, [r3, #12]
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	693a      	ldr	r2, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e06:	2201      	movs	r2, #1
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	4013      	ands	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	091b      	lsrs	r3, r3, #4
 8003e1c:	f003 0201 	and.w	r2, r3, #1
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b03      	cmp	r3, #3
 8003e3c:	d017      	beq.n	8003e6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	2203      	movs	r2, #3
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	4013      	ands	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d123      	bne.n	8003ec2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	08da      	lsrs	r2, r3, #3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	3208      	adds	r2, #8
 8003e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	220f      	movs	r2, #15
 8003e92:	fa02 f303 	lsl.w	r3, r2, r3
 8003e96:	43db      	mvns	r3, r3
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	691a      	ldr	r2, [r3, #16]
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	08da      	lsrs	r2, r3, #3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3208      	adds	r2, #8
 8003ebc:	6939      	ldr	r1, [r7, #16]
 8003ebe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	2203      	movs	r2, #3
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f003 0203 	and.w	r2, r3, #3
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	005b      	lsls	r3, r3, #1
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 80b2 	beq.w	8004068 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f04:	4b61      	ldr	r3, [pc, #388]	@ (800408c <HAL_GPIO_Init+0x2fc>)
 8003f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f08:	4a60      	ldr	r2, [pc, #384]	@ (800408c <HAL_GPIO_Init+0x2fc>)
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f10:	4b5e      	ldr	r3, [pc, #376]	@ (800408c <HAL_GPIO_Init+0x2fc>)
 8003f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f1c:	4a5c      	ldr	r2, [pc, #368]	@ (8004090 <HAL_GPIO_Init+0x300>)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	089b      	lsrs	r3, r3, #2
 8003f22:	3302      	adds	r3, #2
 8003f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	220f      	movs	r2, #15
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	43db      	mvns	r3, r3
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f46:	d02b      	beq.n	8003fa0 <HAL_GPIO_Init+0x210>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a52      	ldr	r2, [pc, #328]	@ (8004094 <HAL_GPIO_Init+0x304>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d025      	beq.n	8003f9c <HAL_GPIO_Init+0x20c>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a51      	ldr	r2, [pc, #324]	@ (8004098 <HAL_GPIO_Init+0x308>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d01f      	beq.n	8003f98 <HAL_GPIO_Init+0x208>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a50      	ldr	r2, [pc, #320]	@ (800409c <HAL_GPIO_Init+0x30c>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d019      	beq.n	8003f94 <HAL_GPIO_Init+0x204>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a4f      	ldr	r2, [pc, #316]	@ (80040a0 <HAL_GPIO_Init+0x310>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d013      	beq.n	8003f90 <HAL_GPIO_Init+0x200>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a4e      	ldr	r2, [pc, #312]	@ (80040a4 <HAL_GPIO_Init+0x314>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d00d      	beq.n	8003f8c <HAL_GPIO_Init+0x1fc>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a4d      	ldr	r2, [pc, #308]	@ (80040a8 <HAL_GPIO_Init+0x318>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d007      	beq.n	8003f88 <HAL_GPIO_Init+0x1f8>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a4c      	ldr	r2, [pc, #304]	@ (80040ac <HAL_GPIO_Init+0x31c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d101      	bne.n	8003f84 <HAL_GPIO_Init+0x1f4>
 8003f80:	2307      	movs	r3, #7
 8003f82:	e00e      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f84:	2308      	movs	r3, #8
 8003f86:	e00c      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f88:	2306      	movs	r3, #6
 8003f8a:	e00a      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f8c:	2305      	movs	r3, #5
 8003f8e:	e008      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f90:	2304      	movs	r3, #4
 8003f92:	e006      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f94:	2303      	movs	r3, #3
 8003f96:	e004      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e002      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e000      	b.n	8003fa2 <HAL_GPIO_Init+0x212>
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	f002 0203 	and.w	r2, r2, #3
 8003fa8:	0092      	lsls	r2, r2, #2
 8003faa:	4093      	lsls	r3, r2
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fb2:	4937      	ldr	r1, [pc, #220]	@ (8004090 <HAL_GPIO_Init+0x300>)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	089b      	lsrs	r3, r3, #2
 8003fb8:	3302      	adds	r3, #2
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	43db      	mvns	r3, r3
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fe4:	4a32      	ldr	r2, [pc, #200]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003fea:	4b31      	ldr	r3, [pc, #196]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	43db      	mvns	r3, r3
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800400e:	4a28      	ldr	r2, [pc, #160]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004014:	4b26      	ldr	r3, [pc, #152]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	43db      	mvns	r3, r3
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	4013      	ands	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d003      	beq.n	8004038 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	4313      	orrs	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004038:	4a1d      	ldr	r2, [pc, #116]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800403e:	4b1c      	ldr	r3, [pc, #112]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	43db      	mvns	r3, r3
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004062:	4a13      	ldr	r2, [pc, #76]	@ (80040b0 <HAL_GPIO_Init+0x320>)
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	3301      	adds	r3, #1
 800406c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	fa22 f303 	lsr.w	r3, r2, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	f47f ae91 	bne.w	8003da0 <HAL_GPIO_Init+0x10>
  }
}
 800407e:	bf00      	nop
 8004080:	bf00      	nop
 8004082:	371c      	adds	r7, #28
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr
 800408c:	40021000 	.word	0x40021000
 8004090:	40010000 	.word	0x40010000
 8004094:	48000400 	.word	0x48000400
 8004098:	48000800 	.word	0x48000800
 800409c:	48000c00 	.word	0x48000c00
 80040a0:	48001000 	.word	0x48001000
 80040a4:	48001400 	.word	0x48001400
 80040a8:	48001800 	.word	0x48001800
 80040ac:	48001c00 	.word	0x48001c00
 80040b0:	40010400 	.word	0x40010400

080040b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	460b      	mov	r3, r1
 80040be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691a      	ldr	r2, [r3, #16]
 80040c4:	887b      	ldrh	r3, [r7, #2]
 80040c6:	4013      	ands	r3, r2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040cc:	2301      	movs	r3, #1
 80040ce:	73fb      	strb	r3, [r7, #15]
 80040d0:	e001      	b.n	80040d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040d2:	2300      	movs	r3, #0
 80040d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3714      	adds	r7, #20
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	460b      	mov	r3, r1
 80040ee:	807b      	strh	r3, [r7, #2]
 80040f0:	4613      	mov	r3, r2
 80040f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040f4:	787b      	ldrb	r3, [r7, #1]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040fa:	887a      	ldrh	r2, [r7, #2]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004100:	e002      	b.n	8004108 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004102:	887a      	ldrh	r2, [r7, #2]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	460b      	mov	r3, r1
 800411e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	4013      	ands	r3, r2
 800412c:	041a      	lsls	r2, r3, #16
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	43d9      	mvns	r1, r3
 8004132:	887b      	ldrh	r3, [r7, #2]
 8004134:	400b      	ands	r3, r1
 8004136:	431a      	orrs	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	619a      	str	r2, [r3, #24]
}
 800413c:	bf00      	nop
 800413e:	3714      	adds	r7, #20
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004152:	4b08      	ldr	r3, [pc, #32]	@ (8004174 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004154:	695a      	ldr	r2, [r3, #20]
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	4013      	ands	r3, r2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d006      	beq.n	800416c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800415e:	4a05      	ldr	r2, [pc, #20]	@ (8004174 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004160:	88fb      	ldrh	r3, [r7, #6]
 8004162:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004164:	88fb      	ldrh	r3, [r7, #6]
 8004166:	4618      	mov	r0, r3
 8004168:	f7fc ff8e 	bl	8001088 <HAL_GPIO_EXTI_Callback>
  }
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40010400 	.word	0x40010400

08004178 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800417a:	b08f      	sub	sp, #60	@ 0x3c
 800417c:	af0a      	add	r7, sp, #40	@ 0x28
 800417e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e116      	b.n	80043b8 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d106      	bne.n	80041aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f009 f8ff 	bl	800d3a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2203      	movs	r2, #3
 80041ae:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f005 fd56 	bl	8009c7a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	603b      	str	r3, [r7, #0]
 80041d4:	687e      	ldr	r6, [r7, #4]
 80041d6:	466d      	mov	r5, sp
 80041d8:	f106 0410 	add.w	r4, r6, #16
 80041dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80041ec:	1d33      	adds	r3, r6, #4
 80041ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041f0:	6838      	ldr	r0, [r7, #0]
 80041f2:	f005 fc69 	bl	8009ac8 <USB_CoreInit>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d005      	beq.n	8004208 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2202      	movs	r2, #2
 8004200:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e0d7      	b.n	80043b8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2100      	movs	r1, #0
 800420e:	4618      	mov	r0, r3
 8004210:	f005 fd44 	bl	8009c9c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004214:	2300      	movs	r3, #0
 8004216:	73fb      	strb	r3, [r7, #15]
 8004218:	e04a      	b.n	80042b0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800421a:	7bfa      	ldrb	r2, [r7, #15]
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	4613      	mov	r3, r2
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	4413      	add	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	440b      	add	r3, r1
 8004228:	333d      	adds	r3, #61	@ 0x3d
 800422a:	2201      	movs	r2, #1
 800422c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800422e:	7bfa      	ldrb	r2, [r7, #15]
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	4613      	mov	r3, r2
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	4413      	add	r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	440b      	add	r3, r1
 800423c:	333c      	adds	r3, #60	@ 0x3c
 800423e:	7bfa      	ldrb	r2, [r7, #15]
 8004240:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004242:	7bfa      	ldrb	r2, [r7, #15]
 8004244:	7bfb      	ldrb	r3, [r7, #15]
 8004246:	b298      	uxth	r0, r3
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	3356      	adds	r3, #86	@ 0x56
 8004256:	4602      	mov	r2, r0
 8004258:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800425a:	7bfa      	ldrb	r2, [r7, #15]
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	4613      	mov	r3, r2
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	4413      	add	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	3340      	adds	r3, #64	@ 0x40
 800426a:	2200      	movs	r2, #0
 800426c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800426e:	7bfa      	ldrb	r2, [r7, #15]
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	4613      	mov	r3, r2
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	4413      	add	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	3344      	adds	r3, #68	@ 0x44
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004282:	7bfa      	ldrb	r2, [r7, #15]
 8004284:	6879      	ldr	r1, [r7, #4]
 8004286:	4613      	mov	r3, r2
 8004288:	00db      	lsls	r3, r3, #3
 800428a:	4413      	add	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	440b      	add	r3, r1
 8004290:	3348      	adds	r3, #72	@ 0x48
 8004292:	2200      	movs	r2, #0
 8004294:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004296:	7bfa      	ldrb	r2, [r7, #15]
 8004298:	6879      	ldr	r1, [r7, #4]
 800429a:	4613      	mov	r3, r2
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	4413      	add	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	440b      	add	r3, r1
 80042a4:	334c      	adds	r3, #76	@ 0x4c
 80042a6:	2200      	movs	r2, #0
 80042a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	3301      	adds	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
 80042b0:	7bfa      	ldrb	r2, [r7, #15]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d3af      	bcc.n	800421a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042ba:	2300      	movs	r3, #0
 80042bc:	73fb      	strb	r3, [r7, #15]
 80042be:	e044      	b.n	800434a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80042c0:	7bfa      	ldrb	r2, [r7, #15]
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	4613      	mov	r3, r2
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	4413      	add	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80042d2:	2200      	movs	r2, #0
 80042d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80042d6:	7bfa      	ldrb	r2, [r7, #15]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	4613      	mov	r3, r2
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	4413      	add	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80042e8:	7bfa      	ldrb	r2, [r7, #15]
 80042ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80042ec:	7bfa      	ldrb	r2, [r7, #15]
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80042fe:	2200      	movs	r2, #0
 8004300:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004302:	7bfa      	ldrb	r2, [r7, #15]
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	4613      	mov	r3, r2
 8004308:	00db      	lsls	r3, r3, #3
 800430a:	4413      	add	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004314:	2200      	movs	r2, #0
 8004316:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004318:	7bfa      	ldrb	r2, [r7, #15]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	4413      	add	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800432a:	2200      	movs	r2, #0
 800432c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800432e:	7bfa      	ldrb	r2, [r7, #15]
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	4613      	mov	r3, r2
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	4413      	add	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	3301      	adds	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
 800434a:	7bfa      	ldrb	r2, [r7, #15]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	429a      	cmp	r2, r3
 8004352:	d3b5      	bcc.n	80042c0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	603b      	str	r3, [r7, #0]
 800435a:	687e      	ldr	r6, [r7, #4]
 800435c:	466d      	mov	r5, sp
 800435e:	f106 0410 	add.w	r4, r6, #16
 8004362:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004364:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004368:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800436a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800436e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004372:	1d33      	adds	r3, r6, #4
 8004374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004376:	6838      	ldr	r0, [r7, #0]
 8004378:	f005 fcdc 	bl	8009d34 <USB_DevInit>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d005      	beq.n	800438e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2202      	movs	r2, #2
 8004386:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e014      	b.n	80043b8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d102      	bne.n	80043ac <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f001 f86a 	bl	8005480 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f006 fc8a 	bl	800acca <USB_DevDisconnect>

  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080043c0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_PCD_Start+0x1c>
 80043d8:	2302      	movs	r3, #2
 80043da:	e01c      	b.n	8004416 <HAL_PCD_Start+0x56>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d105      	bne.n	80043f8 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f005 fc2b 	bl	8009c58 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4618      	mov	r0, r3
 8004408:	f006 fc3e 	bl	800ac88 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800441e:	b590      	push	{r4, r7, lr}
 8004420:	b08d      	sub	sp, #52	@ 0x34
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f006 fcfc 	bl	800ae32 <USB_GetMode>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	f040 847e 	bne.w	8004d3e <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f006 fc60 	bl	800ad0c <USB_ReadInterrupts>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 8474 	beq.w	8004d3c <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	0a1b      	lsrs	r3, r3, #8
 800445e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4618      	mov	r0, r3
 800446e:	f006 fc4d 	bl	800ad0c <USB_ReadInterrupts>
 8004472:	4603      	mov	r3, r0
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b02      	cmp	r3, #2
 800447a:	d107      	bne.n	800448c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695a      	ldr	r2, [r3, #20]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f002 0202 	and.w	r2, r2, #2
 800448a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	f006 fc3b 	bl	800ad0c <USB_ReadInterrupts>
 8004496:	4603      	mov	r3, r0
 8004498:	f003 0310 	and.w	r3, r3, #16
 800449c:	2b10      	cmp	r3, #16
 800449e:	d161      	bne.n	8004564 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0210 	bic.w	r2, r2, #16
 80044ae:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80044b0:	6a3b      	ldr	r3, [r7, #32]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	f003 020f 	and.w	r2, r3, #15
 80044bc:	4613      	mov	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4413      	add	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	4413      	add	r3, r2
 80044cc:	3304      	adds	r3, #4
 80044ce:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	0c5b      	lsrs	r3, r3, #17
 80044d4:	f003 030f 	and.w	r3, r3, #15
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d124      	bne.n	8004526 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d035      	beq.n	8004554 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	091b      	lsrs	r3, r3, #4
 80044f0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80044f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	461a      	mov	r2, r3
 80044fa:	6a38      	ldr	r0, [r7, #32]
 80044fc:	f006 fa72 	bl	800a9e4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	091b      	lsrs	r3, r3, #4
 8004508:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800450c:	441a      	add	r2, r3
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	091b      	lsrs	r3, r3, #4
 800451a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800451e:	441a      	add	r2, r3
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	615a      	str	r2, [r3, #20]
 8004524:	e016      	b.n	8004554 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	0c5b      	lsrs	r3, r3, #17
 800452a:	f003 030f 	and.w	r3, r3, #15
 800452e:	2b06      	cmp	r3, #6
 8004530:	d110      	bne.n	8004554 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004538:	2208      	movs	r2, #8
 800453a:	4619      	mov	r1, r3
 800453c:	6a38      	ldr	r0, [r7, #32]
 800453e:	f006 fa51 	bl	800a9e4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800454e:	441a      	add	r2, r3
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699a      	ldr	r2, [r3, #24]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0210 	orr.w	r2, r2, #16
 8004562:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	f006 fbcf 	bl	800ad0c <USB_ReadInterrupts>
 800456e:	4603      	mov	r3, r0
 8004570:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004574:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004578:	f040 80a7 	bne.w	80046ca <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f006 fbd4 	bl	800ad32 <USB_ReadDevAllOutEpInterrupt>
 800458a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800458c:	e099      	b.n	80046c2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800458e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 808e 	beq.w	80046b6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a0:	b2d2      	uxtb	r2, r2
 80045a2:	4611      	mov	r1, r2
 80045a4:	4618      	mov	r0, r3
 80045a6:	f006 fbf8 	bl	800ad9a <USB_ReadDevOutEPInterrupt>
 80045aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00c      	beq.n	80045d0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80045b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b8:	015a      	lsls	r2, r3, #5
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	4413      	add	r3, r2
 80045be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045c2:	461a      	mov	r2, r3
 80045c4:	2301      	movs	r3, #1
 80045c6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80045c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 fe7e 	bl	80052cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00c      	beq.n	80045f4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	015a      	lsls	r2, r3, #5
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	4413      	add	r3, r2
 80045e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045e6:	461a      	mov	r2, r3
 80045e8:	2308      	movs	r3, #8
 80045ea:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80045ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 feba 	bl	8005368 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f003 0310 	and.w	r3, r3, #16
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d008      	beq.n	8004610 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	015a      	lsls	r2, r3, #5
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	4413      	add	r3, r2
 8004606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800460a:	461a      	mov	r2, r3
 800460c:	2310      	movs	r3, #16
 800460e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d030      	beq.n	800467c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800461a:	6a3b      	ldr	r3, [r7, #32]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004622:	2b80      	cmp	r3, #128	@ 0x80
 8004624:	d109      	bne.n	800463a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	69fa      	ldr	r2, [r7, #28]
 8004630:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004634:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004638:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800463a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800463c:	4613      	mov	r3, r2
 800463e:	00db      	lsls	r3, r3, #3
 8004640:	4413      	add	r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	4413      	add	r3, r2
 800464c:	3304      	adds	r3, #4
 800464e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	78db      	ldrb	r3, [r3, #3]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d108      	bne.n	800466a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	2200      	movs	r2, #0
 800465c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	b2db      	uxtb	r3, r3
 8004662:	4619      	mov	r1, r3
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f008 fff5 	bl	800d654 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	4413      	add	r3, r2
 8004672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004676:	461a      	mov	r2, r3
 8004678:	2302      	movs	r3, #2
 800467a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b00      	cmp	r3, #0
 8004684:	d008      	beq.n	8004698 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	015a      	lsls	r2, r3, #5
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	4413      	add	r3, r2
 800468e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004692:	461a      	mov	r2, r3
 8004694:	2320      	movs	r3, #32
 8004696:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d009      	beq.n	80046b6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	015a      	lsls	r2, r3, #5
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	4413      	add	r3, r2
 80046aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ae:	461a      	mov	r2, r3
 80046b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046b4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	3301      	adds	r3, #1
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80046bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046be:	085b      	lsrs	r3, r3, #1
 80046c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80046c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f47f af62 	bne.w	800458e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f006 fb1c 	bl	800ad0c <USB_ReadInterrupts>
 80046d4:	4603      	mov	r3, r0
 80046d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046de:	f040 80a4 	bne.w	800482a <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f006 fb3d 	bl	800ad66 <USB_ReadDevAllInEpInterrupt>
 80046ec:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80046ee:	2300      	movs	r3, #0
 80046f0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80046f2:	e096      	b.n	8004822 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80046f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 808b 	beq.w	8004816 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004706:	b2d2      	uxtb	r2, r2
 8004708:	4611      	mov	r1, r2
 800470a:	4618      	mov	r0, r3
 800470c:	f006 fb63 	bl	800add6 <USB_ReadDevInEPInterrupt>
 8004710:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b00      	cmp	r3, #0
 800471a:	d020      	beq.n	800475e <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	2201      	movs	r2, #1
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004730:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	43db      	mvns	r3, r3
 8004736:	69f9      	ldr	r1, [r7, #28]
 8004738:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800473c:	4013      	ands	r3, r2
 800473e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004742:	015a      	lsls	r2, r3, #5
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	4413      	add	r3, r2
 8004748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800474c:	461a      	mov	r2, r3
 800474e:	2301      	movs	r3, #1
 8004750:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	b2db      	uxtb	r3, r3
 8004756:	4619      	mov	r1, r3
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f008 fee6 	bl	800d52a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f003 0308 	and.w	r3, r3, #8
 8004764:	2b00      	cmp	r3, #0
 8004766:	d008      	beq.n	800477a <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	4413      	add	r3, r2
 8004770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004774:	461a      	mov	r2, r3
 8004776:	2308      	movs	r3, #8
 8004778:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	f003 0310 	and.w	r3, r3, #16
 8004780:	2b00      	cmp	r3, #0
 8004782:	d008      	beq.n	8004796 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	015a      	lsls	r2, r3, #5
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	4413      	add	r3, r2
 800478c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004790:	461a      	mov	r2, r3
 8004792:	2310      	movs	r3, #16
 8004794:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479c:	2b00      	cmp	r3, #0
 800479e:	d008      	beq.n	80047b2 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	015a      	lsls	r2, r3, #5
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	4413      	add	r3, r2
 80047a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047ac:	461a      	mov	r2, r3
 80047ae:	2340      	movs	r3, #64	@ 0x40
 80047b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d023      	beq.n	8004804 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80047bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047be:	6a38      	ldr	r0, [r7, #32]
 80047c0:	f005 fbfa 	bl	8009fb8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80047c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047c6:	4613      	mov	r3, r2
 80047c8:	00db      	lsls	r3, r3, #3
 80047ca:	4413      	add	r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	3338      	adds	r3, #56	@ 0x38
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	4413      	add	r3, r2
 80047d4:	3304      	adds	r3, #4
 80047d6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	78db      	ldrb	r3, [r3, #3]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d108      	bne.n	80047f2 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	2200      	movs	r2, #0
 80047e4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	4619      	mov	r1, r3
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f008 ff43 	bl	800d678 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80047f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f4:	015a      	lsls	r2, r3, #5
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	4413      	add	r3, r2
 80047fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fe:	461a      	mov	r2, r3
 8004800:	2302      	movs	r3, #2
 8004802:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800480e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 fcd2 	bl	80051ba <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	3301      	adds	r3, #1
 800481a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800481c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481e:	085b      	lsrs	r3, r3, #1
 8004820:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	2b00      	cmp	r3, #0
 8004826:	f47f af65 	bne.w	80046f4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f006 fa6c 	bl	800ad0c <USB_ReadInterrupts>
 8004834:	4603      	mov	r3, r0
 8004836:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800483a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800483e:	d122      	bne.n	8004886 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	69fa      	ldr	r2, [r7, #28]
 800484a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800484e:	f023 0301 	bic.w	r3, r3, #1
 8004852:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 800485a:	2b01      	cmp	r3, #1
 800485c:	d108      	bne.n	8004870 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004866:	2100      	movs	r1, #0
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f009 f977 	bl	800db5c <HAL_PCDEx_LPM_Callback>
 800486e:	e002      	b.n	8004876 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f008 fec7 	bl	800d604 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695a      	ldr	r2, [r3, #20]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004884:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f006 fa3e 	bl	800ad0c <USB_ReadInterrupts>
 8004890:	4603      	mov	r3, r0
 8004892:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004896:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800489a:	d112      	bne.n	80048c2 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d102      	bne.n	80048b2 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f008 fe83 	bl	800d5b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	695a      	ldr	r2, [r3, #20]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80048c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f006 fa20 	bl	800ad0c <USB_ReadInterrupts>
 80048cc:	4603      	mov	r3, r0
 80048ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048d6:	d121      	bne.n	800491c <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695a      	ldr	r2, [r3, #20]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80048e6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d111      	bne.n	8004916 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004900:	089b      	lsrs	r3, r3, #2
 8004902:	f003 020f 	and.w	r2, r3, #15
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800490c:	2101      	movs	r1, #1
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f009 f924 	bl	800db5c <HAL_PCDEx_LPM_Callback>
 8004914:	e002      	b.n	800491c <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f008 fe4e 	bl	800d5b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4618      	mov	r0, r3
 8004922:	f006 f9f3 	bl	800ad0c <USB_ReadInterrupts>
 8004926:	4603      	mov	r3, r0
 8004928:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800492c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004930:	f040 80b5 	bne.w	8004a9e <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	69fa      	ldr	r2, [r7, #28]
 800493e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004942:	f023 0301 	bic.w	r3, r3, #1
 8004946:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2110      	movs	r1, #16
 800494e:	4618      	mov	r0, r3
 8004950:	f005 fb32 	bl	8009fb8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004954:	2300      	movs	r3, #0
 8004956:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004958:	e046      	b.n	80049e8 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800495a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800495c:	015a      	lsls	r2, r3, #5
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	4413      	add	r3, r2
 8004962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004966:	461a      	mov	r2, r3
 8004968:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800496c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800496e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004970:	015a      	lsls	r2, r3, #5
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800497e:	0151      	lsls	r1, r2, #5
 8004980:	69fa      	ldr	r2, [r7, #28]
 8004982:	440a      	add	r2, r1
 8004984:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004988:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800498c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800498e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004990:	015a      	lsls	r2, r3, #5
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	4413      	add	r3, r2
 8004996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800499a:	461a      	mov	r2, r3
 800499c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80049a0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80049a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a4:	015a      	lsls	r2, r3, #5
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	4413      	add	r3, r2
 80049aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b2:	0151      	lsls	r1, r2, #5
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	440a      	add	r2, r1
 80049b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80049c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c4:	015a      	lsls	r2, r3, #5
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	4413      	add	r3, r2
 80049ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049d2:	0151      	lsls	r1, r2, #5
 80049d4:	69fa      	ldr	r2, [r7, #28]
 80049d6:	440a      	add	r2, r1
 80049d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80049e0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	3301      	adds	r3, #1
 80049e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d3b3      	bcc.n	800495a <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a00:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004a04:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d016      	beq.n	8004a3c <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a18:	69fa      	ldr	r2, [r7, #28]
 8004a1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a1e:	f043 030b 	orr.w	r3, r3, #11
 8004a22:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a2e:	69fa      	ldr	r2, [r7, #28]
 8004a30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a34:	f043 030b 	orr.w	r3, r3, #11
 8004a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a3a:	e015      	b.n	8004a68 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a4a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a4e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004a52:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	69fa      	ldr	r2, [r7, #28]
 8004a5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a62:	f043 030b 	orr.w	r3, r3, #11
 8004a66:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	69fa      	ldr	r2, [r7, #28]
 8004a72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a76:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004a7a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f006 fa03 	bl	800ae94 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	695a      	ldr	r2, [r3, #20]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f006 f932 	bl	800ad0c <USB_ReadInterrupts>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ab2:	d124      	bne.n	8004afe <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f006 f9c8 	bl	800ae4e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f005 faf5 	bl	800a0b2 <USB_GetDevSpeed>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	461a      	mov	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681c      	ldr	r4, [r3, #0]
 8004ad4:	f001 fbbc 	bl	8006250 <HAL_RCC_GetHCLKFreq>
 8004ad8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	4620      	mov	r0, r4
 8004ae4:	f005 f81c 	bl	8009b20 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f008 fd46 	bl	800d57a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695a      	ldr	r2, [r3, #20]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004afc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4618      	mov	r0, r3
 8004b04:	f006 f902 	bl	800ad0c <USB_ReadInterrupts>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	f003 0308 	and.w	r3, r3, #8
 8004b0e:	2b08      	cmp	r3, #8
 8004b10:	d10a      	bne.n	8004b28 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f008 fd23 	bl	800d55e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	695a      	ldr	r2, [r3, #20]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f002 0208 	and.w	r2, r2, #8
 8004b26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f006 f8ed 	bl	800ad0c <USB_ReadInterrupts>
 8004b32:	4603      	mov	r3, r0
 8004b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b38:	2b80      	cmp	r3, #128	@ 0x80
 8004b3a:	d122      	bne.n	8004b82 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b44:	6a3b      	ldr	r3, [r7, #32]
 8004b46:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b48:	2301      	movs	r3, #1
 8004b4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b4c:	e014      	b.n	8004b78 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004b4e:	6879      	ldr	r1, [r7, #4]
 8004b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b52:	4613      	mov	r3, r2
 8004b54:	00db      	lsls	r3, r3, #3
 8004b56:	4413      	add	r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	440b      	add	r3, r1
 8004b5c:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d105      	bne.n	8004b72 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 faf3 	bl	8005158 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	3301      	adds	r3, #1
 8004b76:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d3e5      	bcc.n	8004b4e <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f006 f8c0 	bl	800ad0c <USB_ReadInterrupts>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b96:	d13b      	bne.n	8004c10 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b98:	2301      	movs	r3, #1
 8004b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b9c:	e02b      	b.n	8004bf6 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	015a      	lsls	r2, r3, #5
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004bae:	6879      	ldr	r1, [r7, #4]
 8004bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	4413      	add	r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	440b      	add	r3, r1
 8004bbc:	3340      	adds	r3, #64	@ 0x40
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d115      	bne.n	8004bf0 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004bc4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	da12      	bge.n	8004bf0 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bce:	4613      	mov	r3, r2
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	4413      	add	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	333f      	adds	r3, #63	@ 0x3f
 8004bda:	2201      	movs	r2, #1
 8004bdc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	4619      	mov	r1, r3
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 fab4 	bl	8005158 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d3ce      	bcc.n	8004b9e <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695a      	ldr	r2, [r3, #20]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004c0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4618      	mov	r0, r3
 8004c16:	f006 f879 	bl	800ad0c <USB_ReadInterrupts>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c24:	d155      	bne.n	8004cd2 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c26:	2301      	movs	r3, #1
 8004c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c2a:	e045      	b.n	8004cb8 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2e:	015a      	lsls	r2, r3, #5
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	4413      	add	r3, r2
 8004c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c40:	4613      	mov	r3, r2
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d12e      	bne.n	8004cb2 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004c54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	da2b      	bge.n	8004cb2 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8004c66:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d121      	bne.n	8004cb2 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c72:	4613      	mov	r3, r2
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	4413      	add	r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	440b      	add	r3, r1
 8004c7c:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004c80:	2201      	movs	r2, #1
 8004c82:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004c84:	6a3b      	ldr	r3, [r7, #32]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
 8004c8e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004c90:	6a3b      	ldr	r3, [r7, #32]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10a      	bne.n	8004cb2 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	69fa      	ldr	r2, [r7, #28]
 8004ca6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004caa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004cae:	6053      	str	r3, [r2, #4]
            break;
 8004cb0:	e007      	b.n	8004cc2 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d3b4      	bcc.n	8004c2c <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	695a      	ldr	r2, [r3, #20]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004cd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f006 f818 	bl	800ad0c <USB_ReadInterrupts>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce6:	d10a      	bne.n	8004cfe <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f008 fcd7 	bl	800d69c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	695a      	ldr	r2, [r3, #20]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004cfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f006 f802 	bl	800ad0c <USB_ReadInterrupts>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d115      	bne.n	8004d3e <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	f003 0304 	and.w	r3, r3, #4
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d002      	beq.n	8004d2a <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f008 fcc7 	bl	800d6b8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6859      	ldr	r1, [r3, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	605a      	str	r2, [r3, #4]
 8004d3a:	e000      	b.n	8004d3e <HAL_PCD_IRQHandler+0x920>
      return;
 8004d3c:	bf00      	nop
    }
  }
}
 8004d3e:	3734      	adds	r7, #52	@ 0x34
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd90      	pop	{r4, r7, pc}

08004d44 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d101      	bne.n	8004d5e <HAL_PCD_SetAddress+0x1a>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	e013      	b.n	8004d86 <HAL_PCD_SetAddress+0x42>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	78fa      	ldrb	r2, [r7, #3]
 8004d6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	78fa      	ldrb	r2, [r7, #3]
 8004d74:	4611      	mov	r1, r2
 8004d76:	4618      	mov	r0, r3
 8004d78:	f005 ff60 	bl	800ac3c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b084      	sub	sp, #16
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	4608      	mov	r0, r1
 8004d98:	4611      	mov	r1, r2
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	70fb      	strb	r3, [r7, #3]
 8004da0:	460b      	mov	r3, r1
 8004da2:	803b      	strh	r3, [r7, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004dac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	da0f      	bge.n	8004dd4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004db4:	78fb      	ldrb	r3, [r7, #3]
 8004db6:	f003 020f 	and.w	r2, r3, #15
 8004dba:	4613      	mov	r3, r2
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	3338      	adds	r3, #56	@ 0x38
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	3304      	adds	r3, #4
 8004dca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	705a      	strb	r2, [r3, #1]
 8004dd2:	e00f      	b.n	8004df4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
 8004dd6:	f003 020f 	and.w	r2, r3, #15
 8004dda:	4613      	mov	r3, r2
 8004ddc:	00db      	lsls	r3, r3, #3
 8004dde:	4413      	add	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	4413      	add	r3, r2
 8004dea:	3304      	adds	r3, #4
 8004dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e00:	883a      	ldrh	r2, [r7, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	78ba      	ldrb	r2, [r7, #2]
 8004e0a:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	785b      	ldrb	r3, [r3, #1]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d004      	beq.n	8004e1e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	461a      	mov	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e1e:	78bb      	ldrb	r3, [r7, #2]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d102      	bne.n	8004e2a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_PCD_EP_Open+0xaa>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e00e      	b.n	8004e56 <HAL_PCD_EP_Open+0xc8>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68f9      	ldr	r1, [r7, #12]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f005 f952 	bl	800a0f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8004e54:	7afb      	ldrb	r3, [r7, #11]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b084      	sub	sp, #16
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	460b      	mov	r3, r1
 8004e68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	da0f      	bge.n	8004e92 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e72:	78fb      	ldrb	r3, [r7, #3]
 8004e74:	f003 020f 	and.w	r2, r3, #15
 8004e78:	4613      	mov	r3, r2
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	4413      	add	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	3338      	adds	r3, #56	@ 0x38
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	4413      	add	r3, r2
 8004e86:	3304      	adds	r3, #4
 8004e88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	705a      	strb	r2, [r3, #1]
 8004e90:	e00f      	b.n	8004eb2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e92:	78fb      	ldrb	r3, [r7, #3]
 8004e94:	f003 020f 	and.w	r2, r3, #15
 8004e98:	4613      	mov	r3, r2
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	4413      	add	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <HAL_PCD_EP_Close+0x6e>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	e00e      	b.n	8004eea <HAL_PCD_EP_Close+0x8c>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68f9      	ldr	r1, [r7, #12]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f005 f990 	bl	800a200 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b086      	sub	sp, #24
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	603b      	str	r3, [r7, #0]
 8004efe:	460b      	mov	r3, r1
 8004f00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f02:	7afb      	ldrb	r3, [r7, #11]
 8004f04:	f003 020f 	and.w	r2, r3, #15
 8004f08:	4613      	mov	r3, r2
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	4413      	add	r3, r2
 8004f18:	3304      	adds	r3, #4
 8004f1a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2200      	movs	r2, #0
 8004f32:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f34:	7afb      	ldrb	r3, [r7, #11]
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6979      	ldr	r1, [r7, #20]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f005 fa36 	bl	800a3b8 <USB_EPStartXfer>

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
 8004f5e:	460b      	mov	r3, r1
 8004f60:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004f62:	78fb      	ldrb	r3, [r7, #3]
 8004f64:	f003 020f 	and.w	r2, r3, #15
 8004f68:	6879      	ldr	r1, [r7, #4]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	00db      	lsls	r3, r3, #3
 8004f6e:	4413      	add	r3, r2
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	440b      	add	r3, r1
 8004f74:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004f78:	681b      	ldr	r3, [r3, #0]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b086      	sub	sp, #24
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	60f8      	str	r0, [r7, #12]
 8004f8e:	607a      	str	r2, [r7, #4]
 8004f90:	603b      	str	r3, [r7, #0]
 8004f92:	460b      	mov	r3, r1
 8004f94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f96:	7afb      	ldrb	r3, [r7, #11]
 8004f98:	f003 020f 	and.w	r2, r3, #15
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	4413      	add	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	3338      	adds	r3, #56	@ 0x38
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4413      	add	r3, r2
 8004faa:	3304      	adds	r3, #4
 8004fac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fc6:	7afb      	ldrb	r3, [r7, #11]
 8004fc8:	f003 030f 	and.w	r3, r3, #15
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6979      	ldr	r1, [r7, #20]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f005 f9ed 	bl	800a3b8 <USB_EPStartXfer>

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3718      	adds	r7, #24
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	f003 020f 	and.w	r2, r3, #15
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d901      	bls.n	8005006 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e04e      	b.n	80050a4 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005006:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800500a:	2b00      	cmp	r3, #0
 800500c:	da0f      	bge.n	800502e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800500e:	78fb      	ldrb	r3, [r7, #3]
 8005010:	f003 020f 	and.w	r2, r3, #15
 8005014:	4613      	mov	r3, r2
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	4413      	add	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	3338      	adds	r3, #56	@ 0x38
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	4413      	add	r3, r2
 8005022:	3304      	adds	r3, #4
 8005024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2201      	movs	r2, #1
 800502a:	705a      	strb	r2, [r3, #1]
 800502c:	e00d      	b.n	800504a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	4613      	mov	r3, r2
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	4413      	add	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	4413      	add	r3, r2
 8005040:	3304      	adds	r3, #4
 8005042:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005050:	78fb      	ldrb	r3, [r7, #3]
 8005052:	f003 030f 	and.w	r3, r3, #15
 8005056:	b2da      	uxtb	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005062:	2b01      	cmp	r3, #1
 8005064:	d101      	bne.n	800506a <HAL_PCD_EP_SetStall+0x82>
 8005066:	2302      	movs	r3, #2
 8005068:	e01c      	b.n	80050a4 <HAL_PCD_EP_SetStall+0xbc>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68f9      	ldr	r1, [r7, #12]
 8005078:	4618      	mov	r0, r3
 800507a:	f005 fd0b 	bl	800aa94 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800507e:	78fb      	ldrb	r3, [r7, #3]
 8005080:	f003 030f 	and.w	r3, r3, #15
 8005084:	2b00      	cmp	r3, #0
 8005086:	d108      	bne.n	800509a <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005092:	4619      	mov	r1, r3
 8005094:	4610      	mov	r0, r2
 8005096:	f005 fefd 	bl	800ae94 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80050b8:	78fb      	ldrb	r3, [r7, #3]
 80050ba:	f003 020f 	and.w	r2, r3, #15
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d901      	bls.n	80050ca <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e042      	b.n	8005150 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	da0f      	bge.n	80050f2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050d2:	78fb      	ldrb	r3, [r7, #3]
 80050d4:	f003 020f 	and.w	r2, r3, #15
 80050d8:	4613      	mov	r3, r2
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	4413      	add	r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	3338      	adds	r3, #56	@ 0x38
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	4413      	add	r3, r2
 80050e6:	3304      	adds	r3, #4
 80050e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2201      	movs	r2, #1
 80050ee:	705a      	strb	r2, [r3, #1]
 80050f0:	e00f      	b.n	8005112 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	f003 020f 	and.w	r2, r3, #15
 80050f8:	4613      	mov	r3, r2
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	4413      	add	r3, r2
 8005108:	3304      	adds	r3, #4
 800510a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005118:	78fb      	ldrb	r3, [r7, #3]
 800511a:	f003 030f 	and.w	r3, r3, #15
 800511e:	b2da      	uxtb	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800512a:	2b01      	cmp	r3, #1
 800512c:	d101      	bne.n	8005132 <HAL_PCD_EP_ClrStall+0x86>
 800512e:	2302      	movs	r3, #2
 8005130:	e00e      	b.n	8005150 <HAL_PCD_EP_ClrStall+0xa4>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68f9      	ldr	r1, [r7, #12]
 8005140:	4618      	mov	r0, r3
 8005142:	f005 fd15 	bl	800ab70 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	460b      	mov	r3, r1
 8005162:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005164:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005168:	2b00      	cmp	r3, #0
 800516a:	da0c      	bge.n	8005186 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800516c:	78fb      	ldrb	r3, [r7, #3]
 800516e:	f003 020f 	and.w	r2, r3, #15
 8005172:	4613      	mov	r3, r2
 8005174:	00db      	lsls	r3, r3, #3
 8005176:	4413      	add	r3, r2
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	3338      	adds	r3, #56	@ 0x38
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	4413      	add	r3, r2
 8005180:	3304      	adds	r3, #4
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	e00c      	b.n	80051a0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005186:	78fb      	ldrb	r3, [r7, #3]
 8005188:	f003 020f 	and.w	r2, r3, #15
 800518c:	4613      	mov	r3, r2
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	4413      	add	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	4413      	add	r3, r2
 800519c:	3304      	adds	r3, #4
 800519e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68f9      	ldr	r1, [r7, #12]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f005 fb38 	bl	800a81c <USB_EPStopXfer>
 80051ac:	4603      	mov	r3, r0
 80051ae:	72fb      	strb	r3, [r7, #11]

  return ret;
 80051b0:	7afb      	ldrb	r3, [r7, #11]
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b088      	sub	sp, #32
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	4613      	mov	r3, r2
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	4413      	add	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	3338      	adds	r3, #56	@ 0x38
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	3304      	adds	r3, #4
 80051e0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	695a      	ldr	r2, [r3, #20]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d901      	bls.n	80051f2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e067      	b.n	80052c2 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	691a      	ldr	r2, [r3, #16]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	69fa      	ldr	r2, [r7, #28]
 8005204:	429a      	cmp	r2, r3
 8005206:	d902      	bls.n	800520e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	3303      	adds	r3, #3
 8005212:	089b      	lsrs	r3, r3, #2
 8005214:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005216:	e026      	b.n	8005266 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	69fa      	ldr	r2, [r7, #28]
 800522a:	429a      	cmp	r2, r3
 800522c:	d902      	bls.n	8005234 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	3303      	adds	r3, #3
 8005238:	089b      	lsrs	r3, r3, #2
 800523a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	68d9      	ldr	r1, [r3, #12]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	b2da      	uxtb	r2, r3
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	b29b      	uxth	r3, r3
 8005248:	6978      	ldr	r0, [r7, #20]
 800524a:	f005 fb91 	bl	800a970 <USB_WritePacket>

    ep->xfer_buff  += len;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	68da      	ldr	r2, [r3, #12]
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	441a      	add	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	695a      	ldr	r2, [r3, #20]
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	441a      	add	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	015a      	lsls	r2, r3, #5
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	4413      	add	r3, r2
 800526e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	429a      	cmp	r2, r3
 800527a:	d809      	bhi.n	8005290 <PCD_WriteEmptyTxFifo+0xd6>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	695a      	ldr	r2, [r3, #20]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005284:	429a      	cmp	r2, r3
 8005286:	d203      	bcs.n	8005290 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1c3      	bne.n	8005218 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	429a      	cmp	r2, r3
 800529a:	d811      	bhi.n	80052c0 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	2201      	movs	r2, #1
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	43db      	mvns	r3, r3
 80052b6:	6939      	ldr	r1, [r7, #16]
 80052b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052bc:	4013      	ands	r3, r2
 80052be:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3720      	adds	r7, #32
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
	...

080052cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	333c      	adds	r3, #60	@ 0x3c
 80052e4:	3304      	adds	r3, #4
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	015a      	lsls	r2, r3, #5
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	4413      	add	r3, r2
 80052f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	4a19      	ldr	r2, [pc, #100]	@ (8005364 <PCD_EP_OutXfrComplete_int+0x98>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d124      	bne.n	800534c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00a      	beq.n	8005322 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	015a      	lsls	r2, r3, #5
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	4413      	add	r3, r2
 8005314:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005318:	461a      	mov	r2, r3
 800531a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800531e:	6093      	str	r3, [r2, #8]
 8005320:	e01a      	b.n	8005358 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f003 0320 	and.w	r3, r3, #32
 8005328:	2b00      	cmp	r3, #0
 800532a:	d008      	beq.n	800533e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	015a      	lsls	r2, r3, #5
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	4413      	add	r3, r2
 8005334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005338:	461a      	mov	r2, r3
 800533a:	2320      	movs	r3, #32
 800533c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	b2db      	uxtb	r3, r3
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f008 f8d5 	bl	800d4f4 <HAL_PCD_DataOutStageCallback>
 800534a:	e005      	b.n	8005358 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	4619      	mov	r1, r3
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f008 f8ce 	bl	800d4f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3718      	adds	r7, #24
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	4f54310a 	.word	0x4f54310a

08005368 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	333c      	adds	r3, #60	@ 0x3c
 8005380:	3304      	adds	r3, #4
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	015a      	lsls	r2, r3, #5
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	4413      	add	r3, r2
 800538e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	4a0c      	ldr	r2, [pc, #48]	@ (80053cc <PCD_EP_OutSetupPacket_int+0x64>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d90e      	bls.n	80053bc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d009      	beq.n	80053bc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b4:	461a      	mov	r2, r3
 80053b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f008 f887 	bl	800d4d0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3718      	adds	r7, #24
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	4f54300a 	.word	0x4f54300a

080053d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	70fb      	strb	r3, [r7, #3]
 80053dc:	4613      	mov	r3, r2
 80053de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80053e8:	78fb      	ldrb	r3, [r7, #3]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d107      	bne.n	80053fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80053ee:	883b      	ldrh	r3, [r7, #0]
 80053f0:	0419      	lsls	r1, r3, #16
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80053fc:	e028      	b.n	8005450 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005404:	0c1b      	lsrs	r3, r3, #16
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	4413      	add	r3, r2
 800540a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800540c:	2300      	movs	r3, #0
 800540e:	73fb      	strb	r3, [r7, #15]
 8005410:	e00d      	b.n	800542e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	7bfb      	ldrb	r3, [r7, #15]
 8005418:	3340      	adds	r3, #64	@ 0x40
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4413      	add	r3, r2
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	0c1b      	lsrs	r3, r3, #16
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	4413      	add	r3, r2
 8005426:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005428:	7bfb      	ldrb	r3, [r7, #15]
 800542a:	3301      	adds	r3, #1
 800542c:	73fb      	strb	r3, [r7, #15]
 800542e:	7bfa      	ldrb	r2, [r7, #15]
 8005430:	78fb      	ldrb	r3, [r7, #3]
 8005432:	3b01      	subs	r3, #1
 8005434:	429a      	cmp	r2, r3
 8005436:	d3ec      	bcc.n	8005412 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005438:	883b      	ldrh	r3, [r7, #0]
 800543a:	0418      	lsls	r0, r3, #16
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6819      	ldr	r1, [r3, #0]
 8005440:	78fb      	ldrb	r3, [r7, #3]
 8005442:	3b01      	subs	r3, #1
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	4302      	orrs	r2, r0
 8005448:	3340      	adds	r3, #64	@ 0x40
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	440b      	add	r3, r1
 800544e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
 8005466:	460b      	mov	r3, r1
 8005468:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	887a      	ldrh	r2, [r7, #2]
 8005470:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054b2:	f043 0303 	orr.w	r3, r3, #3
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3714      	adds	r7, #20
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005504 <HAL_PWREx_GetVoltageRange+0x3c>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80054d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054d8:	d102      	bne.n	80054e0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80054da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054de:	e00b      	b.n	80054f8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80054e0:	4b08      	ldr	r3, [pc, #32]	@ (8005504 <HAL_PWREx_GetVoltageRange+0x3c>)
 80054e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ee:	d102      	bne.n	80054f6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80054f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054f4:	e000      	b.n	80054f8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80054f6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40007000 	.word	0x40007000

08005508 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d141      	bne.n	800559a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005516:	4b4b      	ldr	r3, [pc, #300]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800551e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005522:	d131      	bne.n	8005588 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005524:	4b47      	ldr	r3, [pc, #284]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005526:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800552a:	4a46      	ldr	r2, [pc, #280]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800552c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005530:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005534:	4b43      	ldr	r3, [pc, #268]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800553c:	4a41      	ldr	r2, [pc, #260]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800553e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005542:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005544:	4b40      	ldr	r3, [pc, #256]	@ (8005648 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2232      	movs	r2, #50	@ 0x32
 800554a:	fb02 f303 	mul.w	r3, r2, r3
 800554e:	4a3f      	ldr	r2, [pc, #252]	@ (800564c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005550:	fba2 2303 	umull	r2, r3, r2, r3
 8005554:	0c9b      	lsrs	r3, r3, #18
 8005556:	3301      	adds	r3, #1
 8005558:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800555a:	e002      	b.n	8005562 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	3b01      	subs	r3, #1
 8005560:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005562:	4b38      	ldr	r3, [pc, #224]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800556a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800556e:	d102      	bne.n	8005576 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1f2      	bne.n	800555c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005576:	4b33      	ldr	r3, [pc, #204]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800557e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005582:	d158      	bne.n	8005636 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e057      	b.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005588:	4b2e      	ldr	r3, [pc, #184]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800558a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800558e:	4a2d      	ldr	r2, [pc, #180]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005594:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005598:	e04d      	b.n	8005636 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055a0:	d141      	bne.n	8005626 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055a2:	4b28      	ldr	r3, [pc, #160]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80055aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ae:	d131      	bne.n	8005614 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055b0:	4b24      	ldr	r3, [pc, #144]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055b6:	4a23      	ldr	r2, [pc, #140]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80055c0:	4b20      	ldr	r3, [pc, #128]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80055c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80055ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80055d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005648 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2232      	movs	r2, #50	@ 0x32
 80055d6:	fb02 f303 	mul.w	r3, r2, r3
 80055da:	4a1c      	ldr	r2, [pc, #112]	@ (800564c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80055dc:	fba2 2303 	umull	r2, r3, r2, r3
 80055e0:	0c9b      	lsrs	r3, r3, #18
 80055e2:	3301      	adds	r3, #1
 80055e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055e6:	e002      	b.n	80055ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055ee:	4b15      	ldr	r3, [pc, #84]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055fa:	d102      	bne.n	8005602 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f2      	bne.n	80055e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005602:	4b10      	ldr	r3, [pc, #64]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800560a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800560e:	d112      	bne.n	8005636 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e011      	b.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005614:	4b0b      	ldr	r3, [pc, #44]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800561a:	4a0a      	ldr	r2, [pc, #40]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800561c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005620:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005624:	e007      	b.n	8005636 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005626:	4b07      	ldr	r3, [pc, #28]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800562e:	4a05      	ldr	r2, [pc, #20]	@ (8005644 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005630:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005634:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	40007000 	.word	0x40007000
 8005648:	20000000 	.word	0x20000000
 800564c:	431bde83 	.word	0x431bde83

08005650 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005654:	4b05      	ldr	r3, [pc, #20]	@ (800566c <HAL_PWREx_EnableVddUSB+0x1c>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	4a04      	ldr	r2, [pc, #16]	@ (800566c <HAL_PWREx_EnableVddUSB+0x1c>)
 800565a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800565e:	6053      	str	r3, [r2, #4]
}
 8005660:	bf00      	nop
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	40007000 	.word	0x40007000

08005670 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005674:	4b05      	ldr	r3, [pc, #20]	@ (800568c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	4a04      	ldr	r2, [pc, #16]	@ (800568c <HAL_PWREx_EnableVddIO2+0x1c>)
 800567a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800567e:	6053      	str	r3, [r2, #4]
}
 8005680:	bf00      	nop
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	40007000 	.word	0x40007000

08005690 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b088      	sub	sp, #32
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d102      	bne.n	80056a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	f000 bc08 	b.w	8005eb4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056a4:	4b96      	ldr	r3, [pc, #600]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 030c 	and.w	r3, r3, #12
 80056ac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056ae:	4b94      	ldr	r3, [pc, #592]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0310 	and.w	r3, r3, #16
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 80e4 	beq.w	800588e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d007      	beq.n	80056dc <HAL_RCC_OscConfig+0x4c>
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	2b0c      	cmp	r3, #12
 80056d0:	f040 808b 	bne.w	80057ea <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	f040 8087 	bne.w	80057ea <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056dc:	4b88      	ldr	r3, [pc, #544]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d005      	beq.n	80056f4 <HAL_RCC_OscConfig+0x64>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e3df      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a1a      	ldr	r2, [r3, #32]
 80056f8:	4b81      	ldr	r3, [pc, #516]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0308 	and.w	r3, r3, #8
 8005700:	2b00      	cmp	r3, #0
 8005702:	d004      	beq.n	800570e <HAL_RCC_OscConfig+0x7e>
 8005704:	4b7e      	ldr	r3, [pc, #504]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800570c:	e005      	b.n	800571a <HAL_RCC_OscConfig+0x8a>
 800570e:	4b7c      	ldr	r3, [pc, #496]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005710:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005714:	091b      	lsrs	r3, r3, #4
 8005716:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800571a:	4293      	cmp	r3, r2
 800571c:	d223      	bcs.n	8005766 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fdcc 	bl	80062c0 <RCC_SetFlashLatencyFromMSIRange>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d001      	beq.n	8005732 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e3c0      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005732:	4b73      	ldr	r3, [pc, #460]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a72      	ldr	r2, [pc, #456]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005738:	f043 0308 	orr.w	r3, r3, #8
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b70      	ldr	r3, [pc, #448]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	496d      	ldr	r1, [pc, #436]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800574c:	4313      	orrs	r3, r2
 800574e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005750:	4b6b      	ldr	r3, [pc, #428]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	021b      	lsls	r3, r3, #8
 800575e:	4968      	ldr	r1, [pc, #416]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005760:	4313      	orrs	r3, r2
 8005762:	604b      	str	r3, [r1, #4]
 8005764:	e025      	b.n	80057b2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005766:	4b66      	ldr	r3, [pc, #408]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a65      	ldr	r2, [pc, #404]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800576c:	f043 0308 	orr.w	r3, r3, #8
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	4b63      	ldr	r3, [pc, #396]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	4960      	ldr	r1, [pc, #384]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005780:	4313      	orrs	r3, r2
 8005782:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005784:	4b5e      	ldr	r3, [pc, #376]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	69db      	ldr	r3, [r3, #28]
 8005790:	021b      	lsls	r3, r3, #8
 8005792:	495b      	ldr	r1, [pc, #364]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005794:	4313      	orrs	r3, r2
 8005796:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d109      	bne.n	80057b2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fd8c 	bl	80062c0 <RCC_SetFlashLatencyFromMSIRange>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e380      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057b2:	f000 fcc1 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 80057b6:	4602      	mov	r2, r0
 80057b8:	4b51      	ldr	r3, [pc, #324]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	091b      	lsrs	r3, r3, #4
 80057be:	f003 030f 	and.w	r3, r3, #15
 80057c2:	4950      	ldr	r1, [pc, #320]	@ (8005904 <HAL_RCC_OscConfig+0x274>)
 80057c4:	5ccb      	ldrb	r3, [r1, r3]
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	fa22 f303 	lsr.w	r3, r2, r3
 80057ce:	4a4e      	ldr	r2, [pc, #312]	@ (8005908 <HAL_RCC_OscConfig+0x278>)
 80057d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80057d2:	4b4e      	ldr	r3, [pc, #312]	@ (800590c <HAL_RCC_OscConfig+0x27c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7fc f9f8 	bl	8001bcc <HAL_InitTick>
 80057dc:	4603      	mov	r3, r0
 80057de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80057e0:	7bfb      	ldrb	r3, [r7, #15]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d052      	beq.n	800588c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80057e6:	7bfb      	ldrb	r3, [r7, #15]
 80057e8:	e364      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d032      	beq.n	8005858 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80057f2:	4b43      	ldr	r3, [pc, #268]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a42      	ldr	r2, [pc, #264]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80057f8:	f043 0301 	orr.w	r3, r3, #1
 80057fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057fe:	f7fc fa35 	bl	8001c6c <HAL_GetTick>
 8005802:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005804:	e008      	b.n	8005818 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005806:	f7fc fa31 	bl	8001c6c <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d901      	bls.n	8005818 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e34d      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005818:	4b39      	ldr	r3, [pc, #228]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0302 	and.w	r3, r3, #2
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0f0      	beq.n	8005806 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005824:	4b36      	ldr	r3, [pc, #216]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a35      	ldr	r2, [pc, #212]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800582a:	f043 0308 	orr.w	r3, r3, #8
 800582e:	6013      	str	r3, [r2, #0]
 8005830:	4b33      	ldr	r3, [pc, #204]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a1b      	ldr	r3, [r3, #32]
 800583c:	4930      	ldr	r1, [pc, #192]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800583e:	4313      	orrs	r3, r2
 8005840:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005842:	4b2f      	ldr	r3, [pc, #188]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	021b      	lsls	r3, r3, #8
 8005850:	492b      	ldr	r1, [pc, #172]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005852:	4313      	orrs	r3, r2
 8005854:	604b      	str	r3, [r1, #4]
 8005856:	e01a      	b.n	800588e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005858:	4b29      	ldr	r3, [pc, #164]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a28      	ldr	r2, [pc, #160]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 800585e:	f023 0301 	bic.w	r3, r3, #1
 8005862:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005864:	f7fc fa02 	bl	8001c6c <HAL_GetTick>
 8005868:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800586a:	e008      	b.n	800587e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800586c:	f7fc f9fe 	bl	8001c6c <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	2b02      	cmp	r3, #2
 8005878:	d901      	bls.n	800587e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e31a      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800587e:	4b20      	ldr	r3, [pc, #128]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1f0      	bne.n	800586c <HAL_RCC_OscConfig+0x1dc>
 800588a:	e000      	b.n	800588e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800588c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d073      	beq.n	8005982 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	2b08      	cmp	r3, #8
 800589e:	d005      	beq.n	80058ac <HAL_RCC_OscConfig+0x21c>
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b0c      	cmp	r3, #12
 80058a4:	d10e      	bne.n	80058c4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d10b      	bne.n	80058c4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058ac:	4b14      	ldr	r3, [pc, #80]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d063      	beq.n	8005980 <HAL_RCC_OscConfig+0x2f0>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d15f      	bne.n	8005980 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e2f7      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058cc:	d106      	bne.n	80058dc <HAL_RCC_OscConfig+0x24c>
 80058ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a0b      	ldr	r2, [pc, #44]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	e025      	b.n	8005928 <HAL_RCC_OscConfig+0x298>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058e4:	d114      	bne.n	8005910 <HAL_RCC_OscConfig+0x280>
 80058e6:	4b06      	ldr	r3, [pc, #24]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a05      	ldr	r2, [pc, #20]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058f0:	6013      	str	r3, [r2, #0]
 80058f2:	4b03      	ldr	r3, [pc, #12]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a02      	ldr	r2, [pc, #8]	@ (8005900 <HAL_RCC_OscConfig+0x270>)
 80058f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	e013      	b.n	8005928 <HAL_RCC_OscConfig+0x298>
 8005900:	40021000 	.word	0x40021000
 8005904:	0800dd08 	.word	0x0800dd08
 8005908:	20000000 	.word	0x20000000
 800590c:	20000004 	.word	0x20000004
 8005910:	4ba0      	ldr	r3, [pc, #640]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a9f      	ldr	r2, [pc, #636]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	4b9d      	ldr	r3, [pc, #628]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a9c      	ldr	r2, [pc, #624]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d013      	beq.n	8005958 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005930:	f7fc f99c 	bl	8001c6c <HAL_GetTick>
 8005934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005936:	e008      	b.n	800594a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005938:	f7fc f998 	bl	8001c6c <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b64      	cmp	r3, #100	@ 0x64
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e2b4      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800594a:	4b92      	ldr	r3, [pc, #584]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d0f0      	beq.n	8005938 <HAL_RCC_OscConfig+0x2a8>
 8005956:	e014      	b.n	8005982 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005958:	f7fc f988 	bl	8001c6c <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005960:	f7fc f984 	bl	8001c6c <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b64      	cmp	r3, #100	@ 0x64
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e2a0      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005972:	4b88      	ldr	r3, [pc, #544]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1f0      	bne.n	8005960 <HAL_RCC_OscConfig+0x2d0>
 800597e:	e000      	b.n	8005982 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d060      	beq.n	8005a50 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	2b04      	cmp	r3, #4
 8005992:	d005      	beq.n	80059a0 <HAL_RCC_OscConfig+0x310>
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	2b0c      	cmp	r3, #12
 8005998:	d119      	bne.n	80059ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	2b02      	cmp	r3, #2
 800599e:	d116      	bne.n	80059ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059a0:	4b7c      	ldr	r3, [pc, #496]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d005      	beq.n	80059b8 <HAL_RCC_OscConfig+0x328>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e27d      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b8:	4b76      	ldr	r3, [pc, #472]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	061b      	lsls	r3, r3, #24
 80059c6:	4973      	ldr	r1, [pc, #460]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059cc:	e040      	b.n	8005a50 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d023      	beq.n	8005a1e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059d6:	4b6f      	ldr	r3, [pc, #444]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a6e      	ldr	r2, [pc, #440]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 80059dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e2:	f7fc f943 	bl	8001c6c <HAL_GetTick>
 80059e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059e8:	e008      	b.n	80059fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059ea:	f7fc f93f 	bl	8001c6c <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d901      	bls.n	80059fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e25b      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059fc:	4b65      	ldr	r3, [pc, #404]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d0f0      	beq.n	80059ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a08:	4b62      	ldr	r3, [pc, #392]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	061b      	lsls	r3, r3, #24
 8005a16:	495f      	ldr	r1, [pc, #380]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	604b      	str	r3, [r1, #4]
 8005a1c:	e018      	b.n	8005a50 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a5c      	ldr	r2, [pc, #368]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2a:	f7fc f91f 	bl	8001c6c <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a32:	f7fc f91b 	bl	8001c6c <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e237      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a44:	4b53      	ldr	r3, [pc, #332]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1f0      	bne.n	8005a32 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d03c      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d01c      	beq.n	8005a9e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a64:	4b4b      	ldr	r3, [pc, #300]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a6a:	4a4a      	ldr	r2, [pc, #296]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a6c:	f043 0301 	orr.w	r3, r3, #1
 8005a70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a74:	f7fc f8fa 	bl	8001c6c <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a7a:	e008      	b.n	8005a8e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a7c:	f7fc f8f6 	bl	8001c6c <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e212      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a8e:	4b41      	ldr	r3, [pc, #260]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a94:	f003 0302 	and.w	r3, r3, #2
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0ef      	beq.n	8005a7c <HAL_RCC_OscConfig+0x3ec>
 8005a9c:	e01b      	b.n	8005ad6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a9e:	4b3d      	ldr	r3, [pc, #244]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aa4:	4a3b      	ldr	r2, [pc, #236]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005aa6:	f023 0301 	bic.w	r3, r3, #1
 8005aaa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aae:	f7fc f8dd 	bl	8001c6c <HAL_GetTick>
 8005ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ab4:	e008      	b.n	8005ac8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ab6:	f7fc f8d9 	bl	8001c6c <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e1f5      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ac8:	4b32      	ldr	r3, [pc, #200]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1ef      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0304 	and.w	r3, r3, #4
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 80a6 	beq.w	8005c30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10d      	bne.n	8005b10 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005af4:	4b27      	ldr	r3, [pc, #156]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af8:	4a26      	ldr	r2, [pc, #152]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005afe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b00:	4b24      	ldr	r3, [pc, #144]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b08:	60bb      	str	r3, [r7, #8]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b10:	4b21      	ldr	r3, [pc, #132]	@ (8005b98 <HAL_RCC_OscConfig+0x508>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d118      	bne.n	8005b4e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8005b98 <HAL_RCC_OscConfig+0x508>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a1d      	ldr	r2, [pc, #116]	@ (8005b98 <HAL_RCC_OscConfig+0x508>)
 8005b22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b28:	f7fc f8a0 	bl	8001c6c <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b30:	f7fc f89c 	bl	8001c6c <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e1b8      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b42:	4b15      	ldr	r3, [pc, #84]	@ (8005b98 <HAL_RCC_OscConfig+0x508>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0f0      	beq.n	8005b30 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d108      	bne.n	8005b68 <HAL_RCC_OscConfig+0x4d8>
 8005b56:	4b0f      	ldr	r3, [pc, #60]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b5e:	f043 0301 	orr.w	r3, r3, #1
 8005b62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b66:	e029      	b.n	8005bbc <HAL_RCC_OscConfig+0x52c>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2b05      	cmp	r3, #5
 8005b6e:	d115      	bne.n	8005b9c <HAL_RCC_OscConfig+0x50c>
 8005b70:	4b08      	ldr	r3, [pc, #32]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b76:	4a07      	ldr	r2, [pc, #28]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b78:	f043 0304 	orr.w	r3, r3, #4
 8005b7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b80:	4b04      	ldr	r3, [pc, #16]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b86:	4a03      	ldr	r2, [pc, #12]	@ (8005b94 <HAL_RCC_OscConfig+0x504>)
 8005b88:	f043 0301 	orr.w	r3, r3, #1
 8005b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b90:	e014      	b.n	8005bbc <HAL_RCC_OscConfig+0x52c>
 8005b92:	bf00      	nop
 8005b94:	40021000 	.word	0x40021000
 8005b98:	40007000 	.word	0x40007000
 8005b9c:	4b9d      	ldr	r3, [pc, #628]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba2:	4a9c      	ldr	r2, [pc, #624]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005ba4:	f023 0301 	bic.w	r3, r3, #1
 8005ba8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bac:	4b99      	ldr	r3, [pc, #612]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bb2:	4a98      	ldr	r2, [pc, #608]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005bb4:	f023 0304 	bic.w	r3, r3, #4
 8005bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d016      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc4:	f7fc f852 	bl	8001c6c <HAL_GetTick>
 8005bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bca:	e00a      	b.n	8005be2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bcc:	f7fc f84e 	bl	8001c6c <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e168      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005be2:	4b8c      	ldr	r3, [pc, #560]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0ed      	beq.n	8005bcc <HAL_RCC_OscConfig+0x53c>
 8005bf0:	e015      	b.n	8005c1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf2:	f7fc f83b 	bl	8001c6c <HAL_GetTick>
 8005bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005bf8:	e00a      	b.n	8005c10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bfa:	f7fc f837 	bl	8001c6c <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e151      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c10:	4b80      	ldr	r3, [pc, #512]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1ed      	bne.n	8005bfa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c1e:	7ffb      	ldrb	r3, [r7, #31]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d105      	bne.n	8005c30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c24:	4b7b      	ldr	r3, [pc, #492]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c28:	4a7a      	ldr	r2, [pc, #488]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c2e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0320 	and.w	r3, r3, #32
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d03c      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d01c      	beq.n	8005c7e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c44:	4b73      	ldr	r3, [pc, #460]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c4a:	4a72      	ldr	r2, [pc, #456]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c4c:	f043 0301 	orr.w	r3, r3, #1
 8005c50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c54:	f7fc f80a 	bl	8001c6c <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c5c:	f7fc f806 	bl	8001c6c <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e122      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c6e:	4b69      	ldr	r3, [pc, #420]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0ef      	beq.n	8005c5c <HAL_RCC_OscConfig+0x5cc>
 8005c7c:	e01b      	b.n	8005cb6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c7e:	4b65      	ldr	r3, [pc, #404]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c84:	4a63      	ldr	r2, [pc, #396]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005c86:	f023 0301 	bic.w	r3, r3, #1
 8005c8a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c8e:	f7fb ffed 	bl	8001c6c <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c94:	e008      	b.n	8005ca8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c96:	f7fb ffe9 	bl	8001c6c <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e105      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ca8:	4b5a      	ldr	r3, [pc, #360]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005caa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cae:	f003 0302 	and.w	r3, r3, #2
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1ef      	bne.n	8005c96 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f000 80f9 	beq.w	8005eb2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	f040 80cf 	bne.w	8005e68 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005cca:	4b52      	ldr	r3, [pc, #328]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f003 0203 	and.w	r2, r3, #3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d12c      	bne.n	8005d38 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d123      	bne.n	8005d38 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cfa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d11b      	bne.n	8005d38 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d0a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d113      	bne.n	8005d38 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1a:	085b      	lsrs	r3, r3, #1
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d109      	bne.n	8005d38 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2e:	085b      	lsrs	r3, r3, #1
 8005d30:	3b01      	subs	r3, #1
 8005d32:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d071      	beq.n	8005e1c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	2b0c      	cmp	r3, #12
 8005d3c:	d068      	beq.n	8005e10 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005d3e:	4b35      	ldr	r3, [pc, #212]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d105      	bne.n	8005d56 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005d4a:	4b32      	ldr	r3, [pc, #200]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d001      	beq.n	8005d5a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e0ac      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a2d      	ldr	r2, [pc, #180]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005d60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d64:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d66:	f7fb ff81 	bl	8001c6c <HAL_GetTick>
 8005d6a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d6c:	e008      	b.n	8005d80 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d6e:	f7fb ff7d 	bl	8001c6c <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d901      	bls.n	8005d80 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e099      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d80:	4b24      	ldr	r3, [pc, #144]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1f0      	bne.n	8005d6e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d8c:	4b21      	ldr	r3, [pc, #132]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	4b21      	ldr	r3, [pc, #132]	@ (8005e18 <HAL_RCC_OscConfig+0x788>)
 8005d92:	4013      	ands	r3, r2
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d9c:	3a01      	subs	r2, #1
 8005d9e:	0112      	lsls	r2, r2, #4
 8005da0:	4311      	orrs	r1, r2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005da6:	0212      	lsls	r2, r2, #8
 8005da8:	4311      	orrs	r1, r2
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005dae:	0852      	lsrs	r2, r2, #1
 8005db0:	3a01      	subs	r2, #1
 8005db2:	0552      	lsls	r2, r2, #21
 8005db4:	4311      	orrs	r1, r2
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005dba:	0852      	lsrs	r2, r2, #1
 8005dbc:	3a01      	subs	r2, #1
 8005dbe:	0652      	lsls	r2, r2, #25
 8005dc0:	4311      	orrs	r1, r2
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005dc6:	06d2      	lsls	r2, r2, #27
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	4912      	ldr	r1, [pc, #72]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005dd0:	4b10      	ldr	r3, [pc, #64]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a0f      	ldr	r2, [pc, #60]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dda:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4a0c      	ldr	r2, [pc, #48]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005de2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005de6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005de8:	f7fb ff40 	bl	8001c6c <HAL_GetTick>
 8005dec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dee:	e008      	b.n	8005e02 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005df0:	f7fb ff3c 	bl	8001c6c <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e058      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e02:	4b04      	ldr	r3, [pc, #16]	@ (8005e14 <HAL_RCC_OscConfig+0x784>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0f0      	beq.n	8005df0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e0e:	e050      	b.n	8005eb2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e04f      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
 8005e14:	40021000 	.word	0x40021000
 8005e18:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e1c:	4b27      	ldr	r3, [pc, #156]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d144      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005e28:	4b24      	ldr	r3, [pc, #144]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a23      	ldr	r2, [pc, #140]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e34:	4b21      	ldr	r3, [pc, #132]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	4a20      	ldr	r2, [pc, #128]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e40:	f7fb ff14 	bl	8001c6c <HAL_GetTick>
 8005e44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e46:	e008      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e48:	f7fb ff10 	bl	8001c6c <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d901      	bls.n	8005e5a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e02c      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e5a:	4b18      	ldr	r3, [pc, #96]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d0f0      	beq.n	8005e48 <HAL_RCC_OscConfig+0x7b8>
 8005e66:	e024      	b.n	8005eb2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	2b0c      	cmp	r3, #12
 8005e6c:	d01f      	beq.n	8005eae <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6e:	4b13      	ldr	r3, [pc, #76]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a12      	ldr	r2, [pc, #72]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e7a:	f7fb fef7 	bl	8001c6c <HAL_GetTick>
 8005e7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e80:	e008      	b.n	8005e94 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e82:	f7fb fef3 	bl	8001c6c <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e00f      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e94:	4b09      	ldr	r3, [pc, #36]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1f0      	bne.n	8005e82 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005ea0:	4b06      	ldr	r3, [pc, #24]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	4905      	ldr	r1, [pc, #20]	@ (8005ebc <HAL_RCC_OscConfig+0x82c>)
 8005ea6:	4b06      	ldr	r3, [pc, #24]	@ (8005ec0 <HAL_RCC_OscConfig+0x830>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	60cb      	str	r3, [r1, #12]
 8005eac:	e001      	b.n	8005eb2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3720      	adds	r7, #32
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	feeefffc 	.word	0xfeeefffc

08005ec4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b086      	sub	sp, #24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d101      	bne.n	8005edc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e11d      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005edc:	4b90      	ldr	r3, [pc, #576]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d910      	bls.n	8005f0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eea:	4b8d      	ldr	r3, [pc, #564]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f023 020f 	bic.w	r2, r3, #15
 8005ef2:	498b      	ldr	r1, [pc, #556]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efa:	4b89      	ldr	r3, [pc, #548]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 030f 	and.w	r3, r3, #15
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d001      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e105      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d010      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689a      	ldr	r2, [r3, #8]
 8005f1c:	4b81      	ldr	r3, [pc, #516]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d908      	bls.n	8005f3a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f28:	4b7e      	ldr	r3, [pc, #504]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	497b      	ldr	r1, [pc, #492]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d079      	beq.n	800603a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b03      	cmp	r3, #3
 8005f4c:	d11e      	bne.n	8005f8c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f4e:	4b75      	ldr	r3, [pc, #468]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e0dc      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005f5e:	f000 fa09 	bl	8006374 <RCC_GetSysClockFreqFromPLLSource>
 8005f62:	4603      	mov	r3, r0
 8005f64:	4a70      	ldr	r2, [pc, #448]	@ (8006128 <HAL_RCC_ClockConfig+0x264>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d946      	bls.n	8005ff8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f6a:	4b6e      	ldr	r3, [pc, #440]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d140      	bne.n	8005ff8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f76:	4b6b      	ldr	r3, [pc, #428]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f7e:	4a69      	ldr	r2, [pc, #420]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f86:	2380      	movs	r3, #128	@ 0x80
 8005f88:	617b      	str	r3, [r7, #20]
 8005f8a:	e035      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d107      	bne.n	8005fa4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f94:	4b63      	ldr	r3, [pc, #396]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d115      	bne.n	8005fcc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e0b9      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d107      	bne.n	8005fbc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005fac:	4b5d      	ldr	r3, [pc, #372]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d109      	bne.n	8005fcc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e0ad      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fbc:	4b59      	ldr	r3, [pc, #356]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e0a5      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005fcc:	f000 f8b4 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	4a55      	ldr	r2, [pc, #340]	@ (8006128 <HAL_RCC_ClockConfig+0x264>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d90f      	bls.n	8005ff8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005fd8:	4b52      	ldr	r3, [pc, #328]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d109      	bne.n	8005ff8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005fe4:	4b4f      	ldr	r3, [pc, #316]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fec:	4a4d      	ldr	r2, [pc, #308]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ff2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005ff4:	2380      	movs	r3, #128	@ 0x80
 8005ff6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ff8:	4b4a      	ldr	r3, [pc, #296]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f023 0203 	bic.w	r2, r3, #3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	4947      	ldr	r1, [pc, #284]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8006006:	4313      	orrs	r3, r2
 8006008:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800600a:	f7fb fe2f 	bl	8001c6c <HAL_GetTick>
 800600e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006010:	e00a      	b.n	8006028 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006012:	f7fb fe2b 	bl	8001c6c <HAL_GetTick>
 8006016:	4602      	mov	r2, r0
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	1ad3      	subs	r3, r2, r3
 800601c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006020:	4293      	cmp	r3, r2
 8006022:	d901      	bls.n	8006028 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e077      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006028:	4b3e      	ldr	r3, [pc, #248]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f003 020c 	and.w	r2, r3, #12
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	429a      	cmp	r2, r3
 8006038:	d1eb      	bne.n	8006012 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	2b80      	cmp	r3, #128	@ 0x80
 800603e:	d105      	bne.n	800604c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006040:	4b38      	ldr	r3, [pc, #224]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	4a37      	ldr	r2, [pc, #220]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8006046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800604a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0302 	and.w	r3, r3, #2
 8006054:	2b00      	cmp	r3, #0
 8006056:	d010      	beq.n	800607a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689a      	ldr	r2, [r3, #8]
 800605c:	4b31      	ldr	r3, [pc, #196]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006064:	429a      	cmp	r2, r3
 8006066:	d208      	bcs.n	800607a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006068:	4b2e      	ldr	r3, [pc, #184]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	492b      	ldr	r1, [pc, #172]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 8006076:	4313      	orrs	r3, r2
 8006078:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800607a:	4b29      	ldr	r3, [pc, #164]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 030f 	and.w	r3, r3, #15
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	429a      	cmp	r2, r3
 8006086:	d210      	bcs.n	80060aa <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006088:	4b25      	ldr	r3, [pc, #148]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f023 020f 	bic.w	r2, r3, #15
 8006090:	4923      	ldr	r1, [pc, #140]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	4313      	orrs	r3, r2
 8006096:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006098:	4b21      	ldr	r3, [pc, #132]	@ (8006120 <HAL_RCC_ClockConfig+0x25c>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 030f 	and.w	r3, r3, #15
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d001      	beq.n	80060aa <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e036      	b.n	8006118 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0304 	and.w	r3, r3, #4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d008      	beq.n	80060c8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060b6:	4b1b      	ldr	r3, [pc, #108]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	4918      	ldr	r1, [pc, #96]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 80060c4:	4313      	orrs	r3, r2
 80060c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d009      	beq.n	80060e8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060d4:	4b13      	ldr	r3, [pc, #76]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	00db      	lsls	r3, r3, #3
 80060e2:	4910      	ldr	r1, [pc, #64]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060e8:	f000 f826 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 80060ec:	4602      	mov	r2, r0
 80060ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006124 <HAL_RCC_ClockConfig+0x260>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	091b      	lsrs	r3, r3, #4
 80060f4:	f003 030f 	and.w	r3, r3, #15
 80060f8:	490c      	ldr	r1, [pc, #48]	@ (800612c <HAL_RCC_ClockConfig+0x268>)
 80060fa:	5ccb      	ldrb	r3, [r1, r3]
 80060fc:	f003 031f 	and.w	r3, r3, #31
 8006100:	fa22 f303 	lsr.w	r3, r2, r3
 8006104:	4a0a      	ldr	r2, [pc, #40]	@ (8006130 <HAL_RCC_ClockConfig+0x26c>)
 8006106:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006108:	4b0a      	ldr	r3, [pc, #40]	@ (8006134 <HAL_RCC_ClockConfig+0x270>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4618      	mov	r0, r3
 800610e:	f7fb fd5d 	bl	8001bcc <HAL_InitTick>
 8006112:	4603      	mov	r3, r0
 8006114:	73fb      	strb	r3, [r7, #15]

  return status;
 8006116:	7bfb      	ldrb	r3, [r7, #15]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3718      	adds	r7, #24
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40022000 	.word	0x40022000
 8006124:	40021000 	.word	0x40021000
 8006128:	04c4b400 	.word	0x04c4b400
 800612c:	0800dd08 	.word	0x0800dd08
 8006130:	20000000 	.word	0x20000000
 8006134:	20000004 	.word	0x20000004

08006138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006138:	b480      	push	{r7}
 800613a:	b089      	sub	sp, #36	@ 0x24
 800613c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	61fb      	str	r3, [r7, #28]
 8006142:	2300      	movs	r3, #0
 8006144:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006146:	4b3e      	ldr	r3, [pc, #248]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 030c 	and.w	r3, r3, #12
 800614e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006150:	4b3b      	ldr	r3, [pc, #236]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f003 0303 	and.w	r3, r3, #3
 8006158:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d005      	beq.n	800616c <HAL_RCC_GetSysClockFreq+0x34>
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	2b0c      	cmp	r3, #12
 8006164:	d121      	bne.n	80061aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d11e      	bne.n	80061aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800616c:	4b34      	ldr	r3, [pc, #208]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0308 	and.w	r3, r3, #8
 8006174:	2b00      	cmp	r3, #0
 8006176:	d107      	bne.n	8006188 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006178:	4b31      	ldr	r3, [pc, #196]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 800617a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800617e:	0a1b      	lsrs	r3, r3, #8
 8006180:	f003 030f 	and.w	r3, r3, #15
 8006184:	61fb      	str	r3, [r7, #28]
 8006186:	e005      	b.n	8006194 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006188:	4b2d      	ldr	r3, [pc, #180]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	091b      	lsrs	r3, r3, #4
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006194:	4a2b      	ldr	r2, [pc, #172]	@ (8006244 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800619c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10d      	bne.n	80061c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80061a8:	e00a      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d102      	bne.n	80061b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80061b0:	4b25      	ldr	r3, [pc, #148]	@ (8006248 <HAL_RCC_GetSysClockFreq+0x110>)
 80061b2:	61bb      	str	r3, [r7, #24]
 80061b4:	e004      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	2b08      	cmp	r3, #8
 80061ba:	d101      	bne.n	80061c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061bc:	4b23      	ldr	r3, [pc, #140]	@ (800624c <HAL_RCC_GetSysClockFreq+0x114>)
 80061be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	2b0c      	cmp	r3, #12
 80061c4:	d134      	bne.n	8006230 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061c6:	4b1e      	ldr	r3, [pc, #120]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f003 0303 	and.w	r3, r3, #3
 80061ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d003      	beq.n	80061de <HAL_RCC_GetSysClockFreq+0xa6>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b03      	cmp	r3, #3
 80061da:	d003      	beq.n	80061e4 <HAL_RCC_GetSysClockFreq+0xac>
 80061dc:	e005      	b.n	80061ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80061de:	4b1a      	ldr	r3, [pc, #104]	@ (8006248 <HAL_RCC_GetSysClockFreq+0x110>)
 80061e0:	617b      	str	r3, [r7, #20]
      break;
 80061e2:	e005      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80061e4:	4b19      	ldr	r3, [pc, #100]	@ (800624c <HAL_RCC_GetSysClockFreq+0x114>)
 80061e6:	617b      	str	r3, [r7, #20]
      break;
 80061e8:	e002      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	617b      	str	r3, [r7, #20]
      break;
 80061ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061f0:	4b13      	ldr	r3, [pc, #76]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	3301      	adds	r3, #1
 80061fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80061fe:	4b10      	ldr	r3, [pc, #64]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	0a1b      	lsrs	r3, r3, #8
 8006204:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	fb03 f202 	mul.w	r2, r3, r2
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	fbb2 f3f3 	udiv	r3, r2, r3
 8006214:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006216:	4b0a      	ldr	r3, [pc, #40]	@ (8006240 <HAL_RCC_GetSysClockFreq+0x108>)
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	0e5b      	lsrs	r3, r3, #25
 800621c:	f003 0303 	and.w	r3, r3, #3
 8006220:	3301      	adds	r3, #1
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	fbb2 f3f3 	udiv	r3, r2, r3
 800622e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006230:	69bb      	ldr	r3, [r7, #24]
}
 8006232:	4618      	mov	r0, r3
 8006234:	3724      	adds	r7, #36	@ 0x24
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40021000 	.word	0x40021000
 8006244:	0800dd20 	.word	0x0800dd20
 8006248:	00f42400 	.word	0x00f42400
 800624c:	007a1200 	.word	0x007a1200

08006250 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006250:	b480      	push	{r7}
 8006252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006254:	4b03      	ldr	r3, [pc, #12]	@ (8006264 <HAL_RCC_GetHCLKFreq+0x14>)
 8006256:	681b      	ldr	r3, [r3, #0]
}
 8006258:	4618      	mov	r0, r3
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	20000000 	.word	0x20000000

08006268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800626c:	f7ff fff0 	bl	8006250 <HAL_RCC_GetHCLKFreq>
 8006270:	4602      	mov	r2, r0
 8006272:	4b06      	ldr	r3, [pc, #24]	@ (800628c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	0a1b      	lsrs	r3, r3, #8
 8006278:	f003 0307 	and.w	r3, r3, #7
 800627c:	4904      	ldr	r1, [pc, #16]	@ (8006290 <HAL_RCC_GetPCLK1Freq+0x28>)
 800627e:	5ccb      	ldrb	r3, [r1, r3]
 8006280:	f003 031f 	and.w	r3, r3, #31
 8006284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006288:	4618      	mov	r0, r3
 800628a:	bd80      	pop	{r7, pc}
 800628c:	40021000 	.word	0x40021000
 8006290:	0800dd18 	.word	0x0800dd18

08006294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006298:	f7ff ffda 	bl	8006250 <HAL_RCC_GetHCLKFreq>
 800629c:	4602      	mov	r2, r0
 800629e:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	0adb      	lsrs	r3, r3, #11
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	4904      	ldr	r1, [pc, #16]	@ (80062bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80062aa:	5ccb      	ldrb	r3, [r1, r3]
 80062ac:	f003 031f 	and.w	r3, r3, #31
 80062b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	40021000 	.word	0x40021000
 80062bc:	0800dd18 	.word	0x0800dd18

080062c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80062c8:	2300      	movs	r3, #0
 80062ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80062cc:	4b27      	ldr	r3, [pc, #156]	@ (800636c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d003      	beq.n	80062e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80062d8:	f7ff f8f6 	bl	80054c8 <HAL_PWREx_GetVoltageRange>
 80062dc:	6178      	str	r0, [r7, #20]
 80062de:	e014      	b.n	800630a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80062e0:	4b22      	ldr	r3, [pc, #136]	@ (800636c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e4:	4a21      	ldr	r2, [pc, #132]	@ (800636c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80062ec:	4b1f      	ldr	r3, [pc, #124]	@ (800636c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062f4:	60fb      	str	r3, [r7, #12]
 80062f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80062f8:	f7ff f8e6 	bl	80054c8 <HAL_PWREx_GetVoltageRange>
 80062fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80062fe:	4b1b      	ldr	r3, [pc, #108]	@ (800636c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006302:	4a1a      	ldr	r2, [pc, #104]	@ (800636c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006308:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006310:	d10b      	bne.n	800632a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b80      	cmp	r3, #128	@ 0x80
 8006316:	d913      	bls.n	8006340 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2ba0      	cmp	r3, #160	@ 0xa0
 800631c:	d902      	bls.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800631e:	2302      	movs	r3, #2
 8006320:	613b      	str	r3, [r7, #16]
 8006322:	e00d      	b.n	8006340 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006324:	2301      	movs	r3, #1
 8006326:	613b      	str	r3, [r7, #16]
 8006328:	e00a      	b.n	8006340 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b7f      	cmp	r3, #127	@ 0x7f
 800632e:	d902      	bls.n	8006336 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006330:	2302      	movs	r3, #2
 8006332:	613b      	str	r3, [r7, #16]
 8006334:	e004      	b.n	8006340 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b70      	cmp	r3, #112	@ 0x70
 800633a:	d101      	bne.n	8006340 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800633c:	2301      	movs	r3, #1
 800633e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006340:	4b0b      	ldr	r3, [pc, #44]	@ (8006370 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f023 020f 	bic.w	r2, r3, #15
 8006348:	4909      	ldr	r1, [pc, #36]	@ (8006370 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	4313      	orrs	r3, r2
 800634e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006350:	4b07      	ldr	r3, [pc, #28]	@ (8006370 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 030f 	and.w	r3, r3, #15
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	429a      	cmp	r2, r3
 800635c:	d001      	beq.n	8006362 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40021000 	.word	0x40021000
 8006370:	40022000 	.word	0x40022000

08006374 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006374:	b480      	push	{r7}
 8006376:	b087      	sub	sp, #28
 8006378:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800637a:	4b2d      	ldr	r3, [pc, #180]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	f003 0303 	and.w	r3, r3, #3
 8006382:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b03      	cmp	r3, #3
 8006388:	d00b      	beq.n	80063a2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2b03      	cmp	r3, #3
 800638e:	d825      	bhi.n	80063dc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d008      	beq.n	80063a8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2b02      	cmp	r3, #2
 800639a:	d11f      	bne.n	80063dc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800639c:	4b25      	ldr	r3, [pc, #148]	@ (8006434 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800639e:	613b      	str	r3, [r7, #16]
    break;
 80063a0:	e01f      	b.n	80063e2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80063a2:	4b25      	ldr	r3, [pc, #148]	@ (8006438 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80063a4:	613b      	str	r3, [r7, #16]
    break;
 80063a6:	e01c      	b.n	80063e2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80063a8:	4b21      	ldr	r3, [pc, #132]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0308 	and.w	r3, r3, #8
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d107      	bne.n	80063c4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80063b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063ba:	0a1b      	lsrs	r3, r3, #8
 80063bc:	f003 030f 	and.w	r3, r3, #15
 80063c0:	617b      	str	r3, [r7, #20]
 80063c2:	e005      	b.n	80063d0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80063c4:	4b1a      	ldr	r3, [pc, #104]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80063d0:	4a1a      	ldr	r2, [pc, #104]	@ (800643c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063d8:	613b      	str	r3, [r7, #16]
    break;
 80063da:	e002      	b.n	80063e2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80063dc:	2300      	movs	r3, #0
 80063de:	613b      	str	r3, [r7, #16]
    break;
 80063e0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063e2:	4b13      	ldr	r3, [pc, #76]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	091b      	lsrs	r3, r3, #4
 80063e8:	f003 030f 	and.w	r3, r3, #15
 80063ec:	3301      	adds	r3, #1
 80063ee:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80063f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	0a1b      	lsrs	r3, r3, #8
 80063f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	fb03 f202 	mul.w	r2, r3, r2
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	fbb2 f3f3 	udiv	r3, r2, r3
 8006406:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006408:	4b09      	ldr	r3, [pc, #36]	@ (8006430 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	0e5b      	lsrs	r3, r3, #25
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	3301      	adds	r3, #1
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006420:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006422:	683b      	ldr	r3, [r7, #0]
}
 8006424:	4618      	mov	r0, r3
 8006426:	371c      	adds	r7, #28
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr
 8006430:	40021000 	.word	0x40021000
 8006434:	00f42400 	.word	0x00f42400
 8006438:	007a1200 	.word	0x007a1200
 800643c:	0800dd20 	.word	0x0800dd20

08006440 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006448:	2300      	movs	r3, #0
 800644a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800644c:	2300      	movs	r3, #0
 800644e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006458:	2b00      	cmp	r3, #0
 800645a:	d040      	beq.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006460:	2b80      	cmp	r3, #128	@ 0x80
 8006462:	d02a      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006464:	2b80      	cmp	r3, #128	@ 0x80
 8006466:	d825      	bhi.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006468:	2b60      	cmp	r3, #96	@ 0x60
 800646a:	d026      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800646c:	2b60      	cmp	r3, #96	@ 0x60
 800646e:	d821      	bhi.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006470:	2b40      	cmp	r3, #64	@ 0x40
 8006472:	d006      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006474:	2b40      	cmp	r3, #64	@ 0x40
 8006476:	d81d      	bhi.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006478:	2b00      	cmp	r3, #0
 800647a:	d009      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800647c:	2b20      	cmp	r3, #32
 800647e:	d010      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006480:	e018      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006482:	4b89      	ldr	r3, [pc, #548]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	4a88      	ldr	r2, [pc, #544]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800648c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800648e:	e015      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3304      	adds	r3, #4
 8006494:	2100      	movs	r1, #0
 8006496:	4618      	mov	r0, r3
 8006498:	f000 fb02 	bl	8006aa0 <RCCEx_PLLSAI1_Config>
 800649c:	4603      	mov	r3, r0
 800649e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80064a0:	e00c      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	3320      	adds	r3, #32
 80064a6:	2100      	movs	r1, #0
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 fbed 	bl	8006c88 <RCCEx_PLLSAI2_Config>
 80064ae:	4603      	mov	r3, r0
 80064b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80064b2:	e003      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	74fb      	strb	r3, [r7, #19]
      break;
 80064b8:	e000      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80064ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064bc:	7cfb      	ldrb	r3, [r7, #19]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10b      	bne.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064c2:	4b79      	ldr	r3, [pc, #484]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064c8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064d0:	4975      	ldr	r1, [pc, #468]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80064d8:	e001      	b.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064da:	7cfb      	ldrb	r3, [r7, #19]
 80064dc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d047      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064f2:	d030      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80064f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064f8:	d82a      	bhi.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064fe:	d02a      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006500:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006504:	d824      	bhi.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006506:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800650a:	d008      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800650c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006510:	d81e      	bhi.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00a      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800651a:	d010      	beq.n	800653e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800651c:	e018      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800651e:	4b62      	ldr	r3, [pc, #392]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	4a61      	ldr	r2, [pc, #388]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006528:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800652a:	e015      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	3304      	adds	r3, #4
 8006530:	2100      	movs	r1, #0
 8006532:	4618      	mov	r0, r3
 8006534:	f000 fab4 	bl	8006aa0 <RCCEx_PLLSAI1_Config>
 8006538:	4603      	mov	r3, r0
 800653a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800653c:	e00c      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	3320      	adds	r3, #32
 8006542:	2100      	movs	r1, #0
 8006544:	4618      	mov	r0, r3
 8006546:	f000 fb9f 	bl	8006c88 <RCCEx_PLLSAI2_Config>
 800654a:	4603      	mov	r3, r0
 800654c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800654e:	e003      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	74fb      	strb	r3, [r7, #19]
      break;
 8006554:	e000      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006556:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006558:	7cfb      	ldrb	r3, [r7, #19]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10b      	bne.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800655e:	4b52      	ldr	r3, [pc, #328]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006560:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006564:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800656c:	494e      	ldr	r1, [pc, #312]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800656e:	4313      	orrs	r3, r2
 8006570:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006574:	e001      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006576:	7cfb      	ldrb	r3, [r7, #19]
 8006578:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 809f 	beq.w	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006588:	2300      	movs	r3, #0
 800658a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800658c:	4b46      	ldr	r3, [pc, #280]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800658e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d101      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006598:	2301      	movs	r3, #1
 800659a:	e000      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800659c:	2300      	movs	r3, #0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00d      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065a2:	4b41      	ldr	r3, [pc, #260]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065a6:	4a40      	ldr	r2, [pc, #256]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80065ae:	4b3e      	ldr	r3, [pc, #248]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065b6:	60bb      	str	r3, [r7, #8]
 80065b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065ba:	2301      	movs	r3, #1
 80065bc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065be:	4b3b      	ldr	r3, [pc, #236]	@ (80066ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a3a      	ldr	r2, [pc, #232]	@ (80066ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80065ca:	f7fb fb4f 	bl	8001c6c <HAL_GetTick>
 80065ce:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065d0:	e009      	b.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065d2:	f7fb fb4b 	bl	8001c6c <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d902      	bls.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	74fb      	strb	r3, [r7, #19]
        break;
 80065e4:	e005      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065e6:	4b31      	ldr	r3, [pc, #196]	@ (80066ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d0ef      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80065f2:	7cfb      	ldrb	r3, [r7, #19]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d15b      	bne.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065f8:	4b2b      	ldr	r3, [pc, #172]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006602:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d01f      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006610:	697a      	ldr	r2, [r7, #20]
 8006612:	429a      	cmp	r2, r3
 8006614:	d019      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006616:	4b24      	ldr	r3, [pc, #144]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006620:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006622:	4b21      	ldr	r3, [pc, #132]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006628:	4a1f      	ldr	r2, [pc, #124]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800662a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800662e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006632:	4b1d      	ldr	r3, [pc, #116]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006638:	4a1b      	ldr	r2, [pc, #108]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800663a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800663e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006642:	4a19      	ldr	r2, [pc, #100]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f003 0301 	and.w	r3, r3, #1
 8006650:	2b00      	cmp	r3, #0
 8006652:	d016      	beq.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006654:	f7fb fb0a 	bl	8001c6c <HAL_GetTick>
 8006658:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800665a:	e00b      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800665c:	f7fb fb06 	bl	8001c6c <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800666a:	4293      	cmp	r3, r2
 800666c:	d902      	bls.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	74fb      	strb	r3, [r7, #19]
            break;
 8006672:	e006      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006674:	4b0c      	ldr	r3, [pc, #48]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0ec      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006682:	7cfb      	ldrb	r3, [r7, #19]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10c      	bne.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006688:	4b07      	ldr	r3, [pc, #28]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800668a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800668e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006698:	4903      	ldr	r1, [pc, #12]	@ (80066a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800669a:	4313      	orrs	r3, r2
 800669c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80066a0:	e008      	b.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80066a2:	7cfb      	ldrb	r3, [r7, #19]
 80066a4:	74bb      	strb	r3, [r7, #18]
 80066a6:	e005      	b.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80066a8:	40021000 	.word	0x40021000
 80066ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066b0:	7cfb      	ldrb	r3, [r7, #19]
 80066b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066b4:	7c7b      	ldrb	r3, [r7, #17]
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d105      	bne.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066ba:	4ba0      	ldr	r3, [pc, #640]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066be:	4a9f      	ldr	r2, [pc, #636]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80066d2:	4b9a      	ldr	r3, [pc, #616]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d8:	f023 0203 	bic.w	r2, r3, #3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e0:	4996      	ldr	r1, [pc, #600]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0302 	and.w	r3, r3, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00a      	beq.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80066f4:	4b91      	ldr	r3, [pc, #580]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066fa:	f023 020c 	bic.w	r2, r3, #12
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006702:	498e      	ldr	r1, [pc, #568]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006704:	4313      	orrs	r3, r2
 8006706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0304 	and.w	r3, r3, #4
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00a      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006716:	4b89      	ldr	r3, [pc, #548]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800671c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006724:	4985      	ldr	r1, [pc, #532]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006726:	4313      	orrs	r3, r2
 8006728:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0308 	and.w	r3, r3, #8
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00a      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006738:	4b80      	ldr	r3, [pc, #512]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800673a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800673e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006746:	497d      	ldr	r1, [pc, #500]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006748:	4313      	orrs	r3, r2
 800674a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f003 0310 	and.w	r3, r3, #16
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00a      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800675a:	4b78      	ldr	r3, [pc, #480]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800675c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006760:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006768:	4974      	ldr	r1, [pc, #464]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800676a:	4313      	orrs	r3, r2
 800676c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0320 	and.w	r3, r3, #32
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00a      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800677c:	4b6f      	ldr	r3, [pc, #444]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800677e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006782:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800678a:	496c      	ldr	r1, [pc, #432]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800678c:	4313      	orrs	r3, r2
 800678e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00a      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800679e:	4b67      	ldr	r3, [pc, #412]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067ac:	4963      	ldr	r1, [pc, #396]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00a      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80067c0:	4b5e      	ldr	r3, [pc, #376]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067ce:	495b      	ldr	r1, [pc, #364]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00a      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067e2:	4b56      	ldr	r3, [pc, #344]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f0:	4952      	ldr	r1, [pc, #328]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067f2:	4313      	orrs	r3, r2
 80067f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00a      	beq.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006804:	4b4d      	ldr	r3, [pc, #308]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800680a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006812:	494a      	ldr	r1, [pc, #296]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006814:	4313      	orrs	r3, r2
 8006816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006826:	4b45      	ldr	r3, [pc, #276]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006834:	4941      	ldr	r1, [pc, #260]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006836:	4313      	orrs	r3, r2
 8006838:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00a      	beq.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006848:	4b3c      	ldr	r3, [pc, #240]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800684a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800684e:	f023 0203 	bic.w	r2, r3, #3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006856:	4939      	ldr	r1, [pc, #228]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006858:	4313      	orrs	r3, r2
 800685a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d028      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800686a:	4b34      	ldr	r3, [pc, #208]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800686c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006870:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006878:	4930      	ldr	r1, [pc, #192]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800687a:	4313      	orrs	r3, r2
 800687c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006884:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006888:	d106      	bne.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800688a:	4b2c      	ldr	r3, [pc, #176]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	4a2b      	ldr	r2, [pc, #172]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006890:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006894:	60d3      	str	r3, [r2, #12]
 8006896:	e011      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800689c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068a0:	d10c      	bne.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	3304      	adds	r3, #4
 80068a6:	2101      	movs	r1, #1
 80068a8:	4618      	mov	r0, r3
 80068aa:	f000 f8f9 	bl	8006aa0 <RCCEx_PLLSAI1_Config>
 80068ae:	4603      	mov	r3, r0
 80068b0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80068b2:	7cfb      	ldrb	r3, [r7, #19]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d001      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80068b8:	7cfb      	ldrb	r3, [r7, #19]
 80068ba:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d04d      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068d0:	d108      	bne.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80068d2:	4b1a      	ldr	r3, [pc, #104]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068d8:	4a18      	ldr	r2, [pc, #96]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068de:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80068e2:	e012      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80068e4:	4b15      	ldr	r3, [pc, #84]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068ea:	4a14      	ldr	r2, [pc, #80]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068f0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80068f4:	4b11      	ldr	r3, [pc, #68]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006902:	490e      	ldr	r1, [pc, #56]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006904:	4313      	orrs	r3, r2
 8006906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800690e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006912:	d106      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006914:	4b09      	ldr	r3, [pc, #36]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	4a08      	ldr	r2, [pc, #32]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800691a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800691e:	60d3      	str	r3, [r2, #12]
 8006920:	e020      	b.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006926:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800692a:	d109      	bne.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800692c:	4b03      	ldr	r3, [pc, #12]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	4a02      	ldr	r2, [pc, #8]	@ (800693c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006932:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006936:	60d3      	str	r3, [r2, #12]
 8006938:	e014      	b.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800693a:	bf00      	nop
 800693c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006944:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006948:	d10c      	bne.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3304      	adds	r3, #4
 800694e:	2101      	movs	r1, #1
 8006950:	4618      	mov	r0, r3
 8006952:	f000 f8a5 	bl	8006aa0 <RCCEx_PLLSAI1_Config>
 8006956:	4603      	mov	r3, r0
 8006958:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800695a:	7cfb      	ldrb	r3, [r7, #19]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006960:	7cfb      	ldrb	r3, [r7, #19]
 8006962:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800696c:	2b00      	cmp	r3, #0
 800696e:	d028      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006970:	4b4a      	ldr	r3, [pc, #296]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006976:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800697e:	4947      	ldr	r1, [pc, #284]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006980:	4313      	orrs	r3, r2
 8006982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800698a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800698e:	d106      	bne.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006990:	4b42      	ldr	r3, [pc, #264]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	4a41      	ldr	r2, [pc, #260]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800699a:	60d3      	str	r3, [r2, #12]
 800699c:	e011      	b.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069a6:	d10c      	bne.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	3304      	adds	r3, #4
 80069ac:	2101      	movs	r1, #1
 80069ae:	4618      	mov	r0, r3
 80069b0:	f000 f876 	bl	8006aa0 <RCCEx_PLLSAI1_Config>
 80069b4:	4603      	mov	r3, r0
 80069b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069b8:	7cfb      	ldrb	r3, [r7, #19]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80069be:	7cfb      	ldrb	r3, [r7, #19]
 80069c0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d01e      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80069ce:	4b33      	ldr	r3, [pc, #204]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069de:	492f      	ldr	r1, [pc, #188]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069f0:	d10c      	bne.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	3304      	adds	r3, #4
 80069f6:	2102      	movs	r1, #2
 80069f8:	4618      	mov	r0, r3
 80069fa:	f000 f851 	bl	8006aa0 <RCCEx_PLLSAI1_Config>
 80069fe:	4603      	mov	r3, r0
 8006a00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a02:	7cfb      	ldrb	r3, [r7, #19]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006a08:	7cfb      	ldrb	r3, [r7, #19]
 8006a0a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00b      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a18:	4b20      	ldr	r3, [pc, #128]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a1e:	f023 0204 	bic.w	r2, r3, #4
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a28:	491c      	ldr	r1, [pc, #112]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006a3c:	4b17      	ldr	r3, [pc, #92]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a42:	f023 0218 	bic.w	r2, r3, #24
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a4c:	4913      	ldr	r1, [pc, #76]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d017      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006a60:	4b0e      	ldr	r3, [pc, #56]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a70:	490a      	ldr	r1, [pc, #40]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a72:	4313      	orrs	r3, r2
 8006a74:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a82:	d105      	bne.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a84:	4b05      	ldr	r3, [pc, #20]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	4a04      	ldr	r2, [pc, #16]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a8e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006a90:	7cbb      	ldrb	r3, [r7, #18]
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	40021000 	.word	0x40021000

08006aa0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006aae:	4b72      	ldr	r3, [pc, #456]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f003 0303 	and.w	r3, r3, #3
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00e      	beq.n	8006ad8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006aba:	4b6f      	ldr	r3, [pc, #444]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	f003 0203 	and.w	r2, r3, #3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d103      	bne.n	8006ad2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
       ||
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d142      	bne.n	8006b58 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	73fb      	strb	r3, [r7, #15]
 8006ad6:	e03f      	b.n	8006b58 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2b03      	cmp	r3, #3
 8006ade:	d018      	beq.n	8006b12 <RCCEx_PLLSAI1_Config+0x72>
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d825      	bhi.n	8006b30 <RCCEx_PLLSAI1_Config+0x90>
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d002      	beq.n	8006aee <RCCEx_PLLSAI1_Config+0x4e>
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d009      	beq.n	8006b00 <RCCEx_PLLSAI1_Config+0x60>
 8006aec:	e020      	b.n	8006b30 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006aee:	4b62      	ldr	r3, [pc, #392]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d11d      	bne.n	8006b36 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006afe:	e01a      	b.n	8006b36 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b00:	4b5d      	ldr	r3, [pc, #372]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d116      	bne.n	8006b3a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b10:	e013      	b.n	8006b3a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b12:	4b59      	ldr	r3, [pc, #356]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10f      	bne.n	8006b3e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b1e:	4b56      	ldr	r3, [pc, #344]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d109      	bne.n	8006b3e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b2e:	e006      	b.n	8006b3e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	73fb      	strb	r3, [r7, #15]
      break;
 8006b34:	e004      	b.n	8006b40 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b36:	bf00      	nop
 8006b38:	e002      	b.n	8006b40 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b3a:	bf00      	nop
 8006b3c:	e000      	b.n	8006b40 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b40:	7bfb      	ldrb	r3, [r7, #15]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d108      	bne.n	8006b58 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006b46:	4b4c      	ldr	r3, [pc, #304]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	f023 0203 	bic.w	r2, r3, #3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4949      	ldr	r1, [pc, #292]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f040 8086 	bne.w	8006c6c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006b60:	4b45      	ldr	r3, [pc, #276]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a44      	ldr	r2, [pc, #272]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b6c:	f7fb f87e 	bl	8001c6c <HAL_GetTick>
 8006b70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b72:	e009      	b.n	8006b88 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b74:	f7fb f87a 	bl	8001c6c <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d902      	bls.n	8006b88 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	73fb      	strb	r3, [r7, #15]
        break;
 8006b86:	e005      	b.n	8006b94 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b88:	4b3b      	ldr	r3, [pc, #236]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d1ef      	bne.n	8006b74 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006b94:	7bfb      	ldrb	r3, [r7, #15]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d168      	bne.n	8006c6c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d113      	bne.n	8006bc8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ba0:	4b35      	ldr	r3, [pc, #212]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ba2:	691a      	ldr	r2, [r3, #16]
 8006ba4:	4b35      	ldr	r3, [pc, #212]	@ (8006c7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6892      	ldr	r2, [r2, #8]
 8006bac:	0211      	lsls	r1, r2, #8
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	68d2      	ldr	r2, [r2, #12]
 8006bb2:	06d2      	lsls	r2, r2, #27
 8006bb4:	4311      	orrs	r1, r2
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	6852      	ldr	r2, [r2, #4]
 8006bba:	3a01      	subs	r2, #1
 8006bbc:	0112      	lsls	r2, r2, #4
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	492d      	ldr	r1, [pc, #180]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	610b      	str	r3, [r1, #16]
 8006bc6:	e02d      	b.n	8006c24 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d115      	bne.n	8006bfa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006bce:	4b2a      	ldr	r3, [pc, #168]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bd0:	691a      	ldr	r2, [r3, #16]
 8006bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8006c80 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	6892      	ldr	r2, [r2, #8]
 8006bda:	0211      	lsls	r1, r2, #8
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	6912      	ldr	r2, [r2, #16]
 8006be0:	0852      	lsrs	r2, r2, #1
 8006be2:	3a01      	subs	r2, #1
 8006be4:	0552      	lsls	r2, r2, #21
 8006be6:	4311      	orrs	r1, r2
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	6852      	ldr	r2, [r2, #4]
 8006bec:	3a01      	subs	r2, #1
 8006bee:	0112      	lsls	r2, r2, #4
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	4921      	ldr	r1, [pc, #132]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	610b      	str	r3, [r1, #16]
 8006bf8:	e014      	b.n	8006c24 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bfc:	691a      	ldr	r2, [r3, #16]
 8006bfe:	4b21      	ldr	r3, [pc, #132]	@ (8006c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c00:	4013      	ands	r3, r2
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	6892      	ldr	r2, [r2, #8]
 8006c06:	0211      	lsls	r1, r2, #8
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	6952      	ldr	r2, [r2, #20]
 8006c0c:	0852      	lsrs	r2, r2, #1
 8006c0e:	3a01      	subs	r2, #1
 8006c10:	0652      	lsls	r2, r2, #25
 8006c12:	4311      	orrs	r1, r2
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	6852      	ldr	r2, [r2, #4]
 8006c18:	3a01      	subs	r2, #1
 8006c1a:	0112      	lsls	r2, r2, #4
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	4916      	ldr	r1, [pc, #88]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006c24:	4b14      	ldr	r3, [pc, #80]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a13      	ldr	r2, [pc, #76]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c30:	f7fb f81c 	bl	8001c6c <HAL_GetTick>
 8006c34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c36:	e009      	b.n	8006c4c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c38:	f7fb f818 	bl	8001c6c <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d902      	bls.n	8006c4c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	73fb      	strb	r3, [r7, #15]
          break;
 8006c4a:	e005      	b.n	8006c58 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d0ef      	beq.n	8006c38 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006c58:	7bfb      	ldrb	r3, [r7, #15]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d106      	bne.n	8006c6c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006c5e:	4b06      	ldr	r3, [pc, #24]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c60:	691a      	ldr	r2, [r3, #16]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	4904      	ldr	r1, [pc, #16]	@ (8006c78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	40021000 	.word	0x40021000
 8006c7c:	07ff800f 	.word	0x07ff800f
 8006c80:	ff9f800f 	.word	0xff9f800f
 8006c84:	f9ff800f 	.word	0xf9ff800f

08006c88 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c92:	2300      	movs	r3, #0
 8006c94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006c96:	4b72      	ldr	r3, [pc, #456]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	f003 0303 	and.w	r3, r3, #3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d00e      	beq.n	8006cc0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006ca2:	4b6f      	ldr	r3, [pc, #444]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f003 0203 	and.w	r2, r3, #3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d103      	bne.n	8006cba <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
       ||
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d142      	bne.n	8006d40 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	73fb      	strb	r3, [r7, #15]
 8006cbe:	e03f      	b.n	8006d40 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b03      	cmp	r3, #3
 8006cc6:	d018      	beq.n	8006cfa <RCCEx_PLLSAI2_Config+0x72>
 8006cc8:	2b03      	cmp	r3, #3
 8006cca:	d825      	bhi.n	8006d18 <RCCEx_PLLSAI2_Config+0x90>
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d002      	beq.n	8006cd6 <RCCEx_PLLSAI2_Config+0x4e>
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d009      	beq.n	8006ce8 <RCCEx_PLLSAI2_Config+0x60>
 8006cd4:	e020      	b.n	8006d18 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006cd6:	4b62      	ldr	r3, [pc, #392]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0302 	and.w	r3, r3, #2
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d11d      	bne.n	8006d1e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ce6:	e01a      	b.n	8006d1e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006ce8:	4b5d      	ldr	r3, [pc, #372]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d116      	bne.n	8006d22 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006cf8:	e013      	b.n	8006d22 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006cfa:	4b59      	ldr	r3, [pc, #356]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10f      	bne.n	8006d26 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006d06:	4b56      	ldr	r3, [pc, #344]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d109      	bne.n	8006d26 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006d16:	e006      	b.n	8006d26 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d1c:	e004      	b.n	8006d28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d1e:	bf00      	nop
 8006d20:	e002      	b.n	8006d28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d22:	bf00      	nop
 8006d24:	e000      	b.n	8006d28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d26:	bf00      	nop
    }

    if(status == HAL_OK)
 8006d28:	7bfb      	ldrb	r3, [r7, #15]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d108      	bne.n	8006d40 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006d2e:	4b4c      	ldr	r3, [pc, #304]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	f023 0203 	bic.w	r2, r3, #3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4949      	ldr	r1, [pc, #292]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006d40:	7bfb      	ldrb	r3, [r7, #15]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f040 8086 	bne.w	8006e54 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006d48:	4b45      	ldr	r3, [pc, #276]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a44      	ldr	r2, [pc, #272]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d54:	f7fa ff8a 	bl	8001c6c <HAL_GetTick>
 8006d58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d5a:	e009      	b.n	8006d70 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d5c:	f7fa ff86 	bl	8001c6c <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d902      	bls.n	8006d70 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	73fb      	strb	r3, [r7, #15]
        break;
 8006d6e:	e005      	b.n	8006d7c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d70:	4b3b      	ldr	r3, [pc, #236]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1ef      	bne.n	8006d5c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006d7c:	7bfb      	ldrb	r3, [r7, #15]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d168      	bne.n	8006e54 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d113      	bne.n	8006db0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d88:	4b35      	ldr	r3, [pc, #212]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d8a:	695a      	ldr	r2, [r3, #20]
 8006d8c:	4b35      	ldr	r3, [pc, #212]	@ (8006e64 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006d8e:	4013      	ands	r3, r2
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	6892      	ldr	r2, [r2, #8]
 8006d94:	0211      	lsls	r1, r2, #8
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	68d2      	ldr	r2, [r2, #12]
 8006d9a:	06d2      	lsls	r2, r2, #27
 8006d9c:	4311      	orrs	r1, r2
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6852      	ldr	r2, [r2, #4]
 8006da2:	3a01      	subs	r2, #1
 8006da4:	0112      	lsls	r2, r2, #4
 8006da6:	430a      	orrs	r2, r1
 8006da8:	492d      	ldr	r1, [pc, #180]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	614b      	str	r3, [r1, #20]
 8006dae:	e02d      	b.n	8006e0c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d115      	bne.n	8006de2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006db6:	4b2a      	ldr	r3, [pc, #168]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006db8:	695a      	ldr	r2, [r3, #20]
 8006dba:	4b2b      	ldr	r3, [pc, #172]	@ (8006e68 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	6892      	ldr	r2, [r2, #8]
 8006dc2:	0211      	lsls	r1, r2, #8
 8006dc4:	687a      	ldr	r2, [r7, #4]
 8006dc6:	6912      	ldr	r2, [r2, #16]
 8006dc8:	0852      	lsrs	r2, r2, #1
 8006dca:	3a01      	subs	r2, #1
 8006dcc:	0552      	lsls	r2, r2, #21
 8006dce:	4311      	orrs	r1, r2
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	6852      	ldr	r2, [r2, #4]
 8006dd4:	3a01      	subs	r2, #1
 8006dd6:	0112      	lsls	r2, r2, #4
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	4921      	ldr	r1, [pc, #132]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	614b      	str	r3, [r1, #20]
 8006de0:	e014      	b.n	8006e0c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006de2:	4b1f      	ldr	r3, [pc, #124]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006de4:	695a      	ldr	r2, [r3, #20]
 8006de6:	4b21      	ldr	r3, [pc, #132]	@ (8006e6c <RCCEx_PLLSAI2_Config+0x1e4>)
 8006de8:	4013      	ands	r3, r2
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	6892      	ldr	r2, [r2, #8]
 8006dee:	0211      	lsls	r1, r2, #8
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	6952      	ldr	r2, [r2, #20]
 8006df4:	0852      	lsrs	r2, r2, #1
 8006df6:	3a01      	subs	r2, #1
 8006df8:	0652      	lsls	r2, r2, #25
 8006dfa:	4311      	orrs	r1, r2
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	6852      	ldr	r2, [r2, #4]
 8006e00:	3a01      	subs	r2, #1
 8006e02:	0112      	lsls	r2, r2, #4
 8006e04:	430a      	orrs	r2, r1
 8006e06:	4916      	ldr	r1, [pc, #88]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006e0c:	4b14      	ldr	r3, [pc, #80]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a13      	ldr	r2, [pc, #76]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e18:	f7fa ff28 	bl	8001c6c <HAL_GetTick>
 8006e1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e1e:	e009      	b.n	8006e34 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006e20:	f7fa ff24 	bl	8001c6c <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d902      	bls.n	8006e34 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	73fb      	strb	r3, [r7, #15]
          break;
 8006e32:	e005      	b.n	8006e40 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e34:	4b0a      	ldr	r3, [pc, #40]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d0ef      	beq.n	8006e20 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006e40:	7bfb      	ldrb	r3, [r7, #15]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d106      	bne.n	8006e54 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006e46:	4b06      	ldr	r3, [pc, #24]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e48:	695a      	ldr	r2, [r3, #20]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	4904      	ldr	r1, [pc, #16]	@ (8006e60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	40021000 	.word	0x40021000
 8006e64:	07ff800f 	.word	0x07ff800f
 8006e68:	ff9f800f 	.word	0xff9f800f
 8006e6c:	f9ff800f 	.word	0xf9ff800f

08006e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e049      	b.n	8006f16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d106      	bne.n	8006e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7fa fcba 	bl	8001810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	4619      	mov	r1, r3
 8006eae:	4610      	mov	r0, r2
 8006eb0:	f000 fb02 	bl	80074b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3708      	adds	r7, #8
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
	...

08006f20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d001      	beq.n	8006f38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e047      	b.n	8006fc8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a23      	ldr	r2, [pc, #140]	@ (8006fd4 <HAL_TIM_Base_Start+0xb4>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d01d      	beq.n	8006f86 <HAL_TIM_Base_Start+0x66>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f52:	d018      	beq.n	8006f86 <HAL_TIM_Base_Start+0x66>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a1f      	ldr	r2, [pc, #124]	@ (8006fd8 <HAL_TIM_Base_Start+0xb8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d013      	beq.n	8006f86 <HAL_TIM_Base_Start+0x66>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a1e      	ldr	r2, [pc, #120]	@ (8006fdc <HAL_TIM_Base_Start+0xbc>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d00e      	beq.n	8006f86 <HAL_TIM_Base_Start+0x66>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8006fe0 <HAL_TIM_Base_Start+0xc0>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d009      	beq.n	8006f86 <HAL_TIM_Base_Start+0x66>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a1b      	ldr	r2, [pc, #108]	@ (8006fe4 <HAL_TIM_Base_Start+0xc4>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d004      	beq.n	8006f86 <HAL_TIM_Base_Start+0x66>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a19      	ldr	r2, [pc, #100]	@ (8006fe8 <HAL_TIM_Base_Start+0xc8>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d115      	bne.n	8006fb2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	689a      	ldr	r2, [r3, #8]
 8006f8c:	4b17      	ldr	r3, [pc, #92]	@ (8006fec <HAL_TIM_Base_Start+0xcc>)
 8006f8e:	4013      	ands	r3, r2
 8006f90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2b06      	cmp	r3, #6
 8006f96:	d015      	beq.n	8006fc4 <HAL_TIM_Base_Start+0xa4>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f9e:	d011      	beq.n	8006fc4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f042 0201 	orr.w	r2, r2, #1
 8006fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb0:	e008      	b.n	8006fc4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f042 0201 	orr.w	r2, r2, #1
 8006fc0:	601a      	str	r2, [r3, #0]
 8006fc2:	e000      	b.n	8006fc6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr
 8006fd4:	40012c00 	.word	0x40012c00
 8006fd8:	40000400 	.word	0x40000400
 8006fdc:	40000800 	.word	0x40000800
 8006fe0:	40000c00 	.word	0x40000c00
 8006fe4:	40013400 	.word	0x40013400
 8006fe8:	40014000 	.word	0x40014000
 8006fec:	00010007 	.word	0x00010007

08006ff0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b01      	cmp	r3, #1
 8007002:	d001      	beq.n	8007008 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	e04f      	b.n	80070a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	68da      	ldr	r2, [r3, #12]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f042 0201 	orr.w	r2, r2, #1
 800701e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a23      	ldr	r2, [pc, #140]	@ (80070b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d01d      	beq.n	8007066 <HAL_TIM_Base_Start_IT+0x76>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007032:	d018      	beq.n	8007066 <HAL_TIM_Base_Start_IT+0x76>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a1f      	ldr	r2, [pc, #124]	@ (80070b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d013      	beq.n	8007066 <HAL_TIM_Base_Start_IT+0x76>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a1e      	ldr	r2, [pc, #120]	@ (80070bc <HAL_TIM_Base_Start_IT+0xcc>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d00e      	beq.n	8007066 <HAL_TIM_Base_Start_IT+0x76>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a1c      	ldr	r2, [pc, #112]	@ (80070c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d009      	beq.n	8007066 <HAL_TIM_Base_Start_IT+0x76>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a1b      	ldr	r2, [pc, #108]	@ (80070c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d004      	beq.n	8007066 <HAL_TIM_Base_Start_IT+0x76>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a19      	ldr	r2, [pc, #100]	@ (80070c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d115      	bne.n	8007092 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	689a      	ldr	r2, [r3, #8]
 800706c:	4b17      	ldr	r3, [pc, #92]	@ (80070cc <HAL_TIM_Base_Start_IT+0xdc>)
 800706e:	4013      	ands	r3, r2
 8007070:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2b06      	cmp	r3, #6
 8007076:	d015      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0xb4>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800707e:	d011      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f042 0201 	orr.w	r2, r2, #1
 800708e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007090:	e008      	b.n	80070a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f042 0201 	orr.w	r2, r2, #1
 80070a0:	601a      	str	r2, [r3, #0]
 80070a2:	e000      	b.n	80070a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3714      	adds	r7, #20
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr
 80070b4:	40012c00 	.word	0x40012c00
 80070b8:	40000400 	.word	0x40000400
 80070bc:	40000800 	.word	0x40000800
 80070c0:	40000c00 	.word	0x40000c00
 80070c4:	40013400 	.word	0x40013400
 80070c8:	40014000 	.word	0x40014000
 80070cc:	00010007 	.word	0x00010007

080070d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d020      	beq.n	8007134 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f003 0302 	and.w	r3, r3, #2
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d01b      	beq.n	8007134 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f06f 0202 	mvn.w	r2, #2
 8007104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	f003 0303 	and.w	r3, r3, #3
 8007116:	2b00      	cmp	r3, #0
 8007118:	d003      	beq.n	8007122 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f9ad 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 8007120:	e005      	b.n	800712e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f99f 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 f9b0 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	f003 0304 	and.w	r3, r3, #4
 800713a:	2b00      	cmp	r3, #0
 800713c:	d020      	beq.n	8007180 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f003 0304 	and.w	r3, r3, #4
 8007144:	2b00      	cmp	r3, #0
 8007146:	d01b      	beq.n	8007180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f06f 0204 	mvn.w	r2, #4
 8007150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2202      	movs	r2, #2
 8007156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f987 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 800716c:	e005      	b.n	800717a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f979 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 f98a 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	f003 0308 	and.w	r3, r3, #8
 8007186:	2b00      	cmp	r3, #0
 8007188:	d020      	beq.n	80071cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f003 0308 	and.w	r3, r3, #8
 8007190:	2b00      	cmp	r3, #0
 8007192:	d01b      	beq.n	80071cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f06f 0208 	mvn.w	r2, #8
 800719c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2204      	movs	r2, #4
 80071a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	f003 0303 	and.w	r3, r3, #3
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d003      	beq.n	80071ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f961 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 80071b8:	e005      	b.n	80071c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 f953 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f000 f964 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	f003 0310 	and.w	r3, r3, #16
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d020      	beq.n	8007218 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f003 0310 	and.w	r3, r3, #16
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d01b      	beq.n	8007218 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f06f 0210 	mvn.w	r2, #16
 80071e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2208      	movs	r2, #8
 80071ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d003      	beq.n	8007206 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f93b 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 8007204:	e005      	b.n	8007212 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f92d 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 f93e 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00c      	beq.n	800723c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d007      	beq.n	800723c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f06f 0201 	mvn.w	r2, #1
 8007234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f7f9 ff5e 	bl	80010f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00c      	beq.n	8007260 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724c:	2b00      	cmp	r3, #0
 800724e:	d007      	beq.n	8007260 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 faf2 	bl	8007844 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00c      	beq.n	8007284 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007270:	2b00      	cmp	r3, #0
 8007272:	d007      	beq.n	8007284 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800727c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 faea 	bl	8007858 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00c      	beq.n	80072a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007294:	2b00      	cmp	r3, #0
 8007296:	d007      	beq.n	80072a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f8fd 	bl	80074a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	f003 0320 	and.w	r3, r3, #32
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00c      	beq.n	80072cc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f003 0320 	and.w	r3, r3, #32
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d007      	beq.n	80072cc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f06f 0220 	mvn.w	r2, #32
 80072c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 fab2 	bl	8007830 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d101      	bne.n	80072f0 <HAL_TIM_ConfigClockSource+0x1c>
 80072ec:	2302      	movs	r3, #2
 80072ee:	e0b6      	b.n	800745e <HAL_TIM_ConfigClockSource+0x18a>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2202      	movs	r2, #2
 80072fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800730e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007312:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800731a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800732c:	d03e      	beq.n	80073ac <HAL_TIM_ConfigClockSource+0xd8>
 800732e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007332:	f200 8087 	bhi.w	8007444 <HAL_TIM_ConfigClockSource+0x170>
 8007336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800733a:	f000 8086 	beq.w	800744a <HAL_TIM_ConfigClockSource+0x176>
 800733e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007342:	d87f      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 8007344:	2b70      	cmp	r3, #112	@ 0x70
 8007346:	d01a      	beq.n	800737e <HAL_TIM_ConfigClockSource+0xaa>
 8007348:	2b70      	cmp	r3, #112	@ 0x70
 800734a:	d87b      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 800734c:	2b60      	cmp	r3, #96	@ 0x60
 800734e:	d050      	beq.n	80073f2 <HAL_TIM_ConfigClockSource+0x11e>
 8007350:	2b60      	cmp	r3, #96	@ 0x60
 8007352:	d877      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 8007354:	2b50      	cmp	r3, #80	@ 0x50
 8007356:	d03c      	beq.n	80073d2 <HAL_TIM_ConfigClockSource+0xfe>
 8007358:	2b50      	cmp	r3, #80	@ 0x50
 800735a:	d873      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 800735c:	2b40      	cmp	r3, #64	@ 0x40
 800735e:	d058      	beq.n	8007412 <HAL_TIM_ConfigClockSource+0x13e>
 8007360:	2b40      	cmp	r3, #64	@ 0x40
 8007362:	d86f      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 8007364:	2b30      	cmp	r3, #48	@ 0x30
 8007366:	d064      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15e>
 8007368:	2b30      	cmp	r3, #48	@ 0x30
 800736a:	d86b      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 800736c:	2b20      	cmp	r3, #32
 800736e:	d060      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15e>
 8007370:	2b20      	cmp	r3, #32
 8007372:	d867      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
 8007374:	2b00      	cmp	r3, #0
 8007376:	d05c      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15e>
 8007378:	2b10      	cmp	r3, #16
 800737a:	d05a      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15e>
 800737c:	e062      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800738e:	f000 f9a7 	bl	80076e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80073a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	609a      	str	r2, [r3, #8]
      break;
 80073aa:	e04f      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80073bc:	f000 f990 	bl	80076e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073ce:	609a      	str	r2, [r3, #8]
      break;
 80073d0:	e03c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073de:	461a      	mov	r2, r3
 80073e0:	f000 f904 	bl	80075ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	2150      	movs	r1, #80	@ 0x50
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 f95d 	bl	80076aa <TIM_ITRx_SetConfig>
      break;
 80073f0:	e02c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073fe:	461a      	mov	r2, r3
 8007400:	f000 f923 	bl	800764a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2160      	movs	r1, #96	@ 0x60
 800740a:	4618      	mov	r0, r3
 800740c:	f000 f94d 	bl	80076aa <TIM_ITRx_SetConfig>
      break;
 8007410:	e01c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800741e:	461a      	mov	r2, r3
 8007420:	f000 f8e4 	bl	80075ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2140      	movs	r1, #64	@ 0x40
 800742a:	4618      	mov	r0, r3
 800742c:	f000 f93d 	bl	80076aa <TIM_ITRx_SetConfig>
      break;
 8007430:	e00c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4619      	mov	r1, r3
 800743c:	4610      	mov	r0, r2
 800743e:	f000 f934 	bl	80076aa <TIM_ITRx_SetConfig>
      break;
 8007442:	e003      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	73fb      	strb	r3, [r7, #15]
      break;
 8007448:	e000      	b.n	800744c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800744a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007466:	b480      	push	{r7}
 8007468:	b083      	sub	sp, #12
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800746e:	bf00      	nop
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800747a:	b480      	push	{r7}
 800747c:	b083      	sub	sp, #12
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007482:	bf00      	nop
 8007484:	370c      	adds	r7, #12
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800748e:	b480      	push	{r7}
 8007490:	b083      	sub	sp, #12
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007496:	bf00      	nop
 8007498:	370c      	adds	r7, #12
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b083      	sub	sp, #12
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074aa:	bf00      	nop
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
	...

080074b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a40      	ldr	r2, [pc, #256]	@ (80075cc <TIM_Base_SetConfig+0x114>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d013      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074d6:	d00f      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a3d      	ldr	r2, [pc, #244]	@ (80075d0 <TIM_Base_SetConfig+0x118>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d00b      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4a3c      	ldr	r2, [pc, #240]	@ (80075d4 <TIM_Base_SetConfig+0x11c>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d007      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a3b      	ldr	r2, [pc, #236]	@ (80075d8 <TIM_Base_SetConfig+0x120>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d003      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a3a      	ldr	r2, [pc, #232]	@ (80075dc <TIM_Base_SetConfig+0x124>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d108      	bne.n	800750a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	4313      	orrs	r3, r2
 8007508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a2f      	ldr	r2, [pc, #188]	@ (80075cc <TIM_Base_SetConfig+0x114>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d01f      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007518:	d01b      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a2c      	ldr	r2, [pc, #176]	@ (80075d0 <TIM_Base_SetConfig+0x118>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d017      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a2b      	ldr	r2, [pc, #172]	@ (80075d4 <TIM_Base_SetConfig+0x11c>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d013      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a2a      	ldr	r2, [pc, #168]	@ (80075d8 <TIM_Base_SetConfig+0x120>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00f      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a29      	ldr	r2, [pc, #164]	@ (80075dc <TIM_Base_SetConfig+0x124>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00b      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a28      	ldr	r2, [pc, #160]	@ (80075e0 <TIM_Base_SetConfig+0x128>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d007      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a27      	ldr	r2, [pc, #156]	@ (80075e4 <TIM_Base_SetConfig+0x12c>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d003      	beq.n	8007552 <TIM_Base_SetConfig+0x9a>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a26      	ldr	r2, [pc, #152]	@ (80075e8 <TIM_Base_SetConfig+0x130>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d108      	bne.n	8007564 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	4313      	orrs	r3, r2
 8007562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	68fa      	ldr	r2, [r7, #12]
 8007576:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	689a      	ldr	r2, [r3, #8]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a10      	ldr	r2, [pc, #64]	@ (80075cc <TIM_Base_SetConfig+0x114>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d00f      	beq.n	80075b0 <TIM_Base_SetConfig+0xf8>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a12      	ldr	r2, [pc, #72]	@ (80075dc <TIM_Base_SetConfig+0x124>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d00b      	beq.n	80075b0 <TIM_Base_SetConfig+0xf8>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a11      	ldr	r2, [pc, #68]	@ (80075e0 <TIM_Base_SetConfig+0x128>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d007      	beq.n	80075b0 <TIM_Base_SetConfig+0xf8>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	4a10      	ldr	r2, [pc, #64]	@ (80075e4 <TIM_Base_SetConfig+0x12c>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d003      	beq.n	80075b0 <TIM_Base_SetConfig+0xf8>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4a0f      	ldr	r2, [pc, #60]	@ (80075e8 <TIM_Base_SetConfig+0x130>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d103      	bne.n	80075b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	691a      	ldr	r2, [r3, #16]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	615a      	str	r2, [r3, #20]
}
 80075be:	bf00      	nop
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	40012c00 	.word	0x40012c00
 80075d0:	40000400 	.word	0x40000400
 80075d4:	40000800 	.word	0x40000800
 80075d8:	40000c00 	.word	0x40000c00
 80075dc:	40013400 	.word	0x40013400
 80075e0:	40014000 	.word	0x40014000
 80075e4:	40014400 	.word	0x40014400
 80075e8:	40014800 	.word	0x40014800

080075ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	f023 0201 	bic.w	r2, r3, #1
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	011b      	lsls	r3, r3, #4
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	4313      	orrs	r3, r2
 8007620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f023 030a 	bic.w	r3, r3, #10
 8007628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4313      	orrs	r3, r2
 8007630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	621a      	str	r2, [r3, #32]
}
 800763e:	bf00      	nop
 8007640:	371c      	adds	r7, #28
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800764a:	b480      	push	{r7}
 800764c:	b087      	sub	sp, #28
 800764e:	af00      	add	r7, sp, #0
 8007650:	60f8      	str	r0, [r7, #12]
 8007652:	60b9      	str	r1, [r7, #8]
 8007654:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	f023 0210 	bic.w	r2, r3, #16
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007674:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	031b      	lsls	r3, r3, #12
 800767a:	693a      	ldr	r2, [r7, #16]
 800767c:	4313      	orrs	r3, r2
 800767e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007686:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	011b      	lsls	r3, r3, #4
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	4313      	orrs	r3, r2
 8007690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	621a      	str	r2, [r3, #32]
}
 800769e:	bf00      	nop
 80076a0:	371c      	adds	r7, #28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr

080076aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b085      	sub	sp, #20
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
 80076b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076c2:	683a      	ldr	r2, [r7, #0]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	f043 0307 	orr.w	r3, r3, #7
 80076cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	68fa      	ldr	r2, [r7, #12]
 80076d2:	609a      	str	r2, [r3, #8]
}
 80076d4:	bf00      	nop
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
 80076ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	021a      	lsls	r2, r3, #8
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	431a      	orrs	r2, r3
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	4313      	orrs	r3, r2
 8007708:	697a      	ldr	r2, [r7, #20]
 800770a:	4313      	orrs	r3, r2
 800770c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	609a      	str	r2, [r3, #8]
}
 8007714:	bf00      	nop
 8007716:	371c      	adds	r7, #28
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007730:	2b01      	cmp	r3, #1
 8007732:	d101      	bne.n	8007738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007734:	2302      	movs	r3, #2
 8007736:	e068      	b.n	800780a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2202      	movs	r2, #2
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a2e      	ldr	r2, [pc, #184]	@ (8007818 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d004      	beq.n	800776c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a2d      	ldr	r2, [pc, #180]	@ (800781c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d108      	bne.n	800777e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007772:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	4313      	orrs	r3, r2
 800777c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007784:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	4313      	orrs	r3, r2
 800778e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68fa      	ldr	r2, [r7, #12]
 8007796:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a1e      	ldr	r2, [pc, #120]	@ (8007818 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d01d      	beq.n	80077de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077aa:	d018      	beq.n	80077de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007820 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d013      	beq.n	80077de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007824 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d00e      	beq.n	80077de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a18      	ldr	r2, [pc, #96]	@ (8007828 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d009      	beq.n	80077de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a13      	ldr	r2, [pc, #76]	@ (800781c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d004      	beq.n	80077de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a14      	ldr	r2, [pc, #80]	@ (800782c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d10c      	bne.n	80077f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	68ba      	ldr	r2, [r7, #8]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3714      	adds	r7, #20
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	40012c00 	.word	0x40012c00
 800781c:	40013400 	.word	0x40013400
 8007820:	40000400 	.word	0x40000400
 8007824:	40000800 	.word	0x40000800
 8007828:	40000c00 	.word	0x40000c00
 800782c:	40014000 	.word	0x40014000

08007830 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e042      	b.n	8007904 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007884:	2b00      	cmp	r3, #0
 8007886:	d106      	bne.n	8007896 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f7fa f8ab 	bl	80019ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2224      	movs	r2, #36	@ 0x24
 800789a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f022 0201 	bic.w	r2, r2, #1
 80078ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d002      	beq.n	80078bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 ff42 	bl	8008740 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f000 fc43 	bl	8008148 <UART_SetConfig>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d101      	bne.n	80078cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e01b      	b.n	8007904 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685a      	ldr	r2, [r3, #4]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	689a      	ldr	r2, [r3, #8]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f042 0201 	orr.w	r2, r2, #1
 80078fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 ffc1 	bl	8008884 <UART_CheckIdleState>
 8007902:	4603      	mov	r3, r0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b08a      	sub	sp, #40	@ 0x28
 8007910:	af02      	add	r7, sp, #8
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	603b      	str	r3, [r7, #0]
 8007918:	4613      	mov	r3, r2
 800791a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007922:	2b20      	cmp	r3, #32
 8007924:	d17b      	bne.n	8007a1e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d002      	beq.n	8007932 <HAL_UART_Transmit+0x26>
 800792c:	88fb      	ldrh	r3, [r7, #6]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d101      	bne.n	8007936 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e074      	b.n	8007a20 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2221      	movs	r2, #33	@ 0x21
 8007942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007946:	f7fa f991 	bl	8001c6c <HAL_GetTick>
 800794a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	88fa      	ldrh	r2, [r7, #6]
 8007950:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	88fa      	ldrh	r2, [r7, #6]
 8007958:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007964:	d108      	bne.n	8007978 <HAL_UART_Transmit+0x6c>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d104      	bne.n	8007978 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800796e:	2300      	movs	r3, #0
 8007970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	61bb      	str	r3, [r7, #24]
 8007976:	e003      	b.n	8007980 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007980:	e030      	b.n	80079e4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2200      	movs	r2, #0
 800798a:	2180      	movs	r1, #128	@ 0x80
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f001 f823 	bl	80089d8 <UART_WaitOnFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d005      	beq.n	80079a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2220      	movs	r2, #32
 800799c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e03d      	b.n	8007a20 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10b      	bne.n	80079c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	881a      	ldrh	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079b6:	b292      	uxth	r2, r2
 80079b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	3302      	adds	r3, #2
 80079be:	61bb      	str	r3, [r7, #24]
 80079c0:	e007      	b.n	80079d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	781a      	ldrb	r2, [r3, #0]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	3301      	adds	r3, #1
 80079d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80079d8:	b29b      	uxth	r3, r3
 80079da:	3b01      	subs	r3, #1
 80079dc:	b29a      	uxth	r2, r3
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1c8      	bne.n	8007982 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	2200      	movs	r2, #0
 80079f8:	2140      	movs	r1, #64	@ 0x40
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 ffec 	bl	80089d8 <UART_WaitOnFlagUntilTimeout>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d005      	beq.n	8007a12 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007a0e:	2303      	movs	r3, #3
 8007a10:	e006      	b.n	8007a20 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2220      	movs	r2, #32
 8007a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	e000      	b.n	8007a20 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007a1e:	2302      	movs	r3, #2
  }
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3720      	adds	r7, #32
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b08a      	sub	sp, #40	@ 0x28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	4613      	mov	r3, r2
 8007a34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a3c:	2b20      	cmp	r3, #32
 8007a3e:	d137      	bne.n	8007ab0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <HAL_UART_Receive_IT+0x24>
 8007a46:	88fb      	ldrh	r3, [r7, #6]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e030      	b.n	8007ab2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2200      	movs	r2, #0
 8007a54:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a18      	ldr	r2, [pc, #96]	@ (8007abc <HAL_UART_Receive_IT+0x94>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d01f      	beq.n	8007aa0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d018      	beq.n	8007aa0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	e853 3f00 	ldrex	r3, [r3]
 8007a7a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	461a      	mov	r2, r3
 8007a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8c:	623b      	str	r3, [r7, #32]
 8007a8e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a90:	69f9      	ldr	r1, [r7, #28]
 8007a92:	6a3a      	ldr	r2, [r7, #32]
 8007a94:	e841 2300 	strex	r3, r2, [r1]
 8007a98:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1e6      	bne.n	8007a6e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007aa0:	88fb      	ldrh	r3, [r7, #6]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	68b9      	ldr	r1, [r7, #8]
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f000 fffe 	bl	8008aa8 <UART_Start_Receive_IT>
 8007aac:	4603      	mov	r3, r0
 8007aae:	e000      	b.n	8007ab2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ab0:	2302      	movs	r3, #2
  }
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3728      	adds	r7, #40	@ 0x28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40008000 	.word	0x40008000

08007ac0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b0ba      	sub	sp, #232	@ 0xe8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007ae6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007aea:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007aee:	4013      	ands	r3, r2
 8007af0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007af4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d11b      	bne.n	8007b34 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b00:	f003 0320 	and.w	r3, r3, #32
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d015      	beq.n	8007b34 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b0c:	f003 0320 	and.w	r3, r3, #32
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d105      	bne.n	8007b20 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007b14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d009      	beq.n	8007b34 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 82e3 	beq.w	80080f0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	4798      	blx	r3
      }
      return;
 8007b32:	e2dd      	b.n	80080f0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007b34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f000 8123 	beq.w	8007d84 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007b3e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007b42:	4b8d      	ldr	r3, [pc, #564]	@ (8007d78 <HAL_UART_IRQHandler+0x2b8>)
 8007b44:	4013      	ands	r3, r2
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d106      	bne.n	8007b58 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007b4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007b4e:	4b8b      	ldr	r3, [pc, #556]	@ (8007d7c <HAL_UART_IRQHandler+0x2bc>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f000 8116 	beq.w	8007d84 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b5c:	f003 0301 	and.w	r3, r3, #1
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d011      	beq.n	8007b88 <HAL_UART_IRQHandler+0xc8>
 8007b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00b      	beq.n	8007b88 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2201      	movs	r2, #1
 8007b76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b7e:	f043 0201 	orr.w	r2, r3, #1
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b8c:	f003 0302 	and.w	r3, r3, #2
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d011      	beq.n	8007bb8 <HAL_UART_IRQHandler+0xf8>
 8007b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b98:	f003 0301 	and.w	r3, r3, #1
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d00b      	beq.n	8007bb8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bae:	f043 0204 	orr.w	r2, r3, #4
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bbc:	f003 0304 	and.w	r3, r3, #4
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d011      	beq.n	8007be8 <HAL_UART_IRQHandler+0x128>
 8007bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bc8:	f003 0301 	and.w	r3, r3, #1
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d00b      	beq.n	8007be8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2204      	movs	r2, #4
 8007bd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bde:	f043 0202 	orr.w	r2, r3, #2
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bec:	f003 0308 	and.w	r3, r3, #8
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d017      	beq.n	8007c24 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bf8:	f003 0320 	and.w	r3, r3, #32
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d105      	bne.n	8007c0c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007c00:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007c04:	4b5c      	ldr	r3, [pc, #368]	@ (8007d78 <HAL_UART_IRQHandler+0x2b8>)
 8007c06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00b      	beq.n	8007c24 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2208      	movs	r2, #8
 8007c12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c1a:	f043 0208 	orr.w	r2, r3, #8
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d012      	beq.n	8007c56 <HAL_UART_IRQHandler+0x196>
 8007c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00c      	beq.n	8007c56 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c4c:	f043 0220 	orr.w	r2, r3, #32
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 8249 	beq.w	80080f4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c66:	f003 0320 	and.w	r3, r3, #32
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d013      	beq.n	8007c96 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c72:	f003 0320 	and.w	r3, r3, #32
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d105      	bne.n	8007c86 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007c7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d007      	beq.n	8007c96 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d003      	beq.n	8007c96 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c9c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007caa:	2b40      	cmp	r3, #64	@ 0x40
 8007cac:	d005      	beq.n	8007cba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007cae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007cb2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d054      	beq.n	8007d64 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f001 f816 	bl	8008cec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cca:	2b40      	cmp	r3, #64	@ 0x40
 8007ccc:	d146      	bne.n	8007d5c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3308      	adds	r3, #8
 8007cd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cdc:	e853 3f00 	ldrex	r3, [r3]
 8007ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ce8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	3308      	adds	r3, #8
 8007cf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007cfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007d06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007d0a:	e841 2300 	strex	r3, r2, [r1]
 8007d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007d12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1d9      	bne.n	8007cce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d017      	beq.n	8007d54 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d2a:	4a15      	ldr	r2, [pc, #84]	@ (8007d80 <HAL_UART_IRQHandler+0x2c0>)
 8007d2c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7fb fe34 	bl	80039a2 <HAL_DMA_Abort_IT>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d019      	beq.n	8007d74 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007d4e:	4610      	mov	r0, r2
 8007d50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d52:	e00f      	b.n	8007d74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 f9e1 	bl	800811c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d5a:	e00b      	b.n	8007d74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 f9dd 	bl	800811c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d62:	e007      	b.n	8007d74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f000 f9d9 	bl	800811c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007d72:	e1bf      	b.n	80080f4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d74:	bf00      	nop
    return;
 8007d76:	e1bd      	b.n	80080f4 <HAL_UART_IRQHandler+0x634>
 8007d78:	10000001 	.word	0x10000001
 8007d7c:	04000120 	.word	0x04000120
 8007d80:	08008db9 	.word	0x08008db9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	f040 8153 	bne.w	8008034 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d92:	f003 0310 	and.w	r3, r3, #16
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 814c 	beq.w	8008034 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007da0:	f003 0310 	and.w	r3, r3, #16
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 8145 	beq.w	8008034 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2210      	movs	r2, #16
 8007db0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dbc:	2b40      	cmp	r3, #64	@ 0x40
 8007dbe:	f040 80bb 	bne.w	8007f38 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007dd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 818f 	beq.w	80080f8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007de0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007de4:	429a      	cmp	r2, r3
 8007de6:	f080 8187 	bcs.w	80080f8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007df0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0320 	and.w	r3, r3, #32
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f040 8087 	bne.w	8007f16 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007e14:	e853 3f00 	ldrex	r3, [r3]
 8007e18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007e1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007e32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e36:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007e3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007e42:	e841 2300 	strex	r3, r2, [r1]
 8007e46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007e4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d1da      	bne.n	8007e08 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	3308      	adds	r3, #8
 8007e58:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e5c:	e853 3f00 	ldrex	r3, [r3]
 8007e60:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007e62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e64:	f023 0301 	bic.w	r3, r3, #1
 8007e68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3308      	adds	r3, #8
 8007e72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007e76:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007e7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007e7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007e82:	e841 2300 	strex	r3, r2, [r1]
 8007e86:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007e88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d1e1      	bne.n	8007e52 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	3308      	adds	r3, #8
 8007e94:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e98:	e853 3f00 	ldrex	r3, [r3]
 8007e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	3308      	adds	r3, #8
 8007eae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007eb2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007eb8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ec0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e3      	bne.n	8007e8e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2220      	movs	r2, #32
 8007eca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ee4:	f023 0310 	bic.w	r3, r3, #16
 8007ee8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ef8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007efc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007efe:	e841 2300 	strex	r3, r2, [r1]
 8007f02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007f04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1e4      	bne.n	8007ed4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7fb fcea 	bl	80038ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2202      	movs	r2, #2
 8007f1a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	4619      	mov	r1, r3
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 f8fd 	bl	8008130 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007f36:	e0df      	b.n	80080f8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 80d1 	beq.w	80080fc <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007f5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 80cc 	beq.w	80080fc <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6c:	e853 3f00 	ldrex	r3, [r3]
 8007f70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	461a      	mov	r2, r3
 8007f82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f86:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f88:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f8e:	e841 2300 	strex	r3, r2, [r1]
 8007f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d1e4      	bne.n	8007f64 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3308      	adds	r3, #8
 8007fa0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	623b      	str	r3, [r7, #32]
   return(result);
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fb0:	f023 0301 	bic.w	r3, r3, #1
 8007fb4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	3308      	adds	r3, #8
 8007fbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007fc2:	633a      	str	r2, [r7, #48]	@ 0x30
 8007fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e1      	bne.n	8007f9a <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	e853 3f00 	ldrex	r3, [r3]
 8007ff6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f023 0310 	bic.w	r3, r3, #16
 8007ffe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	461a      	mov	r2, r3
 8008008:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800800c:	61fb      	str	r3, [r7, #28]
 800800e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008010:	69b9      	ldr	r1, [r7, #24]
 8008012:	69fa      	ldr	r2, [r7, #28]
 8008014:	e841 2300 	strex	r3, r2, [r1]
 8008018:	617b      	str	r3, [r7, #20]
   return(result);
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1e4      	bne.n	8007fea <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2202      	movs	r2, #2
 8008024:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008026:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800802a:	4619      	mov	r1, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f87f 	bl	8008130 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008032:	e063      	b.n	80080fc <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008038:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00e      	beq.n	800805e <HAL_UART_IRQHandler+0x59e>
 8008040:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008044:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008048:	2b00      	cmp	r3, #0
 800804a:	d008      	beq.n	800805e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008054:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f001 fc14 	bl	8009884 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800805c:	e051      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800805e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008066:	2b00      	cmp	r3, #0
 8008068:	d014      	beq.n	8008094 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800806a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800806e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008072:	2b00      	cmp	r3, #0
 8008074:	d105      	bne.n	8008082 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800807a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d008      	beq.n	8008094 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008086:	2b00      	cmp	r3, #0
 8008088:	d03a      	beq.n	8008100 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	4798      	blx	r3
    }
    return;
 8008092:	e035      	b.n	8008100 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800809c:	2b00      	cmp	r3, #0
 800809e:	d009      	beq.n	80080b4 <HAL_UART_IRQHandler+0x5f4>
 80080a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d003      	beq.n	80080b4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 fe99 	bl	8008de4 <UART_EndTransmit_IT>
    return;
 80080b2:	e026      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80080b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d009      	beq.n	80080d4 <HAL_UART_IRQHandler+0x614>
 80080c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080c4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d003      	beq.n	80080d4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f001 fbed 	bl	80098ac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80080d2:	e016      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80080d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d010      	beq.n	8008102 <HAL_UART_IRQHandler+0x642>
 80080e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	da0c      	bge.n	8008102 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f001 fbd5 	bl	8009898 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80080ee:	e008      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
      return;
 80080f0:	bf00      	nop
 80080f2:	e006      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
    return;
 80080f4:	bf00      	nop
 80080f6:	e004      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
      return;
 80080f8:	bf00      	nop
 80080fa:	e002      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
      return;
 80080fc:	bf00      	nop
 80080fe:	e000      	b.n	8008102 <HAL_UART_IRQHandler+0x642>
    return;
 8008100:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8008102:	37e8      	adds	r7, #232	@ 0xe8
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008110:	bf00      	nop
 8008112:	370c      	adds	r7, #12
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr

0800811c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800813c:	bf00      	nop
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800814c:	b08c      	sub	sp, #48	@ 0x30
 800814e:	af00      	add	r7, sp, #0
 8008150:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008152:	2300      	movs	r3, #0
 8008154:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	689a      	ldr	r2, [r3, #8]
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	431a      	orrs	r2, r3
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	431a      	orrs	r2, r3
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	69db      	ldr	r3, [r3, #28]
 800816c:	4313      	orrs	r3, r2
 800816e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	4baa      	ldr	r3, [pc, #680]	@ (8008420 <UART_SetConfig+0x2d8>)
 8008178:	4013      	ands	r3, r2
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	6812      	ldr	r2, [r2, #0]
 800817e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008180:	430b      	orrs	r3, r1
 8008182:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	68da      	ldr	r2, [r3, #12]
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	430a      	orrs	r2, r1
 8008198:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a9f      	ldr	r2, [pc, #636]	@ (8008424 <UART_SetConfig+0x2dc>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d004      	beq.n	80081b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081b0:	4313      	orrs	r3, r2
 80081b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80081be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	6812      	ldr	r2, [r2, #0]
 80081c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081c8:	430b      	orrs	r3, r1
 80081ca:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d2:	f023 010f 	bic.w	r1, r3, #15
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	430a      	orrs	r2, r1
 80081e0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a90      	ldr	r2, [pc, #576]	@ (8008428 <UART_SetConfig+0x2e0>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d125      	bne.n	8008238 <UART_SetConfig+0xf0>
 80081ec:	4b8f      	ldr	r3, [pc, #572]	@ (800842c <UART_SetConfig+0x2e4>)
 80081ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081f2:	f003 0303 	and.w	r3, r3, #3
 80081f6:	2b03      	cmp	r3, #3
 80081f8:	d81a      	bhi.n	8008230 <UART_SetConfig+0xe8>
 80081fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008200 <UART_SetConfig+0xb8>)
 80081fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008200:	08008211 	.word	0x08008211
 8008204:	08008221 	.word	0x08008221
 8008208:	08008219 	.word	0x08008219
 800820c:	08008229 	.word	0x08008229
 8008210:	2301      	movs	r3, #1
 8008212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008216:	e116      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008218:	2302      	movs	r3, #2
 800821a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800821e:	e112      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008220:	2304      	movs	r3, #4
 8008222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008226:	e10e      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008228:	2308      	movs	r3, #8
 800822a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800822e:	e10a      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008230:	2310      	movs	r3, #16
 8008232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008236:	e106      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a7c      	ldr	r2, [pc, #496]	@ (8008430 <UART_SetConfig+0x2e8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d138      	bne.n	80082b4 <UART_SetConfig+0x16c>
 8008242:	4b7a      	ldr	r3, [pc, #488]	@ (800842c <UART_SetConfig+0x2e4>)
 8008244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008248:	f003 030c 	and.w	r3, r3, #12
 800824c:	2b0c      	cmp	r3, #12
 800824e:	d82d      	bhi.n	80082ac <UART_SetConfig+0x164>
 8008250:	a201      	add	r2, pc, #4	@ (adr r2, 8008258 <UART_SetConfig+0x110>)
 8008252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008256:	bf00      	nop
 8008258:	0800828d 	.word	0x0800828d
 800825c:	080082ad 	.word	0x080082ad
 8008260:	080082ad 	.word	0x080082ad
 8008264:	080082ad 	.word	0x080082ad
 8008268:	0800829d 	.word	0x0800829d
 800826c:	080082ad 	.word	0x080082ad
 8008270:	080082ad 	.word	0x080082ad
 8008274:	080082ad 	.word	0x080082ad
 8008278:	08008295 	.word	0x08008295
 800827c:	080082ad 	.word	0x080082ad
 8008280:	080082ad 	.word	0x080082ad
 8008284:	080082ad 	.word	0x080082ad
 8008288:	080082a5 	.word	0x080082a5
 800828c:	2300      	movs	r3, #0
 800828e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008292:	e0d8      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008294:	2302      	movs	r3, #2
 8008296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800829a:	e0d4      	b.n	8008446 <UART_SetConfig+0x2fe>
 800829c:	2304      	movs	r3, #4
 800829e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082a2:	e0d0      	b.n	8008446 <UART_SetConfig+0x2fe>
 80082a4:	2308      	movs	r3, #8
 80082a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082aa:	e0cc      	b.n	8008446 <UART_SetConfig+0x2fe>
 80082ac:	2310      	movs	r3, #16
 80082ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082b2:	e0c8      	b.n	8008446 <UART_SetConfig+0x2fe>
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a5e      	ldr	r2, [pc, #376]	@ (8008434 <UART_SetConfig+0x2ec>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d125      	bne.n	800830a <UART_SetConfig+0x1c2>
 80082be:	4b5b      	ldr	r3, [pc, #364]	@ (800842c <UART_SetConfig+0x2e4>)
 80082c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80082c8:	2b30      	cmp	r3, #48	@ 0x30
 80082ca:	d016      	beq.n	80082fa <UART_SetConfig+0x1b2>
 80082cc:	2b30      	cmp	r3, #48	@ 0x30
 80082ce:	d818      	bhi.n	8008302 <UART_SetConfig+0x1ba>
 80082d0:	2b20      	cmp	r3, #32
 80082d2:	d00a      	beq.n	80082ea <UART_SetConfig+0x1a2>
 80082d4:	2b20      	cmp	r3, #32
 80082d6:	d814      	bhi.n	8008302 <UART_SetConfig+0x1ba>
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d002      	beq.n	80082e2 <UART_SetConfig+0x19a>
 80082dc:	2b10      	cmp	r3, #16
 80082de:	d008      	beq.n	80082f2 <UART_SetConfig+0x1aa>
 80082e0:	e00f      	b.n	8008302 <UART_SetConfig+0x1ba>
 80082e2:	2300      	movs	r3, #0
 80082e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e8:	e0ad      	b.n	8008446 <UART_SetConfig+0x2fe>
 80082ea:	2302      	movs	r3, #2
 80082ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f0:	e0a9      	b.n	8008446 <UART_SetConfig+0x2fe>
 80082f2:	2304      	movs	r3, #4
 80082f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f8:	e0a5      	b.n	8008446 <UART_SetConfig+0x2fe>
 80082fa:	2308      	movs	r3, #8
 80082fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008300:	e0a1      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008302:	2310      	movs	r3, #16
 8008304:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008308:	e09d      	b.n	8008446 <UART_SetConfig+0x2fe>
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a4a      	ldr	r2, [pc, #296]	@ (8008438 <UART_SetConfig+0x2f0>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d125      	bne.n	8008360 <UART_SetConfig+0x218>
 8008314:	4b45      	ldr	r3, [pc, #276]	@ (800842c <UART_SetConfig+0x2e4>)
 8008316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800831e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008320:	d016      	beq.n	8008350 <UART_SetConfig+0x208>
 8008322:	2bc0      	cmp	r3, #192	@ 0xc0
 8008324:	d818      	bhi.n	8008358 <UART_SetConfig+0x210>
 8008326:	2b80      	cmp	r3, #128	@ 0x80
 8008328:	d00a      	beq.n	8008340 <UART_SetConfig+0x1f8>
 800832a:	2b80      	cmp	r3, #128	@ 0x80
 800832c:	d814      	bhi.n	8008358 <UART_SetConfig+0x210>
 800832e:	2b00      	cmp	r3, #0
 8008330:	d002      	beq.n	8008338 <UART_SetConfig+0x1f0>
 8008332:	2b40      	cmp	r3, #64	@ 0x40
 8008334:	d008      	beq.n	8008348 <UART_SetConfig+0x200>
 8008336:	e00f      	b.n	8008358 <UART_SetConfig+0x210>
 8008338:	2300      	movs	r3, #0
 800833a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800833e:	e082      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008340:	2302      	movs	r3, #2
 8008342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008346:	e07e      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008348:	2304      	movs	r3, #4
 800834a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800834e:	e07a      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008350:	2308      	movs	r3, #8
 8008352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008356:	e076      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008358:	2310      	movs	r3, #16
 800835a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800835e:	e072      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a35      	ldr	r2, [pc, #212]	@ (800843c <UART_SetConfig+0x2f4>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d12a      	bne.n	80083c0 <UART_SetConfig+0x278>
 800836a:	4b30      	ldr	r3, [pc, #192]	@ (800842c <UART_SetConfig+0x2e4>)
 800836c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008370:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008374:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008378:	d01a      	beq.n	80083b0 <UART_SetConfig+0x268>
 800837a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800837e:	d81b      	bhi.n	80083b8 <UART_SetConfig+0x270>
 8008380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008384:	d00c      	beq.n	80083a0 <UART_SetConfig+0x258>
 8008386:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800838a:	d815      	bhi.n	80083b8 <UART_SetConfig+0x270>
 800838c:	2b00      	cmp	r3, #0
 800838e:	d003      	beq.n	8008398 <UART_SetConfig+0x250>
 8008390:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008394:	d008      	beq.n	80083a8 <UART_SetConfig+0x260>
 8008396:	e00f      	b.n	80083b8 <UART_SetConfig+0x270>
 8008398:	2300      	movs	r3, #0
 800839a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800839e:	e052      	b.n	8008446 <UART_SetConfig+0x2fe>
 80083a0:	2302      	movs	r3, #2
 80083a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083a6:	e04e      	b.n	8008446 <UART_SetConfig+0x2fe>
 80083a8:	2304      	movs	r3, #4
 80083aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ae:	e04a      	b.n	8008446 <UART_SetConfig+0x2fe>
 80083b0:	2308      	movs	r3, #8
 80083b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083b6:	e046      	b.n	8008446 <UART_SetConfig+0x2fe>
 80083b8:	2310      	movs	r3, #16
 80083ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083be:	e042      	b.n	8008446 <UART_SetConfig+0x2fe>
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a17      	ldr	r2, [pc, #92]	@ (8008424 <UART_SetConfig+0x2dc>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d13a      	bne.n	8008440 <UART_SetConfig+0x2f8>
 80083ca:	4b18      	ldr	r3, [pc, #96]	@ (800842c <UART_SetConfig+0x2e4>)
 80083cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80083d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80083d8:	d01a      	beq.n	8008410 <UART_SetConfig+0x2c8>
 80083da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80083de:	d81b      	bhi.n	8008418 <UART_SetConfig+0x2d0>
 80083e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083e4:	d00c      	beq.n	8008400 <UART_SetConfig+0x2b8>
 80083e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083ea:	d815      	bhi.n	8008418 <UART_SetConfig+0x2d0>
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d003      	beq.n	80083f8 <UART_SetConfig+0x2b0>
 80083f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083f4:	d008      	beq.n	8008408 <UART_SetConfig+0x2c0>
 80083f6:	e00f      	b.n	8008418 <UART_SetConfig+0x2d0>
 80083f8:	2300      	movs	r3, #0
 80083fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083fe:	e022      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008400:	2302      	movs	r3, #2
 8008402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008406:	e01e      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008408:	2304      	movs	r3, #4
 800840a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800840e:	e01a      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008410:	2308      	movs	r3, #8
 8008412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008416:	e016      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008418:	2310      	movs	r3, #16
 800841a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800841e:	e012      	b.n	8008446 <UART_SetConfig+0x2fe>
 8008420:	cfff69f3 	.word	0xcfff69f3
 8008424:	40008000 	.word	0x40008000
 8008428:	40013800 	.word	0x40013800
 800842c:	40021000 	.word	0x40021000
 8008430:	40004400 	.word	0x40004400
 8008434:	40004800 	.word	0x40004800
 8008438:	40004c00 	.word	0x40004c00
 800843c:	40005000 	.word	0x40005000
 8008440:	2310      	movs	r3, #16
 8008442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4aae      	ldr	r2, [pc, #696]	@ (8008704 <UART_SetConfig+0x5bc>)
 800844c:	4293      	cmp	r3, r2
 800844e:	f040 8097 	bne.w	8008580 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008452:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008456:	2b08      	cmp	r3, #8
 8008458:	d823      	bhi.n	80084a2 <UART_SetConfig+0x35a>
 800845a:	a201      	add	r2, pc, #4	@ (adr r2, 8008460 <UART_SetConfig+0x318>)
 800845c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008460:	08008485 	.word	0x08008485
 8008464:	080084a3 	.word	0x080084a3
 8008468:	0800848d 	.word	0x0800848d
 800846c:	080084a3 	.word	0x080084a3
 8008470:	08008493 	.word	0x08008493
 8008474:	080084a3 	.word	0x080084a3
 8008478:	080084a3 	.word	0x080084a3
 800847c:	080084a3 	.word	0x080084a3
 8008480:	0800849b 	.word	0x0800849b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008484:	f7fd fef0 	bl	8006268 <HAL_RCC_GetPCLK1Freq>
 8008488:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800848a:	e010      	b.n	80084ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800848c:	4b9e      	ldr	r3, [pc, #632]	@ (8008708 <UART_SetConfig+0x5c0>)
 800848e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008490:	e00d      	b.n	80084ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008492:	f7fd fe51 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 8008496:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008498:	e009      	b.n	80084ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800849a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800849e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084a0:	e005      	b.n	80084ae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80084a2:	2300      	movs	r3, #0
 80084a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80084ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 8130 	beq.w	8008716 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ba:	4a94      	ldr	r2, [pc, #592]	@ (800870c <UART_SetConfig+0x5c4>)
 80084bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084c0:	461a      	mov	r2, r3
 80084c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80084c8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	4613      	mov	r3, r2
 80084d0:	005b      	lsls	r3, r3, #1
 80084d2:	4413      	add	r3, r2
 80084d4:	69ba      	ldr	r2, [r7, #24]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d305      	bcc.n	80084e6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084e0:	69ba      	ldr	r2, [r7, #24]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d903      	bls.n	80084ee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084ec:	e113      	b.n	8008716 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f0:	2200      	movs	r2, #0
 80084f2:	60bb      	str	r3, [r7, #8]
 80084f4:	60fa      	str	r2, [r7, #12]
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084fa:	4a84      	ldr	r2, [pc, #528]	@ (800870c <UART_SetConfig+0x5c4>)
 80084fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008500:	b29b      	uxth	r3, r3
 8008502:	2200      	movs	r2, #0
 8008504:	603b      	str	r3, [r7, #0]
 8008506:	607a      	str	r2, [r7, #4]
 8008508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800850c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008510:	f7f7 fe74 	bl	80001fc <__aeabi_uldivmod>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4610      	mov	r0, r2
 800851a:	4619      	mov	r1, r3
 800851c:	f04f 0200 	mov.w	r2, #0
 8008520:	f04f 0300 	mov.w	r3, #0
 8008524:	020b      	lsls	r3, r1, #8
 8008526:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800852a:	0202      	lsls	r2, r0, #8
 800852c:	6979      	ldr	r1, [r7, #20]
 800852e:	6849      	ldr	r1, [r1, #4]
 8008530:	0849      	lsrs	r1, r1, #1
 8008532:	2000      	movs	r0, #0
 8008534:	460c      	mov	r4, r1
 8008536:	4605      	mov	r5, r0
 8008538:	eb12 0804 	adds.w	r8, r2, r4
 800853c:	eb43 0905 	adc.w	r9, r3, r5
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	469a      	mov	sl, r3
 8008548:	4693      	mov	fp, r2
 800854a:	4652      	mov	r2, sl
 800854c:	465b      	mov	r3, fp
 800854e:	4640      	mov	r0, r8
 8008550:	4649      	mov	r1, r9
 8008552:	f7f7 fe53 	bl	80001fc <__aeabi_uldivmod>
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	4613      	mov	r3, r2
 800855c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800855e:	6a3b      	ldr	r3, [r7, #32]
 8008560:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008564:	d308      	bcc.n	8008578 <UART_SetConfig+0x430>
 8008566:	6a3b      	ldr	r3, [r7, #32]
 8008568:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800856c:	d204      	bcs.n	8008578 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6a3a      	ldr	r2, [r7, #32]
 8008574:	60da      	str	r2, [r3, #12]
 8008576:	e0ce      	b.n	8008716 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800857e:	e0ca      	b.n	8008716 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	69db      	ldr	r3, [r3, #28]
 8008584:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008588:	d166      	bne.n	8008658 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800858a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800858e:	2b08      	cmp	r3, #8
 8008590:	d827      	bhi.n	80085e2 <UART_SetConfig+0x49a>
 8008592:	a201      	add	r2, pc, #4	@ (adr r2, 8008598 <UART_SetConfig+0x450>)
 8008594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008598:	080085bd 	.word	0x080085bd
 800859c:	080085c5 	.word	0x080085c5
 80085a0:	080085cd 	.word	0x080085cd
 80085a4:	080085e3 	.word	0x080085e3
 80085a8:	080085d3 	.word	0x080085d3
 80085ac:	080085e3 	.word	0x080085e3
 80085b0:	080085e3 	.word	0x080085e3
 80085b4:	080085e3 	.word	0x080085e3
 80085b8:	080085db 	.word	0x080085db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085bc:	f7fd fe54 	bl	8006268 <HAL_RCC_GetPCLK1Freq>
 80085c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085c2:	e014      	b.n	80085ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085c4:	f7fd fe66 	bl	8006294 <HAL_RCC_GetPCLK2Freq>
 80085c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085ca:	e010      	b.n	80085ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085cc:	4b4e      	ldr	r3, [pc, #312]	@ (8008708 <UART_SetConfig+0x5c0>)
 80085ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085d0:	e00d      	b.n	80085ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085d2:	f7fd fdb1 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 80085d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085d8:	e009      	b.n	80085ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085e0:	e005      	b.n	80085ee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80085ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80085ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	f000 8090 	beq.w	8008716 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fa:	4a44      	ldr	r2, [pc, #272]	@ (800870c <UART_SetConfig+0x5c4>)
 80085fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008600:	461a      	mov	r2, r3
 8008602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008604:	fbb3 f3f2 	udiv	r3, r3, r2
 8008608:	005a      	lsls	r2, r3, #1
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	085b      	lsrs	r3, r3, #1
 8008610:	441a      	add	r2, r3
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	fbb2 f3f3 	udiv	r3, r2, r3
 800861a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800861c:	6a3b      	ldr	r3, [r7, #32]
 800861e:	2b0f      	cmp	r3, #15
 8008620:	d916      	bls.n	8008650 <UART_SetConfig+0x508>
 8008622:	6a3b      	ldr	r3, [r7, #32]
 8008624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008628:	d212      	bcs.n	8008650 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800862a:	6a3b      	ldr	r3, [r7, #32]
 800862c:	b29b      	uxth	r3, r3
 800862e:	f023 030f 	bic.w	r3, r3, #15
 8008632:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008634:	6a3b      	ldr	r3, [r7, #32]
 8008636:	085b      	lsrs	r3, r3, #1
 8008638:	b29b      	uxth	r3, r3
 800863a:	f003 0307 	and.w	r3, r3, #7
 800863e:	b29a      	uxth	r2, r3
 8008640:	8bfb      	ldrh	r3, [r7, #30]
 8008642:	4313      	orrs	r3, r2
 8008644:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	8bfa      	ldrh	r2, [r7, #30]
 800864c:	60da      	str	r2, [r3, #12]
 800864e:	e062      	b.n	8008716 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008656:	e05e      	b.n	8008716 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008658:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800865c:	2b08      	cmp	r3, #8
 800865e:	d828      	bhi.n	80086b2 <UART_SetConfig+0x56a>
 8008660:	a201      	add	r2, pc, #4	@ (adr r2, 8008668 <UART_SetConfig+0x520>)
 8008662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008666:	bf00      	nop
 8008668:	0800868d 	.word	0x0800868d
 800866c:	08008695 	.word	0x08008695
 8008670:	0800869d 	.word	0x0800869d
 8008674:	080086b3 	.word	0x080086b3
 8008678:	080086a3 	.word	0x080086a3
 800867c:	080086b3 	.word	0x080086b3
 8008680:	080086b3 	.word	0x080086b3
 8008684:	080086b3 	.word	0x080086b3
 8008688:	080086ab 	.word	0x080086ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800868c:	f7fd fdec 	bl	8006268 <HAL_RCC_GetPCLK1Freq>
 8008690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008692:	e014      	b.n	80086be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008694:	f7fd fdfe 	bl	8006294 <HAL_RCC_GetPCLK2Freq>
 8008698:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800869a:	e010      	b.n	80086be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800869c:	4b1a      	ldr	r3, [pc, #104]	@ (8008708 <UART_SetConfig+0x5c0>)
 800869e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086a0:	e00d      	b.n	80086be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086a2:	f7fd fd49 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 80086a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086a8:	e009      	b.n	80086be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086b0:	e005      	b.n	80086be <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086bc:	bf00      	nop
    }

    if (pclk != 0U)
 80086be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d028      	beq.n	8008716 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c8:	4a10      	ldr	r2, [pc, #64]	@ (800870c <UART_SetConfig+0x5c4>)
 80086ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086ce:	461a      	mov	r2, r3
 80086d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	085b      	lsrs	r3, r3, #1
 80086dc:	441a      	add	r2, r3
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086e8:	6a3b      	ldr	r3, [r7, #32]
 80086ea:	2b0f      	cmp	r3, #15
 80086ec:	d910      	bls.n	8008710 <UART_SetConfig+0x5c8>
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086f4:	d20c      	bcs.n	8008710 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	60da      	str	r2, [r3, #12]
 8008700:	e009      	b.n	8008716 <UART_SetConfig+0x5ce>
 8008702:	bf00      	nop
 8008704:	40008000 	.word	0x40008000
 8008708:	00f42400 	.word	0x00f42400
 800870c:	0800dd50 	.word	0x0800dd50
      }
      else
      {
        ret = HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	2201      	movs	r2, #1
 800871a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	2201      	movs	r2, #1
 8008722:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	2200      	movs	r2, #0
 800872a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	2200      	movs	r2, #0
 8008730:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008732:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008736:	4618      	mov	r0, r3
 8008738:	3730      	adds	r7, #48	@ 0x30
 800873a:	46bd      	mov	sp, r7
 800873c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008740 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800874c:	f003 0308 	and.w	r3, r3, #8
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00a      	beq.n	800876a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	430a      	orrs	r2, r1
 8008768:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800876e:	f003 0301 	and.w	r3, r3, #1
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00a      	beq.n	800878c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	430a      	orrs	r2, r1
 800878a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008790:	f003 0302 	and.w	r3, r3, #2
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00a      	beq.n	80087ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	430a      	orrs	r2, r1
 80087ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b2:	f003 0304 	and.w	r3, r3, #4
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00a      	beq.n	80087d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	430a      	orrs	r2, r1
 80087ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d4:	f003 0310 	and.w	r3, r3, #16
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00a      	beq.n	80087f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	430a      	orrs	r2, r1
 80087f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087f6:	f003 0320 	and.w	r3, r3, #32
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00a      	beq.n	8008814 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	430a      	orrs	r2, r1
 8008812:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800881c:	2b00      	cmp	r3, #0
 800881e:	d01a      	beq.n	8008856 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	430a      	orrs	r2, r1
 8008834:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800883a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800883e:	d10a      	bne.n	8008856 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	430a      	orrs	r2, r1
 8008854:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00a      	beq.n	8008878 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	430a      	orrs	r2, r1
 8008876:	605a      	str	r2, [r3, #4]
  }
}
 8008878:	bf00      	nop
 800887a:	370c      	adds	r7, #12
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b098      	sub	sp, #96	@ 0x60
 8008888:	af02      	add	r7, sp, #8
 800888a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008894:	f7f9 f9ea 	bl	8001c6c <HAL_GetTick>
 8008898:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 0308 	and.w	r3, r3, #8
 80088a4:	2b08      	cmp	r3, #8
 80088a6:	d12f      	bne.n	8008908 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088b0:	2200      	movs	r2, #0
 80088b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f88e 	bl	80089d8 <UART_WaitOnFlagUntilTimeout>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d022      	beq.n	8008908 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ca:	e853 3f00 	ldrex	r3, [r3]
 80088ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	461a      	mov	r2, r3
 80088de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80088e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e8:	e841 2300 	strex	r3, r2, [r1]
 80088ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e6      	bne.n	80088c2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2220      	movs	r2, #32
 80088f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008904:	2303      	movs	r3, #3
 8008906:	e063      	b.n	80089d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0304 	and.w	r3, r3, #4
 8008912:	2b04      	cmp	r3, #4
 8008914:	d149      	bne.n	80089aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008916:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800891a:	9300      	str	r3, [sp, #0]
 800891c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800891e:	2200      	movs	r2, #0
 8008920:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 f857 	bl	80089d8 <UART_WaitOnFlagUntilTimeout>
 800892a:	4603      	mov	r3, r0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d03c      	beq.n	80089aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	623b      	str	r3, [r7, #32]
   return(result);
 800893e:	6a3b      	ldr	r3, [r7, #32]
 8008940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008944:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800894e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008950:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008954:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800895c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e6      	bne.n	8008930 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	60fb      	str	r3, [r7, #12]
   return(result);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f023 0301 	bic.w	r3, r3, #1
 8008978:	64bb      	str	r3, [r7, #72]	@ 0x48
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3308      	adds	r3, #8
 8008980:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008982:	61fa      	str	r2, [r7, #28]
 8008984:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	69b9      	ldr	r1, [r7, #24]
 8008988:	69fa      	ldr	r2, [r7, #28]
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	617b      	str	r3, [r7, #20]
   return(result);
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e5      	bne.n	8008962 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2220      	movs	r2, #32
 800899a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089a6:	2303      	movs	r3, #3
 80089a8:	e012      	b.n	80089d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2220      	movs	r2, #32
 80089b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3758      	adds	r7, #88	@ 0x58
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b084      	sub	sp, #16
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	603b      	str	r3, [r7, #0]
 80089e4:	4613      	mov	r3, r2
 80089e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089e8:	e049      	b.n	8008a7e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089f0:	d045      	beq.n	8008a7e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089f2:	f7f9 f93b 	bl	8001c6c <HAL_GetTick>
 80089f6:	4602      	mov	r2, r0
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	1ad3      	subs	r3, r2, r3
 80089fc:	69ba      	ldr	r2, [r7, #24]
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d302      	bcc.n	8008a08 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d101      	bne.n	8008a0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	e048      	b.n	8008a9e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 0304 	and.w	r3, r3, #4
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d031      	beq.n	8008a7e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	69db      	ldr	r3, [r3, #28]
 8008a20:	f003 0308 	and.w	r3, r3, #8
 8008a24:	2b08      	cmp	r3, #8
 8008a26:	d110      	bne.n	8008a4a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2208      	movs	r2, #8
 8008a2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f000 f95b 	bl	8008cec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2208      	movs	r2, #8
 8008a3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e029      	b.n	8008a9e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a58:	d111      	bne.n	8008a7e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f000 f941 	bl	8008cec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2220      	movs	r2, #32
 8008a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e00f      	b.n	8008a9e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	69da      	ldr	r2, [r3, #28]
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	4013      	ands	r3, r2
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	bf0c      	ite	eq
 8008a8e:	2301      	moveq	r3, #1
 8008a90:	2300      	movne	r3, #0
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	461a      	mov	r2, r3
 8008a96:	79fb      	ldrb	r3, [r7, #7]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d0a6      	beq.n	80089ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3710      	adds	r7, #16
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
	...

08008aa8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b0a3      	sub	sp, #140	@ 0x8c
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	88fa      	ldrh	r2, [r7, #6]
 8008ac0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	88fa      	ldrh	r2, [r7, #6]
 8008ac8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ada:	d10e      	bne.n	8008afa <UART_Start_Receive_IT+0x52>
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d105      	bne.n	8008af0 <UART_Start_Receive_IT+0x48>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008aea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008aee:	e02d      	b.n	8008b4c <UART_Start_Receive_IT+0xa4>
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	22ff      	movs	r2, #255	@ 0xff
 8008af4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008af8:	e028      	b.n	8008b4c <UART_Start_Receive_IT+0xa4>
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10d      	bne.n	8008b1e <UART_Start_Receive_IT+0x76>
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d104      	bne.n	8008b14 <UART_Start_Receive_IT+0x6c>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	22ff      	movs	r2, #255	@ 0xff
 8008b0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b12:	e01b      	b.n	8008b4c <UART_Start_Receive_IT+0xa4>
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	227f      	movs	r2, #127	@ 0x7f
 8008b18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b1c:	e016      	b.n	8008b4c <UART_Start_Receive_IT+0xa4>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b26:	d10d      	bne.n	8008b44 <UART_Start_Receive_IT+0x9c>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	691b      	ldr	r3, [r3, #16]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d104      	bne.n	8008b3a <UART_Start_Receive_IT+0x92>
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	227f      	movs	r2, #127	@ 0x7f
 8008b34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b38:	e008      	b.n	8008b4c <UART_Start_Receive_IT+0xa4>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	223f      	movs	r2, #63	@ 0x3f
 8008b3e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b42:	e003      	b.n	8008b4c <UART_Start_Receive_IT+0xa4>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2222      	movs	r2, #34	@ 0x22
 8008b58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	3308      	adds	r3, #8
 8008b62:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b66:	e853 3f00 	ldrex	r3, [r3]
 8008b6a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008b6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b6e:	f043 0301 	orr.w	r3, r3, #1
 8008b72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	3308      	adds	r3, #8
 8008b7c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b80:	673a      	str	r2, [r7, #112]	@ 0x70
 8008b82:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b84:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008b86:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008b88:	e841 2300 	strex	r3, r2, [r1]
 8008b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008b8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1e3      	bne.n	8008b5c <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b9c:	d14f      	bne.n	8008c3e <UART_Start_Receive_IT+0x196>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ba4:	88fa      	ldrh	r2, [r7, #6]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d349      	bcc.n	8008c3e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bb2:	d107      	bne.n	8008bc4 <UART_Start_Receive_IT+0x11c>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	691b      	ldr	r3, [r3, #16]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d103      	bne.n	8008bc4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4a47      	ldr	r2, [pc, #284]	@ (8008cdc <UART_Start_Receive_IT+0x234>)
 8008bc0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008bc2:	e002      	b.n	8008bca <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	4a46      	ldr	r2, [pc, #280]	@ (8008ce0 <UART_Start_Receive_IT+0x238>)
 8008bc8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	691b      	ldr	r3, [r3, #16]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d01a      	beq.n	8008c08 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bda:	e853 3f00 	ldrex	r3, [r3]
 8008bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008be0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008be6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bf6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008bfa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008bfc:	e841 2300 	strex	r3, r2, [r1]
 8008c00:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d1e4      	bne.n	8008bd2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3308      	adds	r3, #8
 8008c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c12:	e853 3f00 	ldrex	r3, [r3]
 8008c16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	3308      	adds	r3, #8
 8008c26:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008c28:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008c2a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c30:	e841 2300 	strex	r3, r2, [r1]
 8008c34:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d1e5      	bne.n	8008c08 <UART_Start_Receive_IT+0x160>
 8008c3c:	e046      	b.n	8008ccc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c46:	d107      	bne.n	8008c58 <UART_Start_Receive_IT+0x1b0>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d103      	bne.n	8008c58 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	4a24      	ldr	r2, [pc, #144]	@ (8008ce4 <UART_Start_Receive_IT+0x23c>)
 8008c54:	675a      	str	r2, [r3, #116]	@ 0x74
 8008c56:	e002      	b.n	8008c5e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	4a23      	ldr	r2, [pc, #140]	@ (8008ce8 <UART_Start_Receive_IT+0x240>)
 8008c5c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	691b      	ldr	r3, [r3, #16]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d019      	beq.n	8008c9a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c76:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008c7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	461a      	mov	r2, r3
 8008c82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c86:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008c8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e6      	bne.n	8008c66 <UART_Start_Receive_IT+0x1be>
 8008c98:	e018      	b.n	8008ccc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	e853 3f00 	ldrex	r3, [r3]
 8008ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	f043 0320 	orr.w	r3, r3, #32
 8008cae:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cb8:	623b      	str	r3, [r7, #32]
 8008cba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbc:	69f9      	ldr	r1, [r7, #28]
 8008cbe:	6a3a      	ldr	r2, [r7, #32]
 8008cc0:	e841 2300 	strex	r3, r2, [r1]
 8008cc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cc6:	69bb      	ldr	r3, [r7, #24]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d1e6      	bne.n	8008c9a <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008ccc:	2300      	movs	r3, #0
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	378c      	adds	r7, #140	@ 0x8c
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	08009519 	.word	0x08009519
 8008ce0:	080091b5 	.word	0x080091b5
 8008ce4:	08008ff9 	.word	0x08008ff9
 8008ce8:	08008e3d 	.word	0x08008e3d

08008cec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b095      	sub	sp, #84	@ 0x54
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cfc:	e853 3f00 	ldrex	r3, [r3]
 8008d00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d12:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d14:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d1a:	e841 2300 	strex	r3, r2, [r1]
 8008d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d1e6      	bne.n	8008cf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	3308      	adds	r3, #8
 8008d2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2e:	6a3b      	ldr	r3, [r7, #32]
 8008d30:	e853 3f00 	ldrex	r3, [r3]
 8008d34:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d3c:	f023 0301 	bic.w	r3, r3, #1
 8008d40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3308      	adds	r3, #8
 8008d48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d52:	e841 2300 	strex	r3, r2, [r1]
 8008d56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d1e3      	bne.n	8008d26 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d118      	bne.n	8008d98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	e853 3f00 	ldrex	r3, [r3]
 8008d72:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	f023 0310 	bic.w	r3, r3, #16
 8008d7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	461a      	mov	r2, r3
 8008d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d84:	61bb      	str	r3, [r7, #24]
 8008d86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d88:	6979      	ldr	r1, [r7, #20]
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	e841 2300 	strex	r3, r2, [r1]
 8008d90:	613b      	str	r3, [r7, #16]
   return(result);
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1e6      	bne.n	8008d66 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2220      	movs	r2, #32
 8008d9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2200      	movs	r2, #0
 8008daa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008dac:	bf00      	nop
 8008dae:	3754      	adds	r7, #84	@ 0x54
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b084      	sub	sp, #16
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dd6:	68f8      	ldr	r0, [r7, #12]
 8008dd8:	f7ff f9a0 	bl	800811c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ddc:	bf00      	nop
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b088      	sub	sp, #32
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	e853 3f00 	ldrex	r3, [r3]
 8008df8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e00:	61fb      	str	r3, [r7, #28]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	461a      	mov	r2, r3
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	61bb      	str	r3, [r7, #24]
 8008e0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0e:	6979      	ldr	r1, [r7, #20]
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	e841 2300 	strex	r3, r2, [r1]
 8008e16:	613b      	str	r3, [r7, #16]
   return(result);
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1e6      	bne.n	8008dec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2220      	movs	r2, #32
 8008e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f7ff f96b 	bl	8008108 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e32:	bf00      	nop
 8008e34:	3720      	adds	r7, #32
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
	...

08008e3c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b09c      	sub	sp, #112	@ 0x70
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e54:	2b22      	cmp	r3, #34	@ 0x22
 8008e56:	f040 80be 	bne.w	8008fd6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008e60:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e64:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008e68:	b2d9      	uxtb	r1, r3
 8008e6a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e6e:	b2da      	uxtb	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e74:	400a      	ands	r2, r1
 8008e76:	b2d2      	uxtb	r2, r2
 8008e78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e7e:	1c5a      	adds	r2, r3, #1
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e8a:	b29b      	uxth	r3, r3
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e9c:	b29b      	uxth	r3, r3
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f040 80a3 	bne.w	8008fea <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008eac:	e853 3f00 	ldrex	r3, [r3]
 8008eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008eb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008eb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008eb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ec2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ec4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ec8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008eca:	e841 2300 	strex	r3, r2, [r1]
 8008ece:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ed0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1e6      	bne.n	8008ea4 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	3308      	adds	r3, #8
 8008edc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee0:	e853 3f00 	ldrex	r3, [r3]
 8008ee4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee8:	f023 0301 	bic.w	r3, r3, #1
 8008eec:	667b      	str	r3, [r7, #100]	@ 0x64
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3308      	adds	r3, #8
 8008ef4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008ef6:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ef8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008efc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008efe:	e841 2300 	strex	r3, r2, [r1]
 8008f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1e5      	bne.n	8008ed6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2200      	movs	r2, #0
 8008f16:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a34      	ldr	r2, [pc, #208]	@ (8008ff4 <UART_RxISR_8BIT+0x1b8>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d01f      	beq.n	8008f68 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d018      	beq.n	8008f68 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	e853 3f00 	ldrex	r3, [r3]
 8008f42:	623b      	str	r3, [r7, #32]
   return(result);
 8008f44:	6a3b      	ldr	r3, [r7, #32]
 8008f46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	461a      	mov	r2, r3
 8008f52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f54:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f5c:	e841 2300 	strex	r3, r2, [r1]
 8008f60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d1e6      	bne.n	8008f36 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d12e      	bne.n	8008fce <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	e853 3f00 	ldrex	r3, [r3]
 8008f82:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f023 0310 	bic.w	r3, r3, #16
 8008f8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	461a      	mov	r2, r3
 8008f92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f94:	61fb      	str	r3, [r7, #28]
 8008f96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f98:	69b9      	ldr	r1, [r7, #24]
 8008f9a:	69fa      	ldr	r2, [r7, #28]
 8008f9c:	e841 2300 	strex	r3, r2, [r1]
 8008fa0:	617b      	str	r3, [r7, #20]
   return(result);
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d1e6      	bne.n	8008f76 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	69db      	ldr	r3, [r3, #28]
 8008fae:	f003 0310 	and.w	r3, r3, #16
 8008fb2:	2b10      	cmp	r3, #16
 8008fb4:	d103      	bne.n	8008fbe <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	2210      	movs	r2, #16
 8008fbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f7ff f8b2 	bl	8008130 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fcc:	e00d      	b.n	8008fea <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f7f7 ff2e 	bl	8000e30 <HAL_UART_RxCpltCallback>
}
 8008fd4:	e009      	b.n	8008fea <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	8b1b      	ldrh	r3, [r3, #24]
 8008fdc:	b29a      	uxth	r2, r3
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f042 0208 	orr.w	r2, r2, #8
 8008fe6:	b292      	uxth	r2, r2
 8008fe8:	831a      	strh	r2, [r3, #24]
}
 8008fea:	bf00      	nop
 8008fec:	3770      	adds	r7, #112	@ 0x70
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
 8008ff2:	bf00      	nop
 8008ff4:	40008000 	.word	0x40008000

08008ff8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b09c      	sub	sp, #112	@ 0x70
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009006:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009010:	2b22      	cmp	r3, #34	@ 0x22
 8009012:	f040 80be 	bne.w	8009192 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800901c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009024:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009026:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800902a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800902e:	4013      	ands	r3, r2
 8009030:	b29a      	uxth	r2, r3
 8009032:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009034:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800903a:	1c9a      	adds	r2, r3, #2
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009046:	b29b      	uxth	r3, r3
 8009048:	3b01      	subs	r3, #1
 800904a:	b29a      	uxth	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009058:	b29b      	uxth	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	f040 80a3 	bne.w	80091a6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009068:	e853 3f00 	ldrex	r3, [r3]
 800906c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800906e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009070:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009074:	667b      	str	r3, [r7, #100]	@ 0x64
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	461a      	mov	r2, r3
 800907c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800907e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009080:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009082:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009084:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009086:	e841 2300 	strex	r3, r2, [r1]
 800908a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800908c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1e6      	bne.n	8009060 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3308      	adds	r3, #8
 8009098:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a4:	f023 0301 	bic.w	r3, r3, #1
 80090a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3308      	adds	r3, #8
 80090b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80090b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80090b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e5      	bne.n	8009092 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2220      	movs	r2, #32
 80090ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a34      	ldr	r2, [pc, #208]	@ (80091b0 <UART_RxISR_16BIT+0x1b8>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d01f      	beq.n	8009124 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d018      	beq.n	8009124 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f8:	6a3b      	ldr	r3, [r7, #32]
 80090fa:	e853 3f00 	ldrex	r3, [r3]
 80090fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009106:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	461a      	mov	r2, r3
 800910e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009110:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009112:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009114:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009118:	e841 2300 	strex	r3, r2, [r1]
 800911c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800911e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1e6      	bne.n	80090f2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009128:	2b01      	cmp	r3, #1
 800912a:	d12e      	bne.n	800918a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	e853 3f00 	ldrex	r3, [r3]
 800913e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	f023 0310 	bic.w	r3, r3, #16
 8009146:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	461a      	mov	r2, r3
 800914e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009150:	61bb      	str	r3, [r7, #24]
 8009152:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009154:	6979      	ldr	r1, [r7, #20]
 8009156:	69ba      	ldr	r2, [r7, #24]
 8009158:	e841 2300 	strex	r3, r2, [r1]
 800915c:	613b      	str	r3, [r7, #16]
   return(result);
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1e6      	bne.n	8009132 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	f003 0310 	and.w	r3, r3, #16
 800916e:	2b10      	cmp	r3, #16
 8009170:	d103      	bne.n	800917a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2210      	movs	r2, #16
 8009178:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009180:	4619      	mov	r1, r3
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f7fe ffd4 	bl	8008130 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009188:	e00d      	b.n	80091a6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f7f7 fe50 	bl	8000e30 <HAL_UART_RxCpltCallback>
}
 8009190:	e009      	b.n	80091a6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	8b1b      	ldrh	r3, [r3, #24]
 8009198:	b29a      	uxth	r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f042 0208 	orr.w	r2, r2, #8
 80091a2:	b292      	uxth	r2, r2
 80091a4:	831a      	strh	r2, [r3, #24]
}
 80091a6:	bf00      	nop
 80091a8:	3770      	adds	r7, #112	@ 0x70
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40008000 	.word	0x40008000

080091b4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b0ac      	sub	sp, #176	@ 0xb0
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80091c2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091ea:	2b22      	cmp	r3, #34	@ 0x22
 80091ec:	f040 8182 	bne.w	80094f4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80091f6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80091fa:	e125      	b.n	8009448 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009202:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009206:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800920a:	b2d9      	uxtb	r1, r3
 800920c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009210:	b2da      	uxtb	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009216:	400a      	ands	r2, r1
 8009218:	b2d2      	uxtb	r2, r2
 800921a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009220:	1c5a      	adds	r2, r3, #1
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800922c:	b29b      	uxth	r3, r3
 800922e:	3b01      	subs	r3, #1
 8009230:	b29a      	uxth	r2, r3
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009246:	f003 0307 	and.w	r3, r3, #7
 800924a:	2b00      	cmp	r3, #0
 800924c:	d053      	beq.n	80092f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800924e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d011      	beq.n	800927e <UART_RxISR_8BIT_FIFOEN+0xca>
 800925a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800925e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00b      	beq.n	800927e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2201      	movs	r2, #1
 800926c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009274:	f043 0201 	orr.w	r2, r3, #1
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800927e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009282:	f003 0302 	and.w	r3, r3, #2
 8009286:	2b00      	cmp	r3, #0
 8009288:	d011      	beq.n	80092ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 800928a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800928e:	f003 0301 	and.w	r3, r3, #1
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00b      	beq.n	80092ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2202      	movs	r2, #2
 800929c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a4:	f043 0204 	orr.w	r2, r3, #4
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092b2:	f003 0304 	and.w	r3, r3, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d011      	beq.n	80092de <UART_RxISR_8BIT_FIFOEN+0x12a>
 80092ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092be:	f003 0301 	and.w	r3, r3, #1
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00b      	beq.n	80092de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2204      	movs	r2, #4
 80092cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092d4:	f043 0202 	orr.w	r2, r3, #2
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d006      	beq.n	80092f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7fe ff17 	bl	800811c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f040 80a2 	bne.w	8009448 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800930c:	e853 3f00 	ldrex	r3, [r3]
 8009310:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009314:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	461a      	mov	r2, r3
 8009322:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009326:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009328:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800932c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800932e:	e841 2300 	strex	r3, r2, [r1]
 8009332:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009334:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1e4      	bne.n	8009304 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3308      	adds	r3, #8
 8009340:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009344:	e853 3f00 	ldrex	r3, [r3]
 8009348:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800934a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800934c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009350:	f023 0301 	bic.w	r3, r3, #1
 8009354:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	3308      	adds	r3, #8
 800935e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009362:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009364:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009366:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009368:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800936a:	e841 2300 	strex	r3, r2, [r1]
 800936e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009370:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009372:	2b00      	cmp	r3, #0
 8009374:	d1e1      	bne.n	800933a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2220      	movs	r2, #32
 800937a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a60      	ldr	r2, [pc, #384]	@ (8009510 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d021      	beq.n	80093d8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d01a      	beq.n	80093d8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093aa:	e853 3f00 	ldrex	r3, [r3]
 80093ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80093b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80093b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	461a      	mov	r2, r3
 80093c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80093c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80093c6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80093ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093cc:	e841 2300 	strex	r3, r2, [r1]
 80093d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80093d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1e4      	bne.n	80093a2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d130      	bne.n	8009442 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093ee:	e853 3f00 	ldrex	r3, [r3]
 80093f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f6:	f023 0310 	bic.w	r3, r3, #16
 80093fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	461a      	mov	r2, r3
 8009404:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009408:	643b      	str	r3, [r7, #64]	@ 0x40
 800940a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800940e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009410:	e841 2300 	strex	r3, r2, [r1]
 8009414:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1e4      	bne.n	80093e6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	f003 0310 	and.w	r3, r3, #16
 8009426:	2b10      	cmp	r3, #16
 8009428:	d103      	bne.n	8009432 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2210      	movs	r2, #16
 8009430:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009438:	4619      	mov	r1, r3
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7fe fe78 	bl	8008130 <HAL_UARTEx_RxEventCallback>
 8009440:	e002      	b.n	8009448 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f7f7 fcf4 	bl	8000e30 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009448:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800944c:	2b00      	cmp	r3, #0
 800944e:	d006      	beq.n	800945e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8009450:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009454:	f003 0320 	and.w	r3, r3, #32
 8009458:	2b00      	cmp	r3, #0
 800945a:	f47f aecf 	bne.w	80091fc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009464:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009468:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800946c:	2b00      	cmp	r3, #0
 800946e:	d04b      	beq.n	8009508 <UART_RxISR_8BIT_FIFOEN+0x354>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009476:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800947a:	429a      	cmp	r2, r3
 800947c:	d244      	bcs.n	8009508 <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3308      	adds	r3, #8
 8009484:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	e853 3f00 	ldrex	r3, [r3]
 800948c:	61fb      	str	r3, [r7, #28]
   return(result);
 800948e:	69fb      	ldr	r3, [r7, #28]
 8009490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009494:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	3308      	adds	r3, #8
 800949e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80094a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80094a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094aa:	e841 2300 	strex	r3, r2, [r1]
 80094ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1e3      	bne.n	800947e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	4a16      	ldr	r2, [pc, #88]	@ (8009514 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80094ba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	f043 0320 	orr.w	r3, r3, #32
 80094d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	461a      	mov	r2, r3
 80094da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80094de:	61bb      	str	r3, [r7, #24]
 80094e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e2:	6979      	ldr	r1, [r7, #20]
 80094e4:	69ba      	ldr	r2, [r7, #24]
 80094e6:	e841 2300 	strex	r3, r2, [r1]
 80094ea:	613b      	str	r3, [r7, #16]
   return(result);
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e4      	bne.n	80094bc <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80094f2:	e009      	b.n	8009508 <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	8b1b      	ldrh	r3, [r3, #24]
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f042 0208 	orr.w	r2, r2, #8
 8009504:	b292      	uxth	r2, r2
 8009506:	831a      	strh	r2, [r3, #24]
}
 8009508:	bf00      	nop
 800950a:	37b0      	adds	r7, #176	@ 0xb0
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	40008000 	.word	0x40008000
 8009514:	08008e3d 	.word	0x08008e3d

08009518 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b0ae      	sub	sp, #184	@ 0xb8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009526:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	69db      	ldr	r3, [r3, #28]
 8009530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800954e:	2b22      	cmp	r3, #34	@ 0x22
 8009550:	f040 8186 	bne.w	8009860 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800955a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800955e:	e129      	b.n	80097b4 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009566:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800956e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009572:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009576:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800957a:	4013      	ands	r3, r2
 800957c:	b29a      	uxth	r2, r3
 800957e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009582:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009588:	1c9a      	adds	r2, r3, #2
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009594:	b29b      	uxth	r3, r3
 8009596:	3b01      	subs	r3, #1
 8009598:	b29a      	uxth	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	69db      	ldr	r3, [r3, #28]
 80095a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80095aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d053      	beq.n	800965e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095ba:	f003 0301 	and.w	r3, r3, #1
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d011      	beq.n	80095e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80095c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d00b      	beq.n	80095e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2201      	movs	r2, #1
 80095d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095dc:	f043 0201 	orr.w	r2, r3, #1
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095ea:	f003 0302 	and.w	r3, r3, #2
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d011      	beq.n	8009616 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80095f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095f6:	f003 0301 	and.w	r3, r3, #1
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00b      	beq.n	8009616 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	2202      	movs	r2, #2
 8009604:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800960c:	f043 0204 	orr.w	r2, r3, #4
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800961a:	f003 0304 	and.w	r3, r3, #4
 800961e:	2b00      	cmp	r3, #0
 8009620:	d011      	beq.n	8009646 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009626:	f003 0301 	and.w	r3, r3, #1
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2204      	movs	r2, #4
 8009634:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800963c:	f043 0202 	orr.w	r2, r3, #2
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800964c:	2b00      	cmp	r3, #0
 800964e:	d006      	beq.n	800965e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f7fe fd63 	bl	800811c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009664:	b29b      	uxth	r3, r3
 8009666:	2b00      	cmp	r3, #0
 8009668:	f040 80a4 	bne.w	80097b4 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009674:	e853 3f00 	ldrex	r3, [r3]
 8009678:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800967a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800967c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009680:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	461a      	mov	r2, r3
 800968a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800968e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009692:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009694:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009696:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800969a:	e841 2300 	strex	r3, r2, [r1]
 800969e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1e2      	bne.n	800966c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3308      	adds	r3, #8
 80096ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096b0:	e853 3f00 	ldrex	r3, [r3]
 80096b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096bc:	f023 0301 	bic.w	r3, r3, #1
 80096c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	3308      	adds	r3, #8
 80096ca:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80096ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80096d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80096d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80096d6:	e841 2300 	strex	r3, r2, [r1]
 80096da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80096dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d1e1      	bne.n	80096a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2220      	movs	r2, #32
 80096e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2200      	movs	r2, #0
 80096ee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2200      	movs	r2, #0
 80096f4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a60      	ldr	r2, [pc, #384]	@ (800987c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d021      	beq.n	8009744 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800970a:	2b00      	cmp	r3, #0
 800970c:	d01a      	beq.n	8009744 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009714:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009716:	e853 3f00 	ldrex	r3, [r3]
 800971a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800971c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800971e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009722:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	461a      	mov	r2, r3
 800972c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009730:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009732:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009734:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009736:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009738:	e841 2300 	strex	r3, r2, [r1]
 800973c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800973e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1e4      	bne.n	800970e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009748:	2b01      	cmp	r3, #1
 800974a:	d130      	bne.n	80097ae <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975a:	e853 3f00 	ldrex	r3, [r3]
 800975e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009762:	f023 0310 	bic.w	r3, r3, #16
 8009766:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	461a      	mov	r2, r3
 8009770:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009774:	647b      	str	r3, [r7, #68]	@ 0x44
 8009776:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800977a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800977c:	e841 2300 	strex	r3, r2, [r1]
 8009780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009784:	2b00      	cmp	r3, #0
 8009786:	d1e4      	bne.n	8009752 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	69db      	ldr	r3, [r3, #28]
 800978e:	f003 0310 	and.w	r3, r3, #16
 8009792:	2b10      	cmp	r3, #16
 8009794:	d103      	bne.n	800979e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2210      	movs	r2, #16
 800979c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7fe fcc2 	bl	8008130 <HAL_UARTEx_RxEventCallback>
 80097ac:	e002      	b.n	80097b4 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f7f7 fb3e 	bl	8000e30 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097b4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d006      	beq.n	80097ca <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80097bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80097c0:	f003 0320 	and.w	r3, r3, #32
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	f47f aecb 	bne.w	8009560 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097d0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80097d4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d04b      	beq.n	8009874 <UART_RxISR_16BIT_FIFOEN+0x35c>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097e2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d244      	bcs.n	8009874 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3308      	adds	r3, #8
 80097f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	e853 3f00 	ldrex	r3, [r3]
 80097f8:	623b      	str	r3, [r7, #32]
   return(result);
 80097fa:	6a3b      	ldr	r3, [r7, #32]
 80097fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009800:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	3308      	adds	r3, #8
 800980a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800980e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009810:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009814:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009816:	e841 2300 	strex	r3, r2, [r1]
 800981a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800981c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1e3      	bne.n	80097ea <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4a16      	ldr	r2, [pc, #88]	@ (8009880 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009826:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	e853 3f00 	ldrex	r3, [r3]
 8009834:	60fb      	str	r3, [r7, #12]
   return(result);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f043 0320 	orr.w	r3, r3, #32
 800983c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	461a      	mov	r2, r3
 8009846:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800984a:	61fb      	str	r3, [r7, #28]
 800984c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984e:	69b9      	ldr	r1, [r7, #24]
 8009850:	69fa      	ldr	r2, [r7, #28]
 8009852:	e841 2300 	strex	r3, r2, [r1]
 8009856:	617b      	str	r3, [r7, #20]
   return(result);
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1e4      	bne.n	8009828 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800985e:	e009      	b.n	8009874 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	8b1b      	ldrh	r3, [r3, #24]
 8009866:	b29a      	uxth	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f042 0208 	orr.w	r2, r2, #8
 8009870:	b292      	uxth	r2, r2
 8009872:	831a      	strh	r2, [r3, #24]
}
 8009874:	bf00      	nop
 8009876:	37b8      	adds	r7, #184	@ 0xb8
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}
 800987c:	40008000 	.word	0x40008000
 8009880:	08008ff9 	.word	0x08008ff9

08009884 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800988c:	bf00      	nop
 800988e:	370c      	adds	r7, #12
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80098a0:	bf00      	nop
 80098a2:	370c      	adds	r7, #12
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d101      	bne.n	80098d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80098d2:	2302      	movs	r3, #2
 80098d4:	e027      	b.n	8009926 <HAL_UARTEx_DisableFifoMode+0x66>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2224      	movs	r2, #36	@ 0x24
 80098e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0201 	bic.w	r2, r2, #1
 80098fc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009904:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2220      	movs	r2, #32
 8009918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3714      	adds	r7, #20
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr

08009932 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009932:	b580      	push	{r7, lr}
 8009934:	b084      	sub	sp, #16
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
 800993a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009942:	2b01      	cmp	r3, #1
 8009944:	d101      	bne.n	800994a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009946:	2302      	movs	r3, #2
 8009948:	e02d      	b.n	80099a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2201      	movs	r2, #1
 800994e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2224      	movs	r2, #36	@ 0x24
 8009956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f022 0201 	bic.w	r2, r2, #1
 8009970:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	683a      	ldr	r2, [r7, #0]
 8009982:	430a      	orrs	r2, r1
 8009984:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 f850 	bl	8009a2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2220      	movs	r2, #32
 8009998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099a4:	2300      	movs	r3, #0
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b084      	sub	sp, #16
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
 80099b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d101      	bne.n	80099c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80099c2:	2302      	movs	r3, #2
 80099c4:	e02d      	b.n	8009a22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2224      	movs	r2, #36	@ 0x24
 80099d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0201 	bic.w	r2, r2, #1
 80099ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	683a      	ldr	r2, [r7, #0]
 80099fe:	430a      	orrs	r2, r1
 8009a00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 f812 	bl	8009a2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2220      	movs	r2, #32
 8009a14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a20:	2300      	movs	r3, #0
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3710      	adds	r7, #16
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
	...

08009a2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b085      	sub	sp, #20
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d108      	bne.n	8009a4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a4c:	e031      	b.n	8009ab2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009a4e:	2308      	movs	r3, #8
 8009a50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009a52:	2308      	movs	r3, #8
 8009a54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	0e5b      	lsrs	r3, r3, #25
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	f003 0307 	and.w	r3, r3, #7
 8009a64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	0f5b      	lsrs	r3, r3, #29
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	f003 0307 	and.w	r3, r3, #7
 8009a74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a76:	7bbb      	ldrb	r3, [r7, #14]
 8009a78:	7b3a      	ldrb	r2, [r7, #12]
 8009a7a:	4911      	ldr	r1, [pc, #68]	@ (8009ac0 <UARTEx_SetNbDataToProcess+0x94>)
 8009a7c:	5c8a      	ldrb	r2, [r1, r2]
 8009a7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a82:	7b3a      	ldrb	r2, [r7, #12]
 8009a84:	490f      	ldr	r1, [pc, #60]	@ (8009ac4 <UARTEx_SetNbDataToProcess+0x98>)
 8009a86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a8c:	b29a      	uxth	r2, r3
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a94:	7bfb      	ldrb	r3, [r7, #15]
 8009a96:	7b7a      	ldrb	r2, [r7, #13]
 8009a98:	4909      	ldr	r1, [pc, #36]	@ (8009ac0 <UARTEx_SetNbDataToProcess+0x94>)
 8009a9a:	5c8a      	ldrb	r2, [r1, r2]
 8009a9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009aa0:	7b7a      	ldrb	r2, [r7, #13]
 8009aa2:	4908      	ldr	r1, [pc, #32]	@ (8009ac4 <UARTEx_SetNbDataToProcess+0x98>)
 8009aa4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009aa6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009aaa:	b29a      	uxth	r2, r3
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009ab2:	bf00      	nop
 8009ab4:	3714      	adds	r7, #20
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abc:	4770      	bx	lr
 8009abe:	bf00      	nop
 8009ac0:	0800dd68 	.word	0x0800dd68
 8009ac4:	0800dd70 	.word	0x0800dd70

08009ac8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ac8:	b084      	sub	sp, #16
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	f107 001c 	add.w	r0, r7, #28
 8009ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	68db      	ldr	r3, [r3, #12]
 8009ade:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f001 fa1c 	bl	800af24 <USB_CoreReset>
 8009aec:	4603      	mov	r3, r0
 8009aee:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8009af0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d106      	bne.n	8009b04 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	639a      	str	r2, [r3, #56]	@ 0x38
 8009b02:	e005      	b.n	8009b10 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b08:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8009b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009b1c:	b004      	add	sp, #16
 8009b1e:	4770      	bx	lr

08009b20 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b087      	sub	sp, #28
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009b2e:	79fb      	ldrb	r3, [r7, #7]
 8009b30:	2b02      	cmp	r3, #2
 8009b32:	d165      	bne.n	8009c00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	4a3e      	ldr	r2, [pc, #248]	@ (8009c30 <USB_SetTurnaroundTime+0x110>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d906      	bls.n	8009b4a <USB_SetTurnaroundTime+0x2a>
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	4a3d      	ldr	r2, [pc, #244]	@ (8009c34 <USB_SetTurnaroundTime+0x114>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d202      	bcs.n	8009b4a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009b44:	230f      	movs	r3, #15
 8009b46:	617b      	str	r3, [r7, #20]
 8009b48:	e05c      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	4a39      	ldr	r2, [pc, #228]	@ (8009c34 <USB_SetTurnaroundTime+0x114>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d306      	bcc.n	8009b60 <USB_SetTurnaroundTime+0x40>
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	4a38      	ldr	r2, [pc, #224]	@ (8009c38 <USB_SetTurnaroundTime+0x118>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d202      	bcs.n	8009b60 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009b5a:	230e      	movs	r3, #14
 8009b5c:	617b      	str	r3, [r7, #20]
 8009b5e:	e051      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	4a35      	ldr	r2, [pc, #212]	@ (8009c38 <USB_SetTurnaroundTime+0x118>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d306      	bcc.n	8009b76 <USB_SetTurnaroundTime+0x56>
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	4a34      	ldr	r2, [pc, #208]	@ (8009c3c <USB_SetTurnaroundTime+0x11c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d202      	bcs.n	8009b76 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009b70:	230d      	movs	r3, #13
 8009b72:	617b      	str	r3, [r7, #20]
 8009b74:	e046      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	4a30      	ldr	r2, [pc, #192]	@ (8009c3c <USB_SetTurnaroundTime+0x11c>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d306      	bcc.n	8009b8c <USB_SetTurnaroundTime+0x6c>
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	4a2f      	ldr	r2, [pc, #188]	@ (8009c40 <USB_SetTurnaroundTime+0x120>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d802      	bhi.n	8009b8c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009b86:	230c      	movs	r3, #12
 8009b88:	617b      	str	r3, [r7, #20]
 8009b8a:	e03b      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	4a2c      	ldr	r2, [pc, #176]	@ (8009c40 <USB_SetTurnaroundTime+0x120>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d906      	bls.n	8009ba2 <USB_SetTurnaroundTime+0x82>
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	4a2b      	ldr	r2, [pc, #172]	@ (8009c44 <USB_SetTurnaroundTime+0x124>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d802      	bhi.n	8009ba2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009b9c:	230b      	movs	r3, #11
 8009b9e:	617b      	str	r3, [r7, #20]
 8009ba0:	e030      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	4a27      	ldr	r2, [pc, #156]	@ (8009c44 <USB_SetTurnaroundTime+0x124>)
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d906      	bls.n	8009bb8 <USB_SetTurnaroundTime+0x98>
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	4a26      	ldr	r2, [pc, #152]	@ (8009c48 <USB_SetTurnaroundTime+0x128>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d802      	bhi.n	8009bb8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009bb2:	230a      	movs	r3, #10
 8009bb4:	617b      	str	r3, [r7, #20]
 8009bb6:	e025      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	4a23      	ldr	r2, [pc, #140]	@ (8009c48 <USB_SetTurnaroundTime+0x128>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d906      	bls.n	8009bce <USB_SetTurnaroundTime+0xae>
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	4a22      	ldr	r2, [pc, #136]	@ (8009c4c <USB_SetTurnaroundTime+0x12c>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d202      	bcs.n	8009bce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009bc8:	2309      	movs	r3, #9
 8009bca:	617b      	str	r3, [r7, #20]
 8009bcc:	e01a      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	4a1e      	ldr	r2, [pc, #120]	@ (8009c4c <USB_SetTurnaroundTime+0x12c>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d306      	bcc.n	8009be4 <USB_SetTurnaroundTime+0xc4>
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c50 <USB_SetTurnaroundTime+0x130>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d802      	bhi.n	8009be4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009bde:	2308      	movs	r3, #8
 8009be0:	617b      	str	r3, [r7, #20]
 8009be2:	e00f      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	4a1a      	ldr	r2, [pc, #104]	@ (8009c50 <USB_SetTurnaroundTime+0x130>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d906      	bls.n	8009bfa <USB_SetTurnaroundTime+0xda>
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	4a19      	ldr	r2, [pc, #100]	@ (8009c54 <USB_SetTurnaroundTime+0x134>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d202      	bcs.n	8009bfa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009bf4:	2307      	movs	r3, #7
 8009bf6:	617b      	str	r3, [r7, #20]
 8009bf8:	e004      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009bfa:	2306      	movs	r3, #6
 8009bfc:	617b      	str	r3, [r7, #20]
 8009bfe:	e001      	b.n	8009c04 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009c00:	2309      	movs	r3, #9
 8009c02:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	68da      	ldr	r2, [r3, #12]
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	029b      	lsls	r3, r3, #10
 8009c18:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009c1c:	431a      	orrs	r2, r3
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009c22:	2300      	movs	r3, #0
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	371c      	adds	r7, #28
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr
 8009c30:	00d8acbf 	.word	0x00d8acbf
 8009c34:	00e4e1c0 	.word	0x00e4e1c0
 8009c38:	00f42400 	.word	0x00f42400
 8009c3c:	01067380 	.word	0x01067380
 8009c40:	011a499f 	.word	0x011a499f
 8009c44:	01312cff 	.word	0x01312cff
 8009c48:	014ca43f 	.word	0x014ca43f
 8009c4c:	016e3600 	.word	0x016e3600
 8009c50:	01a6ab1f 	.word	0x01a6ab1f
 8009c54:	01e84800 	.word	0x01e84800

08009c58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b083      	sub	sp, #12
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	f043 0201 	orr.w	r2, r3, #1
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c6c:	2300      	movs	r3, #0
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	370c      	adds	r7, #12
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr

08009c7a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c7a:	b480      	push	{r7}
 8009c7c:	b083      	sub	sp, #12
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	f023 0201 	bic.w	r2, r3, #1
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	370c      	adds	r7, #12
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	4770      	bx	lr

08009c9c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	68db      	ldr	r3, [r3, #12]
 8009cb0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009cb8:	78fb      	ldrb	r3, [r7, #3]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d115      	bne.n	8009cea <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009cca:	2001      	movs	r0, #1
 8009ccc:	f7f7 ffda 	bl	8001c84 <HAL_Delay>
      ms++;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f001 f8ab 	bl	800ae32 <USB_GetMode>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d01e      	beq.n	8009d20 <USB_SetCurrentMode+0x84>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2b31      	cmp	r3, #49	@ 0x31
 8009ce6:	d9f0      	bls.n	8009cca <USB_SetCurrentMode+0x2e>
 8009ce8:	e01a      	b.n	8009d20 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009cea:	78fb      	ldrb	r3, [r7, #3]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d115      	bne.n	8009d1c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009cfc:	2001      	movs	r0, #1
 8009cfe:	f7f7 ffc1 	bl	8001c84 <HAL_Delay>
      ms++;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	3301      	adds	r3, #1
 8009d06:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f001 f892 	bl	800ae32 <USB_GetMode>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d005      	beq.n	8009d20 <USB_SetCurrentMode+0x84>
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2b31      	cmp	r3, #49	@ 0x31
 8009d18:	d9f0      	bls.n	8009cfc <USB_SetCurrentMode+0x60>
 8009d1a:	e001      	b.n	8009d20 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e005      	b.n	8009d2c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2b32      	cmp	r3, #50	@ 0x32
 8009d24:	d101      	bne.n	8009d2a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e000      	b.n	8009d2c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009d2a:	2300      	movs	r3, #0
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3710      	adds	r7, #16
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d34:	b084      	sub	sp, #16
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b086      	sub	sp, #24
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
 8009d3e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009d42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009d4e:	2300      	movs	r3, #0
 8009d50:	613b      	str	r3, [r7, #16]
 8009d52:	e009      	b.n	8009d68 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	3340      	adds	r3, #64	@ 0x40
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	2200      	movs	r2, #0
 8009d60:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	3301      	adds	r3, #1
 8009d66:	613b      	str	r3, [r7, #16]
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	2b0e      	cmp	r3, #14
 8009d6c:	d9f2      	bls.n	8009d54 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009d6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d11c      	bne.n	8009dae <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	68fa      	ldr	r2, [r7, #12]
 8009d7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d82:	f043 0302 	orr.w	r3, r3, #2
 8009d86:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d8c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	601a      	str	r2, [r3, #0]
 8009dac:	e005      	b.n	8009dba <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009db2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009dc6:	2103      	movs	r1, #3
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 f959 	bl	800a080 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009dce:	2110      	movs	r1, #16
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 f8f1 	bl	8009fb8 <USB_FlushTxFifo>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d001      	beq.n	8009de0 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 f91d 	bl	800a020 <USB_FlushRxFifo>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d001      	beq.n	8009df0 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8009dec:	2301      	movs	r3, #1
 8009dee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009df6:	461a      	mov	r2, r3
 8009df8:	2300      	movs	r3, #0
 8009dfa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e02:	461a      	mov	r2, r3
 8009e04:	2300      	movs	r3, #0
 8009e06:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e0e:	461a      	mov	r2, r3
 8009e10:	2300      	movs	r3, #0
 8009e12:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e14:	2300      	movs	r3, #0
 8009e16:	613b      	str	r3, [r7, #16]
 8009e18:	e043      	b.n	8009ea2 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	015a      	lsls	r2, r3, #5
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4413      	add	r3, r2
 8009e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e30:	d118      	bne.n	8009e64 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d10a      	bne.n	8009e4e <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	015a      	lsls	r2, r3, #5
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	4413      	add	r3, r2
 8009e40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e44:	461a      	mov	r2, r3
 8009e46:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009e4a:	6013      	str	r3, [r2, #0]
 8009e4c:	e013      	b.n	8009e76 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009e60:	6013      	str	r3, [r2, #0]
 8009e62:	e008      	b.n	8009e76 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	015a      	lsls	r2, r3, #5
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	4413      	add	r3, r2
 8009e6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e70:	461a      	mov	r2, r3
 8009e72:	2300      	movs	r3, #0
 8009e74:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	015a      	lsls	r2, r3, #5
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e82:	461a      	mov	r2, r3
 8009e84:	2300      	movs	r3, #0
 8009e86:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e94:	461a      	mov	r2, r3
 8009e96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009e9a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	613b      	str	r3, [r7, #16]
 8009ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea4:	693a      	ldr	r2, [r7, #16]
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d3b7      	bcc.n	8009e1a <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009eaa:	2300      	movs	r3, #0
 8009eac:	613b      	str	r3, [r7, #16]
 8009eae:	e043      	b.n	8009f38 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	015a      	lsls	r2, r3, #5
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ec2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ec6:	d118      	bne.n	8009efa <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d10a      	bne.n	8009ee4 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	015a      	lsls	r2, r3, #5
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	4413      	add	r3, r2
 8009ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eda:	461a      	mov	r2, r3
 8009edc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009ee0:	6013      	str	r3, [r2, #0]
 8009ee2:	e013      	b.n	8009f0c <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	015a      	lsls	r2, r3, #5
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	4413      	add	r3, r2
 8009eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009ef6:	6013      	str	r3, [r2, #0]
 8009ef8:	e008      	b.n	8009f0c <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	015a      	lsls	r2, r3, #5
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	4413      	add	r3, r2
 8009f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f06:	461a      	mov	r2, r3
 8009f08:	2300      	movs	r3, #0
 8009f0a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	015a      	lsls	r2, r3, #5
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	4413      	add	r3, r2
 8009f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f18:	461a      	mov	r2, r3
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	015a      	lsls	r2, r3, #5
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	4413      	add	r3, r2
 8009f26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009f30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	3301      	adds	r3, #1
 8009f36:	613b      	str	r3, [r7, #16]
 8009f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3a:	693a      	ldr	r2, [r7, #16]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d3b7      	bcc.n	8009eb0 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f46:	691b      	ldr	r3, [r3, #16]
 8009f48:	68fa      	ldr	r2, [r7, #12]
 8009f4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f52:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2200      	movs	r2, #0
 8009f58:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009f60:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	699b      	ldr	r3, [r3, #24]
 8009f66:	f043 0210 	orr.w	r2, r3, #16
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	699a      	ldr	r2, [r3, #24]
 8009f72:	4b10      	ldr	r3, [pc, #64]	@ (8009fb4 <USB_DevInit+0x280>)
 8009f74:	4313      	orrs	r3, r2
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d005      	beq.n	8009f8c <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	699b      	ldr	r3, [r3, #24]
 8009f84:	f043 0208 	orr.w	r2, r3, #8
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d107      	bne.n	8009fa2 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	699b      	ldr	r3, [r3, #24]
 8009f96:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f9a:	f043 0304 	orr.w	r3, r3, #4
 8009f9e:	687a      	ldr	r2, [r7, #4]
 8009fa0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3718      	adds	r7, #24
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009fae:	b004      	add	sp, #16
 8009fb0:	4770      	bx	lr
 8009fb2:	bf00      	nop
 8009fb4:	803c3800 	.word	0x803c3800

08009fb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b085      	sub	sp, #20
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	3301      	adds	r3, #1
 8009fca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	4a13      	ldr	r2, [pc, #76]	@ (800a01c <USB_FlushTxFifo+0x64>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d901      	bls.n	8009fd8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009fd4:	2303      	movs	r3, #3
 8009fd6:	e01b      	b.n	800a010 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	691b      	ldr	r3, [r3, #16]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	daf2      	bge.n	8009fc6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	019b      	lsls	r3, r3, #6
 8009fe8:	f043 0220 	orr.w	r2, r3, #32
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	4a08      	ldr	r2, [pc, #32]	@ (800a01c <USB_FlushTxFifo+0x64>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d901      	bls.n	800a002 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009ffe:	2303      	movs	r3, #3
 800a000:	e006      	b.n	800a010 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	691b      	ldr	r3, [r3, #16]
 800a006:	f003 0320 	and.w	r3, r3, #32
 800a00a:	2b20      	cmp	r3, #32
 800a00c:	d0f0      	beq.n	8009ff0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a00e:	2300      	movs	r3, #0
}
 800a010:	4618      	mov	r0, r3
 800a012:	3714      	adds	r7, #20
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr
 800a01c:	00030d40 	.word	0x00030d40

0800a020 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a020:	b480      	push	{r7}
 800a022:	b085      	sub	sp, #20
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a028:	2300      	movs	r3, #0
 800a02a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	3301      	adds	r3, #1
 800a030:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	4a11      	ldr	r2, [pc, #68]	@ (800a07c <USB_FlushRxFifo+0x5c>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d901      	bls.n	800a03e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a03a:	2303      	movs	r3, #3
 800a03c:	e018      	b.n	800a070 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	691b      	ldr	r3, [r3, #16]
 800a042:	2b00      	cmp	r3, #0
 800a044:	daf2      	bge.n	800a02c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a046:	2300      	movs	r3, #0
 800a048:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2210      	movs	r2, #16
 800a04e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	3301      	adds	r3, #1
 800a054:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	4a08      	ldr	r2, [pc, #32]	@ (800a07c <USB_FlushRxFifo+0x5c>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d901      	bls.n	800a062 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a05e:	2303      	movs	r3, #3
 800a060:	e006      	b.n	800a070 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	691b      	ldr	r3, [r3, #16]
 800a066:	f003 0310 	and.w	r3, r3, #16
 800a06a:	2b10      	cmp	r3, #16
 800a06c:	d0f0      	beq.n	800a050 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3714      	adds	r7, #20
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr
 800a07c:	00030d40 	.word	0x00030d40

0800a080 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a080:	b480      	push	{r7}
 800a082:	b085      	sub	sp, #20
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	460b      	mov	r3, r1
 800a08a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	78fb      	ldrb	r3, [r7, #3]
 800a09a:	68f9      	ldr	r1, [r7, #12]
 800a09c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3714      	adds	r7, #20
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr

0800a0b2 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b087      	sub	sp, #28
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	f003 0306 	and.w	r3, r3, #6
 800a0ca:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2b02      	cmp	r3, #2
 800a0d0:	d002      	beq.n	800a0d8 <USB_GetDevSpeed+0x26>
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2b06      	cmp	r3, #6
 800a0d6:	d102      	bne.n	800a0de <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a0d8:	2302      	movs	r3, #2
 800a0da:	75fb      	strb	r3, [r7, #23]
 800a0dc:	e001      	b.n	800a0e2 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800a0de:	230f      	movs	r3, #15
 800a0e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a0e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	371c      	adds	r7, #28
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
 800a0f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	785b      	ldrb	r3, [r3, #1]
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d13a      	bne.n	800a182 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a112:	69da      	ldr	r2, [r3, #28]
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	781b      	ldrb	r3, [r3, #0]
 800a118:	f003 030f 	and.w	r3, r3, #15
 800a11c:	2101      	movs	r1, #1
 800a11e:	fa01 f303 	lsl.w	r3, r1, r3
 800a122:	b29b      	uxth	r3, r3
 800a124:	68f9      	ldr	r1, [r7, #12]
 800a126:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a12a:	4313      	orrs	r3, r2
 800a12c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	015a      	lsls	r2, r3, #5
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	4413      	add	r3, r2
 800a136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a140:	2b00      	cmp	r3, #0
 800a142:	d155      	bne.n	800a1f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	015a      	lsls	r2, r3, #5
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	4413      	add	r3, r2
 800a14c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	791b      	ldrb	r3, [r3, #4]
 800a15e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a160:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	059b      	lsls	r3, r3, #22
 800a166:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a168:	4313      	orrs	r3, r2
 800a16a:	68ba      	ldr	r2, [r7, #8]
 800a16c:	0151      	lsls	r1, r2, #5
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	440a      	add	r2, r1
 800a172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a176:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a17a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a17e:	6013      	str	r3, [r2, #0]
 800a180:	e036      	b.n	800a1f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a188:	69da      	ldr	r2, [r3, #28]
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	f003 030f 	and.w	r3, r3, #15
 800a192:	2101      	movs	r1, #1
 800a194:	fa01 f303 	lsl.w	r3, r1, r3
 800a198:	041b      	lsls	r3, r3, #16
 800a19a:	68f9      	ldr	r1, [r7, #12]
 800a19c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	015a      	lsls	r2, r3, #5
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	4413      	add	r3, r2
 800a1ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d11a      	bne.n	800a1f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	015a      	lsls	r2, r3, #5
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	791b      	ldrb	r3, [r3, #4]
 800a1d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a1d6:	430b      	orrs	r3, r1
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	68ba      	ldr	r2, [r7, #8]
 800a1dc:	0151      	lsls	r1, r2, #5
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	440a      	add	r2, r1
 800a1e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a1ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a1ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3714      	adds	r7, #20
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr
	...

0800a200 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a200:	b480      	push	{r7}
 800a202:	b085      	sub	sp, #20
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	785b      	ldrb	r3, [r3, #1]
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d161      	bne.n	800a2e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	015a      	lsls	r2, r3, #5
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	4413      	add	r3, r2
 800a224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a22e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a232:	d11f      	bne.n	800a274 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	015a      	lsls	r2, r3, #5
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	4413      	add	r3, r2
 800a23c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	68ba      	ldr	r2, [r7, #8]
 800a244:	0151      	lsls	r1, r2, #5
 800a246:	68fa      	ldr	r2, [r7, #12]
 800a248:	440a      	add	r2, r1
 800a24a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a24e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a252:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	015a      	lsls	r2, r3, #5
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	4413      	add	r3, r2
 800a25c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	68ba      	ldr	r2, [r7, #8]
 800a264:	0151      	lsls	r1, r2, #5
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	440a      	add	r2, r1
 800a26a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a26e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a272:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a27a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	f003 030f 	and.w	r3, r3, #15
 800a284:	2101      	movs	r1, #1
 800a286:	fa01 f303 	lsl.w	r3, r1, r3
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	43db      	mvns	r3, r3
 800a28e:	68f9      	ldr	r1, [r7, #12]
 800a290:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a294:	4013      	ands	r3, r2
 800a296:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a29e:	69da      	ldr	r2, [r3, #28]
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	f003 030f 	and.w	r3, r3, #15
 800a2a8:	2101      	movs	r1, #1
 800a2aa:	fa01 f303 	lsl.w	r3, r1, r3
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	43db      	mvns	r3, r3
 800a2b2:	68f9      	ldr	r1, [r7, #12]
 800a2b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a2b8:	4013      	ands	r3, r2
 800a2ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	015a      	lsls	r2, r3, #5
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	4413      	add	r3, r2
 800a2c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2c8:	681a      	ldr	r2, [r3, #0]
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	0159      	lsls	r1, r3, #5
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	440b      	add	r3, r1
 800a2d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	4b35      	ldr	r3, [pc, #212]	@ (800a3b0 <USB_DeactivateEndpoint+0x1b0>)
 800a2da:	4013      	ands	r3, r2
 800a2dc:	600b      	str	r3, [r1, #0]
 800a2de:	e060      	b.n	800a3a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	015a      	lsls	r2, r3, #5
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	4413      	add	r3, r2
 800a2e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2f6:	d11f      	bne.n	800a338 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	015a      	lsls	r2, r3, #5
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	4413      	add	r3, r2
 800a300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	68ba      	ldr	r2, [r7, #8]
 800a308:	0151      	lsls	r1, r2, #5
 800a30a:	68fa      	ldr	r2, [r7, #12]
 800a30c:	440a      	add	r2, r1
 800a30e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a312:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a316:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	015a      	lsls	r2, r3, #5
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	4413      	add	r3, r2
 800a320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	0151      	lsls	r1, r2, #5
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	440a      	add	r2, r1
 800a32e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a332:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a336:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a33e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	f003 030f 	and.w	r3, r3, #15
 800a348:	2101      	movs	r1, #1
 800a34a:	fa01 f303 	lsl.w	r3, r1, r3
 800a34e:	041b      	lsls	r3, r3, #16
 800a350:	43db      	mvns	r3, r3
 800a352:	68f9      	ldr	r1, [r7, #12]
 800a354:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a358:	4013      	ands	r3, r2
 800a35a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a362:	69da      	ldr	r2, [r3, #28]
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	781b      	ldrb	r3, [r3, #0]
 800a368:	f003 030f 	and.w	r3, r3, #15
 800a36c:	2101      	movs	r1, #1
 800a36e:	fa01 f303 	lsl.w	r3, r1, r3
 800a372:	041b      	lsls	r3, r3, #16
 800a374:	43db      	mvns	r3, r3
 800a376:	68f9      	ldr	r1, [r7, #12]
 800a378:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a37c:	4013      	ands	r3, r2
 800a37e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	015a      	lsls	r2, r3, #5
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	4413      	add	r3, r2
 800a388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a38c:	681a      	ldr	r2, [r3, #0]
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	0159      	lsls	r1, r3, #5
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	440b      	add	r3, r1
 800a396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a39a:	4619      	mov	r1, r3
 800a39c:	4b05      	ldr	r3, [pc, #20]	@ (800a3b4 <USB_DeactivateEndpoint+0x1b4>)
 800a39e:	4013      	ands	r3, r2
 800a3a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr
 800a3b0:	ec337800 	.word	0xec337800
 800a3b4:	eff37800 	.word	0xeff37800

0800a3b8 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b086      	sub	sp, #24
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	785b      	ldrb	r3, [r3, #1]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	f040 8128 	bne.w	800a626 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	691b      	ldr	r3, [r3, #16]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d132      	bne.n	800a444 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	015a      	lsls	r2, r3, #5
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ea:	691b      	ldr	r3, [r3, #16]
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	0151      	lsls	r1, r2, #5
 800a3f0:	697a      	ldr	r2, [r7, #20]
 800a3f2:	440a      	add	r2, r1
 800a3f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3f8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a3fc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a400:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	015a      	lsls	r2, r3, #5
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	4413      	add	r3, r2
 800a40a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a40e:	691b      	ldr	r3, [r3, #16]
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	0151      	lsls	r1, r2, #5
 800a414:	697a      	ldr	r2, [r7, #20]
 800a416:	440a      	add	r2, r1
 800a418:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a41c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a420:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	015a      	lsls	r2, r3, #5
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	4413      	add	r3, r2
 800a42a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a42e:	691b      	ldr	r3, [r3, #16]
 800a430:	693a      	ldr	r2, [r7, #16]
 800a432:	0151      	lsls	r1, r2, #5
 800a434:	697a      	ldr	r2, [r7, #20]
 800a436:	440a      	add	r2, r1
 800a438:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a43c:	0cdb      	lsrs	r3, r3, #19
 800a43e:	04db      	lsls	r3, r3, #19
 800a440:	6113      	str	r3, [r2, #16]
 800a442:	e092      	b.n	800a56a <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	015a      	lsls	r2, r3, #5
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	4413      	add	r3, r2
 800a44c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	693a      	ldr	r2, [r7, #16]
 800a454:	0151      	lsls	r1, r2, #5
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	440a      	add	r2, r1
 800a45a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a45e:	0cdb      	lsrs	r3, r3, #19
 800a460:	04db      	lsls	r3, r3, #19
 800a462:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	015a      	lsls	r2, r3, #5
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	4413      	add	r3, r2
 800a46c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a470:	691b      	ldr	r3, [r3, #16]
 800a472:	693a      	ldr	r2, [r7, #16]
 800a474:	0151      	lsls	r1, r2, #5
 800a476:	697a      	ldr	r2, [r7, #20]
 800a478:	440a      	add	r2, r1
 800a47a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a47e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a482:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a486:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d11a      	bne.n	800a4c4 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	691a      	ldr	r2, [r3, #16]
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	689b      	ldr	r3, [r3, #8]
 800a496:	429a      	cmp	r2, r3
 800a498:	d903      	bls.n	800a4a2 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	689a      	ldr	r2, [r3, #8]
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	015a      	lsls	r2, r3, #5
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	0151      	lsls	r1, r2, #5
 800a4b4:	697a      	ldr	r2, [r7, #20]
 800a4b6:	440a      	add	r2, r1
 800a4b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a4c0:	6113      	str	r3, [r2, #16]
 800a4c2:	e01b      	b.n	800a4fc <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4d0:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	6919      	ldr	r1, [r3, #16]
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	440b      	add	r3, r1
 800a4dc:	1e59      	subs	r1, r3, #1
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	fbb1 f3f3 	udiv	r3, r1, r3
 800a4e6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a4e8:	4b8d      	ldr	r3, [pc, #564]	@ (800a720 <USB_EPStartXfer+0x368>)
 800a4ea:	400b      	ands	r3, r1
 800a4ec:	6939      	ldr	r1, [r7, #16]
 800a4ee:	0148      	lsls	r0, r1, #5
 800a4f0:	6979      	ldr	r1, [r7, #20]
 800a4f2:	4401      	add	r1, r0
 800a4f4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	015a      	lsls	r2, r3, #5
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	4413      	add	r3, r2
 800a504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a508:	691a      	ldr	r2, [r3, #16]
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	691b      	ldr	r3, [r3, #16]
 800a50e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a512:	6939      	ldr	r1, [r7, #16]
 800a514:	0148      	lsls	r0, r1, #5
 800a516:	6979      	ldr	r1, [r7, #20]
 800a518:	4401      	add	r1, r0
 800a51a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a51e:	4313      	orrs	r3, r2
 800a520:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	791b      	ldrb	r3, [r3, #4]
 800a526:	2b01      	cmp	r3, #1
 800a528:	d11f      	bne.n	800a56a <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	015a      	lsls	r2, r3, #5
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	4413      	add	r3, r2
 800a532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	0151      	lsls	r1, r2, #5
 800a53c:	697a      	ldr	r2, [r7, #20]
 800a53e:	440a      	add	r2, r1
 800a540:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a544:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a548:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	015a      	lsls	r2, r3, #5
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	4413      	add	r3, r2
 800a552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a556:	691b      	ldr	r3, [r3, #16]
 800a558:	693a      	ldr	r2, [r7, #16]
 800a55a:	0151      	lsls	r1, r2, #5
 800a55c:	697a      	ldr	r2, [r7, #20]
 800a55e:	440a      	add	r2, r1
 800a560:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a564:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a568:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	015a      	lsls	r2, r3, #5
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	4413      	add	r3, r2
 800a572:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	693a      	ldr	r2, [r7, #16]
 800a57a:	0151      	lsls	r1, r2, #5
 800a57c:	697a      	ldr	r2, [r7, #20]
 800a57e:	440a      	add	r2, r1
 800a580:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a584:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a588:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	791b      	ldrb	r3, [r3, #4]
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d015      	beq.n	800a5be <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	691b      	ldr	r3, [r3, #16]
 800a596:	2b00      	cmp	r3, #0
 800a598:	f000 8139 	beq.w	800a80e <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	781b      	ldrb	r3, [r3, #0]
 800a5a8:	f003 030f 	and.w	r3, r3, #15
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a5b2:	6979      	ldr	r1, [r7, #20]
 800a5b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	634b      	str	r3, [r1, #52]	@ 0x34
 800a5bc:	e127      	b.n	800a80e <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d110      	bne.n	800a5f0 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	015a      	lsls	r2, r3, #5
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	4413      	add	r3, r2
 800a5d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	693a      	ldr	r2, [r7, #16]
 800a5de:	0151      	lsls	r1, r2, #5
 800a5e0:	697a      	ldr	r2, [r7, #20]
 800a5e2:	440a      	add	r2, r1
 800a5e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	e00f      	b.n	800a610 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	015a      	lsls	r2, r3, #5
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	693a      	ldr	r2, [r7, #16]
 800a600:	0151      	lsls	r1, r2, #5
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	440a      	add	r2, r1
 800a606:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a60a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a60e:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	68d9      	ldr	r1, [r3, #12]
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	781a      	ldrb	r2, [r3, #0]
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	691b      	ldr	r3, [r3, #16]
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 f9a6 	bl	800a970 <USB_WritePacket>
 800a624:	e0f3      	b.n	800a80e <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	015a      	lsls	r2, r3, #5
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	4413      	add	r3, r2
 800a62e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a632:	691b      	ldr	r3, [r3, #16]
 800a634:	693a      	ldr	r2, [r7, #16]
 800a636:	0151      	lsls	r1, r2, #5
 800a638:	697a      	ldr	r2, [r7, #20]
 800a63a:	440a      	add	r2, r1
 800a63c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a640:	0cdb      	lsrs	r3, r3, #19
 800a642:	04db      	lsls	r3, r3, #19
 800a644:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	015a      	lsls	r2, r3, #5
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	4413      	add	r3, r2
 800a64e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	0151      	lsls	r1, r2, #5
 800a658:	697a      	ldr	r2, [r7, #20]
 800a65a:	440a      	add	r2, r1
 800a65c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a660:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a664:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a668:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d12f      	bne.n	800a6d0 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	691b      	ldr	r3, [r3, #16]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d003      	beq.n	800a680 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	689a      	ldr	r2, [r3, #8]
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	689a      	ldr	r2, [r3, #8]
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	015a      	lsls	r2, r3, #5
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	4413      	add	r3, r2
 800a690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a694:	691a      	ldr	r2, [r3, #16]
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	6a1b      	ldr	r3, [r3, #32]
 800a69a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a69e:	6939      	ldr	r1, [r7, #16]
 800a6a0:	0148      	lsls	r0, r1, #5
 800a6a2:	6979      	ldr	r1, [r7, #20]
 800a6a4:	4401      	add	r1, r0
 800a6a6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	015a      	lsls	r2, r3, #5
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6ba:	691b      	ldr	r3, [r3, #16]
 800a6bc:	693a      	ldr	r2, [r7, #16]
 800a6be:	0151      	lsls	r1, r2, #5
 800a6c0:	697a      	ldr	r2, [r7, #20]
 800a6c2:	440a      	add	r2, r1
 800a6c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a6cc:	6113      	str	r3, [r2, #16]
 800a6ce:	e061      	b.n	800a794 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	691b      	ldr	r3, [r3, #16]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d125      	bne.n	800a724 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	015a      	lsls	r2, r3, #5
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	4413      	add	r3, r2
 800a6e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6e4:	691a      	ldr	r2, [r3, #16]
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a6ee:	6939      	ldr	r1, [r7, #16]
 800a6f0:	0148      	lsls	r0, r1, #5
 800a6f2:	6979      	ldr	r1, [r7, #20]
 800a6f4:	4401      	add	r1, r0
 800a6f6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a6fe:	693b      	ldr	r3, [r7, #16]
 800a700:	015a      	lsls	r2, r3, #5
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	4413      	add	r3, r2
 800a706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a70a:	691b      	ldr	r3, [r3, #16]
 800a70c:	693a      	ldr	r2, [r7, #16]
 800a70e:	0151      	lsls	r1, r2, #5
 800a710:	697a      	ldr	r2, [r7, #20]
 800a712:	440a      	add	r2, r1
 800a714:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a718:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a71c:	6113      	str	r3, [r2, #16]
 800a71e:	e039      	b.n	800a794 <USB_EPStartXfer+0x3dc>
 800a720:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	691a      	ldr	r2, [r3, #16]
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	689b      	ldr	r3, [r3, #8]
 800a72c:	4413      	add	r3, r2
 800a72e:	1e5a      	subs	r2, r3, #1
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	fbb2 f3f3 	udiv	r3, r2, r3
 800a738:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	89fa      	ldrh	r2, [r7, #14]
 800a740:	fb03 f202 	mul.w	r2, r3, r2
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	015a      	lsls	r2, r3, #5
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	4413      	add	r3, r2
 800a750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a754:	691a      	ldr	r2, [r3, #16]
 800a756:	89fb      	ldrh	r3, [r7, #14]
 800a758:	04d9      	lsls	r1, r3, #19
 800a75a:	4b2f      	ldr	r3, [pc, #188]	@ (800a818 <USB_EPStartXfer+0x460>)
 800a75c:	400b      	ands	r3, r1
 800a75e:	6939      	ldr	r1, [r7, #16]
 800a760:	0148      	lsls	r0, r1, #5
 800a762:	6979      	ldr	r1, [r7, #20]
 800a764:	4401      	add	r1, r0
 800a766:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a76a:	4313      	orrs	r3, r2
 800a76c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	015a      	lsls	r2, r3, #5
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	4413      	add	r3, r2
 800a776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a77a:	691a      	ldr	r2, [r3, #16]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	6a1b      	ldr	r3, [r3, #32]
 800a780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a784:	6939      	ldr	r1, [r7, #16]
 800a786:	0148      	lsls	r0, r1, #5
 800a788:	6979      	ldr	r1, [r7, #20]
 800a78a:	4401      	add	r1, r0
 800a78c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a790:	4313      	orrs	r3, r2
 800a792:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	791b      	ldrb	r3, [r3, #4]
 800a798:	2b01      	cmp	r3, #1
 800a79a:	d128      	bne.n	800a7ee <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d110      	bne.n	800a7ce <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	015a      	lsls	r2, r3, #5
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	693a      	ldr	r2, [r7, #16]
 800a7bc:	0151      	lsls	r1, r2, #5
 800a7be:	697a      	ldr	r2, [r7, #20]
 800a7c0:	440a      	add	r2, r1
 800a7c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7c6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a7ca:	6013      	str	r3, [r2, #0]
 800a7cc:	e00f      	b.n	800a7ee <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	015a      	lsls	r2, r3, #5
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	693a      	ldr	r2, [r7, #16]
 800a7de:	0151      	lsls	r1, r2, #5
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	440a      	add	r2, r1
 800a7e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7ec:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	015a      	lsls	r2, r3, #5
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	0151      	lsls	r1, r2, #5
 800a800:	697a      	ldr	r2, [r7, #20]
 800a802:	440a      	add	r2, r1
 800a804:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a808:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a80c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	3718      	adds	r7, #24
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	1ff80000 	.word	0x1ff80000

0800a81c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b087      	sub	sp, #28
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a826:	2300      	movs	r3, #0
 800a828:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a82a:	2300      	movs	r3, #0
 800a82c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	785b      	ldrb	r3, [r3, #1]
 800a836:	2b01      	cmp	r3, #1
 800a838:	d14a      	bne.n	800a8d0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	015a      	lsls	r2, r3, #5
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	4413      	add	r3, r2
 800a844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a84e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a852:	f040 8086 	bne.w	800a962 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	015a      	lsls	r2, r3, #5
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	4413      	add	r3, r2
 800a860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	683a      	ldr	r2, [r7, #0]
 800a868:	7812      	ldrb	r2, [r2, #0]
 800a86a:	0151      	lsls	r1, r2, #5
 800a86c:	693a      	ldr	r2, [r7, #16]
 800a86e:	440a      	add	r2, r1
 800a870:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a874:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a878:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	015a      	lsls	r2, r3, #5
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	4413      	add	r3, r2
 800a884:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	683a      	ldr	r2, [r7, #0]
 800a88c:	7812      	ldrb	r2, [r2, #0]
 800a88e:	0151      	lsls	r1, r2, #5
 800a890:	693a      	ldr	r2, [r7, #16]
 800a892:	440a      	add	r2, r1
 800a894:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a898:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a89c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d902      	bls.n	800a8b4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	75fb      	strb	r3, [r7, #23]
          break;
 800a8b2:	e056      	b.n	800a962 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	015a      	lsls	r2, r3, #5
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	4413      	add	r3, r2
 800a8be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8cc:	d0e7      	beq.n	800a89e <USB_EPStopXfer+0x82>
 800a8ce:	e048      	b.n	800a962 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	015a      	lsls	r2, r3, #5
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	4413      	add	r3, r2
 800a8da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8e8:	d13b      	bne.n	800a962 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	781b      	ldrb	r3, [r3, #0]
 800a8ee:	015a      	lsls	r2, r3, #5
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	4413      	add	r3, r2
 800a8f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	683a      	ldr	r2, [r7, #0]
 800a8fc:	7812      	ldrb	r2, [r2, #0]
 800a8fe:	0151      	lsls	r1, r2, #5
 800a900:	693a      	ldr	r2, [r7, #16]
 800a902:	440a      	add	r2, r1
 800a904:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a908:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a90c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	015a      	lsls	r2, r3, #5
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	4413      	add	r3, r2
 800a918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	683a      	ldr	r2, [r7, #0]
 800a920:	7812      	ldrb	r2, [r2, #0]
 800a922:	0151      	lsls	r1, r2, #5
 800a924:	693a      	ldr	r2, [r7, #16]
 800a926:	440a      	add	r2, r1
 800a928:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a92c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a930:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	3301      	adds	r3, #1
 800a936:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a93e:	4293      	cmp	r3, r2
 800a940:	d902      	bls.n	800a948 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	75fb      	strb	r3, [r7, #23]
          break;
 800a946:	e00c      	b.n	800a962 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	015a      	lsls	r2, r3, #5
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	4413      	add	r3, r2
 800a952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a95c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a960:	d0e7      	beq.n	800a932 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a962:	7dfb      	ldrb	r3, [r7, #23]
}
 800a964:	4618      	mov	r0, r3
 800a966:	371c      	adds	r7, #28
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800a970:	b480      	push	{r7}
 800a972:	b089      	sub	sp, #36	@ 0x24
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	4611      	mov	r1, r2
 800a97c:	461a      	mov	r2, r3
 800a97e:	460b      	mov	r3, r1
 800a980:	71fb      	strb	r3, [r7, #7]
 800a982:	4613      	mov	r3, r2
 800a984:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a98e:	88bb      	ldrh	r3, [r7, #4]
 800a990:	3303      	adds	r3, #3
 800a992:	089b      	lsrs	r3, r3, #2
 800a994:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a996:	2300      	movs	r3, #0
 800a998:	61bb      	str	r3, [r7, #24]
 800a99a:	e018      	b.n	800a9ce <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a99c:	79fb      	ldrb	r3, [r7, #7]
 800a99e:	031a      	lsls	r2, r3, #12
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	3301      	adds	r3, #1
 800a9c0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a9c2:	69fb      	ldr	r3, [r7, #28]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	61bb      	str	r3, [r7, #24]
 800a9ce:	69ba      	ldr	r2, [r7, #24]
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d3e2      	bcc.n	800a99c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a9d6:	2300      	movs	r3, #0
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	3724      	adds	r7, #36	@ 0x24
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b08b      	sub	sp, #44	@ 0x2c
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	60b9      	str	r1, [r7, #8]
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a9fa:	88fb      	ldrh	r3, [r7, #6]
 800a9fc:	089b      	lsrs	r3, r3, #2
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800aa02:	88fb      	ldrh	r3, [r7, #6]
 800aa04:	f003 0303 	and.w	r3, r3, #3
 800aa08:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	623b      	str	r3, [r7, #32]
 800aa0e:	e014      	b.n	800aa3a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800aa10:	69bb      	ldr	r3, [r7, #24]
 800aa12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1a:	601a      	str	r2, [r3, #0]
    pDest++;
 800aa1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1e:	3301      	adds	r3, #1
 800aa20:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aa22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa24:	3301      	adds	r3, #1
 800aa26:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aa28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aa2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa30:	3301      	adds	r3, #1
 800aa32:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	3301      	adds	r3, #1
 800aa38:	623b      	str	r3, [r7, #32]
 800aa3a:	6a3a      	ldr	r2, [r7, #32]
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d3e6      	bcc.n	800aa10 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800aa42:	8bfb      	ldrh	r3, [r7, #30]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d01e      	beq.n	800aa86 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800aa4c:	69bb      	ldr	r3, [r7, #24]
 800aa4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa52:	461a      	mov	r2, r3
 800aa54:	f107 0310 	add.w	r3, r7, #16
 800aa58:	6812      	ldr	r2, [r2, #0]
 800aa5a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800aa5c:	693a      	ldr	r2, [r7, #16]
 800aa5e:	6a3b      	ldr	r3, [r7, #32]
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	00db      	lsls	r3, r3, #3
 800aa64:	fa22 f303 	lsr.w	r3, r2, r3
 800aa68:	b2da      	uxtb	r2, r3
 800aa6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa6c:	701a      	strb	r2, [r3, #0]
      i++;
 800aa6e:	6a3b      	ldr	r3, [r7, #32]
 800aa70:	3301      	adds	r3, #1
 800aa72:	623b      	str	r3, [r7, #32]
      pDest++;
 800aa74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa76:	3301      	adds	r3, #1
 800aa78:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800aa7a:	8bfb      	ldrh	r3, [r7, #30]
 800aa7c:	3b01      	subs	r3, #1
 800aa7e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800aa80:	8bfb      	ldrh	r3, [r7, #30]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d1ea      	bne.n	800aa5c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800aa86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	372c      	adds	r7, #44	@ 0x2c
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr

0800aa94 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b085      	sub	sp, #20
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	785b      	ldrb	r3, [r3, #1]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d12c      	bne.n	800ab0a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	015a      	lsls	r2, r3, #5
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	4413      	add	r3, r2
 800aab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	db12      	blt.n	800aae8 <USB_EPSetStall+0x54>
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00f      	beq.n	800aae8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	015a      	lsls	r2, r3, #5
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	4413      	add	r3, r2
 800aad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	68ba      	ldr	r2, [r7, #8]
 800aad8:	0151      	lsls	r1, r2, #5
 800aada:	68fa      	ldr	r2, [r7, #12]
 800aadc:	440a      	add	r2, r1
 800aade:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aae2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aae6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	015a      	lsls	r2, r3, #5
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	4413      	add	r3, r2
 800aaf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	68ba      	ldr	r2, [r7, #8]
 800aaf8:	0151      	lsls	r1, r2, #5
 800aafa:	68fa      	ldr	r2, [r7, #12]
 800aafc:	440a      	add	r2, r1
 800aafe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ab06:	6013      	str	r3, [r2, #0]
 800ab08:	e02b      	b.n	800ab62 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	015a      	lsls	r2, r3, #5
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	4413      	add	r3, r2
 800ab12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	db12      	blt.n	800ab42 <USB_EPSetStall+0xae>
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d00f      	beq.n	800ab42 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	015a      	lsls	r2, r3, #5
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	4413      	add	r3, r2
 800ab2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	68ba      	ldr	r2, [r7, #8]
 800ab32:	0151      	lsls	r1, r2, #5
 800ab34:	68fa      	ldr	r2, [r7, #12]
 800ab36:	440a      	add	r2, r1
 800ab38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab3c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ab40:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	015a      	lsls	r2, r3, #5
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	4413      	add	r3, r2
 800ab4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	68ba      	ldr	r2, [r7, #8]
 800ab52:	0151      	lsls	r1, r2, #5
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	440a      	add	r2, r1
 800ab58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ab60:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ab62:	2300      	movs	r3, #0
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3714      	adds	r7, #20
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b085      	sub	sp, #20
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	785b      	ldrb	r3, [r3, #1]
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d128      	bne.n	800abde <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	68ba      	ldr	r2, [r7, #8]
 800ab9c:	0151      	lsls	r1, r2, #5
 800ab9e:	68fa      	ldr	r2, [r7, #12]
 800aba0:	440a      	add	r2, r1
 800aba2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aba6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800abaa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	791b      	ldrb	r3, [r3, #4]
 800abb0:	2b03      	cmp	r3, #3
 800abb2:	d003      	beq.n	800abbc <USB_EPClearStall+0x4c>
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	791b      	ldrb	r3, [r3, #4]
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d138      	bne.n	800ac2e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	015a      	lsls	r2, r3, #5
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	4413      	add	r3, r2
 800abc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	68ba      	ldr	r2, [r7, #8]
 800abcc:	0151      	lsls	r1, r2, #5
 800abce:	68fa      	ldr	r2, [r7, #12]
 800abd0:	440a      	add	r2, r1
 800abd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800abda:	6013      	str	r3, [r2, #0]
 800abdc:	e027      	b.n	800ac2e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	015a      	lsls	r2, r3, #5
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	4413      	add	r3, r2
 800abe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	0151      	lsls	r1, r2, #5
 800abf0:	68fa      	ldr	r2, [r7, #12]
 800abf2:	440a      	add	r2, r1
 800abf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abf8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800abfc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	791b      	ldrb	r3, [r3, #4]
 800ac02:	2b03      	cmp	r3, #3
 800ac04:	d003      	beq.n	800ac0e <USB_EPClearStall+0x9e>
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	791b      	ldrb	r3, [r3, #4]
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d10f      	bne.n	800ac2e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	015a      	lsls	r2, r3, #5
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	4413      	add	r3, r2
 800ac16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	68ba      	ldr	r2, [r7, #8]
 800ac1e:	0151      	lsls	r1, r2, #5
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	440a      	add	r2, r1
 800ac24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac2c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ac2e:	2300      	movs	r3, #0
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3714      	adds	r7, #20
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr

0800ac3c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b085      	sub	sp, #20
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	460b      	mov	r3, r1
 800ac46:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac5a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ac5e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	78fb      	ldrb	r3, [r7, #3]
 800ac6a:	011b      	lsls	r3, r3, #4
 800ac6c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ac70:	68f9      	ldr	r1, [r7, #12]
 800ac72:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac76:	4313      	orrs	r3, r2
 800ac78:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ac7a:	2300      	movs	r3, #0
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3714      	adds	r7, #20
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b085      	sub	sp, #20
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	68fa      	ldr	r2, [r7, #12]
 800ac9e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800aca2:	f023 0303 	bic.w	r3, r3, #3
 800aca6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	68fa      	ldr	r2, [r7, #12]
 800acb2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800acb6:	f023 0302 	bic.w	r3, r3, #2
 800acba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800acbc:	2300      	movs	r3, #0
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3714      	adds	r7, #20
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr

0800acca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800acca:	b480      	push	{r7}
 800accc:	b085      	sub	sp, #20
 800acce:	af00      	add	r7, sp, #0
 800acd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ace4:	f023 0303 	bic.w	r3, r3, #3
 800ace8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	68fa      	ldr	r2, [r7, #12]
 800acf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800acf8:	f043 0302 	orr.w	r3, r3, #2
 800acfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3714      	adds	r7, #20
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr

0800ad0c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b085      	sub	sp, #20
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	695b      	ldr	r3, [r3, #20]
 800ad18:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	4013      	ands	r3, r2
 800ad22:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ad24:	68fb      	ldr	r3, [r7, #12]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3714      	adds	r7, #20
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr

0800ad32 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad32:	b480      	push	{r7}
 800ad34:	b085      	sub	sp, #20
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad44:	699b      	ldr	r3, [r3, #24]
 800ad46:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad4e:	69db      	ldr	r3, [r3, #28]
 800ad50:	68ba      	ldr	r2, [r7, #8]
 800ad52:	4013      	ands	r3, r2
 800ad54:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	0c1b      	lsrs	r3, r3, #16
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3714      	adds	r7, #20
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr

0800ad66 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad66:	b480      	push	{r7}
 800ad68:	b085      	sub	sp, #20
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad78:	699b      	ldr	r3, [r3, #24]
 800ad7a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad82:	69db      	ldr	r3, [r3, #28]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	4013      	ands	r3, r2
 800ad88:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	b29b      	uxth	r3, r3
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3714      	adds	r7, #20
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad9a:	b480      	push	{r7}
 800ad9c:	b085      	sub	sp, #20
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
 800ada2:	460b      	mov	r3, r1
 800ada4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800adaa:	78fb      	ldrb	r3, [r7, #3]
 800adac:	015a      	lsls	r2, r3, #5
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	4413      	add	r3, r2
 800adb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adb6:	689b      	ldr	r3, [r3, #8]
 800adb8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adc0:	695b      	ldr	r3, [r3, #20]
 800adc2:	68ba      	ldr	r2, [r7, #8]
 800adc4:	4013      	ands	r3, r2
 800adc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800adc8:	68bb      	ldr	r3, [r7, #8]
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3714      	adds	r7, #20
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr

0800add6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800add6:	b480      	push	{r7}
 800add8:	b087      	sub	sp, #28
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
 800adde:	460b      	mov	r3, r1
 800ade0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adec:	691b      	ldr	r3, [r3, #16]
 800adee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adf8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800adfa:	78fb      	ldrb	r3, [r7, #3]
 800adfc:	f003 030f 	and.w	r3, r3, #15
 800ae00:	68fa      	ldr	r2, [r7, #12]
 800ae02:	fa22 f303 	lsr.w	r3, r2, r3
 800ae06:	01db      	lsls	r3, r3, #7
 800ae08:	b2db      	uxtb	r3, r3
 800ae0a:	693a      	ldr	r2, [r7, #16]
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ae10:	78fb      	ldrb	r3, [r7, #3]
 800ae12:	015a      	lsls	r2, r3, #5
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	4413      	add	r3, r2
 800ae18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	693a      	ldr	r2, [r7, #16]
 800ae20:	4013      	ands	r3, r2
 800ae22:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ae24:	68bb      	ldr	r3, [r7, #8]
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	371c      	adds	r7, #28
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae30:	4770      	bx	lr

0800ae32 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ae32:	b480      	push	{r7}
 800ae34:	b083      	sub	sp, #12
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	695b      	ldr	r3, [r3, #20]
 800ae3e:	f003 0301 	and.w	r3, r3, #1
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	370c      	adds	r7, #12
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr

0800ae4e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ae4e:	b480      	push	{r7}
 800ae50:	b085      	sub	sp, #20
 800ae52:	af00      	add	r7, sp, #0
 800ae54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	68fa      	ldr	r2, [r7, #12]
 800ae64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae68:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800ae6c:	f023 0307 	bic.w	r3, r3, #7
 800ae70:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	68fa      	ldr	r2, [r7, #12]
 800ae7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ae80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae84:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ae86:	2300      	movs	r3, #0
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3714      	adds	r7, #20
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr

0800ae94 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b085      	sub	sp, #20
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	333c      	adds	r3, #60	@ 0x3c
 800aea6:	3304      	adds	r3, #4
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	4a1c      	ldr	r2, [pc, #112]	@ (800af20 <USB_EP0_OutStart+0x8c>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d90a      	bls.n	800aeca <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aec0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aec4:	d101      	bne.n	800aeca <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800aec6:	2300      	movs	r3, #0
 800aec8:	e024      	b.n	800af14 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aed0:	461a      	mov	r2, r3
 800aed2:	2300      	movs	r3, #0
 800aed4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aedc:	691b      	ldr	r3, [r3, #16]
 800aede:	68fa      	ldr	r2, [r7, #12]
 800aee0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aee4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aee8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aef0:	691b      	ldr	r3, [r3, #16]
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aef8:	f043 0318 	orr.w	r3, r3, #24
 800aefc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	68fa      	ldr	r2, [r7, #12]
 800af08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af0c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800af10:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800af12:	2300      	movs	r3, #0
}
 800af14:	4618      	mov	r0, r3
 800af16:	3714      	adds	r7, #20
 800af18:	46bd      	mov	sp, r7
 800af1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1e:	4770      	bx	lr
 800af20:	4f54300a 	.word	0x4f54300a

0800af24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af2c:	2300      	movs	r3, #0
 800af2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	3301      	adds	r3, #1
 800af34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	4a13      	ldr	r2, [pc, #76]	@ (800af88 <USB_CoreReset+0x64>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d901      	bls.n	800af42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800af3e:	2303      	movs	r3, #3
 800af40:	e01b      	b.n	800af7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	2b00      	cmp	r3, #0
 800af48:	daf2      	bge.n	800af30 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800af4a:	2300      	movs	r3, #0
 800af4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	691b      	ldr	r3, [r3, #16]
 800af52:	f043 0201 	orr.w	r2, r3, #1
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	3301      	adds	r3, #1
 800af5e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	4a09      	ldr	r2, [pc, #36]	@ (800af88 <USB_CoreReset+0x64>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d901      	bls.n	800af6c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800af68:	2303      	movs	r3, #3
 800af6a:	e006      	b.n	800af7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	f003 0301 	and.w	r3, r3, #1
 800af74:	2b01      	cmp	r3, #1
 800af76:	d0f0      	beq.n	800af5a <USB_CoreReset+0x36>

  return HAL_OK;
 800af78:	2300      	movs	r3, #0
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3714      	adds	r7, #20
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr
 800af86:	bf00      	nop
 800af88:	00030d40 	.word	0x00030d40

0800af8c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	460b      	mov	r3, r1
 800af96:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800af98:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800af9c:	f002 fe2c 	bl	800dbf8 <USBD_static_malloc>
 800afa0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d109      	bne.n	800afbc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	32b0      	adds	r2, #176	@ 0xb0
 800afb2:	2100      	movs	r1, #0
 800afb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800afb8:	2302      	movs	r3, #2
 800afba:	e0d4      	b.n	800b166 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800afbc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800afc0:	2100      	movs	r1, #0
 800afc2:	68f8      	ldr	r0, [r7, #12]
 800afc4:	f002 fe36 	bl	800dc34 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	32b0      	adds	r2, #176	@ 0xb0
 800afd2:	68f9      	ldr	r1, [r7, #12]
 800afd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	32b0      	adds	r2, #176	@ 0xb0
 800afe2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	7c1b      	ldrb	r3, [r3, #16]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d138      	bne.n	800b066 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aff4:	4b5e      	ldr	r3, [pc, #376]	@ (800b170 <USBD_CDC_Init+0x1e4>)
 800aff6:	7819      	ldrb	r1, [r3, #0]
 800aff8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800affc:	2202      	movs	r2, #2
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f002 fbe6 	bl	800d7d0 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b004:	4b5a      	ldr	r3, [pc, #360]	@ (800b170 <USBD_CDC_Init+0x1e4>)
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	f003 020f 	and.w	r2, r3, #15
 800b00c:	6879      	ldr	r1, [r7, #4]
 800b00e:	4613      	mov	r3, r2
 800b010:	009b      	lsls	r3, r3, #2
 800b012:	4413      	add	r3, r2
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	440b      	add	r3, r1
 800b018:	3324      	adds	r3, #36	@ 0x24
 800b01a:	2201      	movs	r2, #1
 800b01c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b01e:	4b55      	ldr	r3, [pc, #340]	@ (800b174 <USBD_CDC_Init+0x1e8>)
 800b020:	7819      	ldrb	r1, [r3, #0]
 800b022:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b026:	2202      	movs	r2, #2
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f002 fbd1 	bl	800d7d0 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b02e:	4b51      	ldr	r3, [pc, #324]	@ (800b174 <USBD_CDC_Init+0x1e8>)
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	f003 020f 	and.w	r2, r3, #15
 800b036:	6879      	ldr	r1, [r7, #4]
 800b038:	4613      	mov	r3, r2
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	4413      	add	r3, r2
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	440b      	add	r3, r1
 800b042:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b046:	2201      	movs	r2, #1
 800b048:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b04a:	4b4b      	ldr	r3, [pc, #300]	@ (800b178 <USBD_CDC_Init+0x1ec>)
 800b04c:	781b      	ldrb	r3, [r3, #0]
 800b04e:	f003 020f 	and.w	r2, r3, #15
 800b052:	6879      	ldr	r1, [r7, #4]
 800b054:	4613      	mov	r3, r2
 800b056:	009b      	lsls	r3, r3, #2
 800b058:	4413      	add	r3, r2
 800b05a:	009b      	lsls	r3, r3, #2
 800b05c:	440b      	add	r3, r1
 800b05e:	3326      	adds	r3, #38	@ 0x26
 800b060:	2210      	movs	r2, #16
 800b062:	801a      	strh	r2, [r3, #0]
 800b064:	e035      	b.n	800b0d2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b066:	4b42      	ldr	r3, [pc, #264]	@ (800b170 <USBD_CDC_Init+0x1e4>)
 800b068:	7819      	ldrb	r1, [r3, #0]
 800b06a:	2340      	movs	r3, #64	@ 0x40
 800b06c:	2202      	movs	r2, #2
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f002 fbae 	bl	800d7d0 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b074:	4b3e      	ldr	r3, [pc, #248]	@ (800b170 <USBD_CDC_Init+0x1e4>)
 800b076:	781b      	ldrb	r3, [r3, #0]
 800b078:	f003 020f 	and.w	r2, r3, #15
 800b07c:	6879      	ldr	r1, [r7, #4]
 800b07e:	4613      	mov	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	4413      	add	r3, r2
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	440b      	add	r3, r1
 800b088:	3324      	adds	r3, #36	@ 0x24
 800b08a:	2201      	movs	r2, #1
 800b08c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b08e:	4b39      	ldr	r3, [pc, #228]	@ (800b174 <USBD_CDC_Init+0x1e8>)
 800b090:	7819      	ldrb	r1, [r3, #0]
 800b092:	2340      	movs	r3, #64	@ 0x40
 800b094:	2202      	movs	r2, #2
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f002 fb9a 	bl	800d7d0 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b09c:	4b35      	ldr	r3, [pc, #212]	@ (800b174 <USBD_CDC_Init+0x1e8>)
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	f003 020f 	and.w	r2, r3, #15
 800b0a4:	6879      	ldr	r1, [r7, #4]
 800b0a6:	4613      	mov	r3, r2
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	4413      	add	r3, r2
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	440b      	add	r3, r1
 800b0b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b0b8:	4b2f      	ldr	r3, [pc, #188]	@ (800b178 <USBD_CDC_Init+0x1ec>)
 800b0ba:	781b      	ldrb	r3, [r3, #0]
 800b0bc:	f003 020f 	and.w	r2, r3, #15
 800b0c0:	6879      	ldr	r1, [r7, #4]
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	009b      	lsls	r3, r3, #2
 800b0c6:	4413      	add	r3, r2
 800b0c8:	009b      	lsls	r3, r3, #2
 800b0ca:	440b      	add	r3, r1
 800b0cc:	3326      	adds	r3, #38	@ 0x26
 800b0ce:	2210      	movs	r2, #16
 800b0d0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b0d2:	4b29      	ldr	r3, [pc, #164]	@ (800b178 <USBD_CDC_Init+0x1ec>)
 800b0d4:	7819      	ldrb	r1, [r3, #0]
 800b0d6:	2308      	movs	r3, #8
 800b0d8:	2203      	movs	r2, #3
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f002 fb78 	bl	800d7d0 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b0e0:	4b25      	ldr	r3, [pc, #148]	@ (800b178 <USBD_CDC_Init+0x1ec>)
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	f003 020f 	and.w	r2, r3, #15
 800b0e8:	6879      	ldr	r1, [r7, #4]
 800b0ea:	4613      	mov	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	4413      	add	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	440b      	add	r3, r1
 800b0f4:	3324      	adds	r3, #36	@ 0x24
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b108:	687a      	ldr	r2, [r7, #4]
 800b10a:	33b0      	adds	r3, #176	@ 0xb0
 800b10c:	009b      	lsls	r3, r3, #2
 800b10e:	4413      	add	r3, r2
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2200      	movs	r2, #0
 800b11a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2200      	movs	r2, #0
 800b122:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d101      	bne.n	800b134 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b130:	2302      	movs	r3, #2
 800b132:	e018      	b.n	800b166 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	7c1b      	ldrb	r3, [r3, #16]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d10a      	bne.n	800b152 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b13c:	4b0d      	ldr	r3, [pc, #52]	@ (800b174 <USBD_CDC_Init+0x1e8>)
 800b13e:	7819      	ldrb	r1, [r3, #0]
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b146:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f002 fcba 	bl	800dac4 <USBD_LL_PrepareReceive>
 800b150:	e008      	b.n	800b164 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b152:	4b08      	ldr	r3, [pc, #32]	@ (800b174 <USBD_CDC_Init+0x1e8>)
 800b154:	7819      	ldrb	r1, [r3, #0]
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b15c:	2340      	movs	r3, #64	@ 0x40
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f002 fcb0 	bl	800dac4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b164:	2300      	movs	r3, #0
}
 800b166:	4618      	mov	r0, r3
 800b168:	3710      	adds	r7, #16
 800b16a:	46bd      	mov	sp, r7
 800b16c:	bd80      	pop	{r7, pc}
 800b16e:	bf00      	nop
 800b170:	20000093 	.word	0x20000093
 800b174:	20000094 	.word	0x20000094
 800b178:	20000095 	.word	0x20000095

0800b17c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b082      	sub	sp, #8
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
 800b184:	460b      	mov	r3, r1
 800b186:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b188:	4b3a      	ldr	r3, [pc, #232]	@ (800b274 <USBD_CDC_DeInit+0xf8>)
 800b18a:	781b      	ldrb	r3, [r3, #0]
 800b18c:	4619      	mov	r1, r3
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f002 fb5c 	bl	800d84c <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b194:	4b37      	ldr	r3, [pc, #220]	@ (800b274 <USBD_CDC_DeInit+0xf8>)
 800b196:	781b      	ldrb	r3, [r3, #0]
 800b198:	f003 020f 	and.w	r2, r3, #15
 800b19c:	6879      	ldr	r1, [r7, #4]
 800b19e:	4613      	mov	r3, r2
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	4413      	add	r3, r2
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	440b      	add	r3, r1
 800b1a8:	3324      	adds	r3, #36	@ 0x24
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b1ae:	4b32      	ldr	r3, [pc, #200]	@ (800b278 <USBD_CDC_DeInit+0xfc>)
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f002 fb49 	bl	800d84c <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b1ba:	4b2f      	ldr	r3, [pc, #188]	@ (800b278 <USBD_CDC_DeInit+0xfc>)
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	f003 020f 	and.w	r2, r3, #15
 800b1c2:	6879      	ldr	r1, [r7, #4]
 800b1c4:	4613      	mov	r3, r2
 800b1c6:	009b      	lsls	r3, r3, #2
 800b1c8:	4413      	add	r3, r2
 800b1ca:	009b      	lsls	r3, r3, #2
 800b1cc:	440b      	add	r3, r1
 800b1ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b1d6:	4b29      	ldr	r3, [pc, #164]	@ (800b27c <USBD_CDC_DeInit+0x100>)
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	4619      	mov	r1, r3
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f002 fb35 	bl	800d84c <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b1e2:	4b26      	ldr	r3, [pc, #152]	@ (800b27c <USBD_CDC_DeInit+0x100>)
 800b1e4:	781b      	ldrb	r3, [r3, #0]
 800b1e6:	f003 020f 	and.w	r2, r3, #15
 800b1ea:	6879      	ldr	r1, [r7, #4]
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	009b      	lsls	r3, r3, #2
 800b1f0:	4413      	add	r3, r2
 800b1f2:	009b      	lsls	r3, r3, #2
 800b1f4:	440b      	add	r3, r1
 800b1f6:	3324      	adds	r3, #36	@ 0x24
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b1fc:	4b1f      	ldr	r3, [pc, #124]	@ (800b27c <USBD_CDC_DeInit+0x100>)
 800b1fe:	781b      	ldrb	r3, [r3, #0]
 800b200:	f003 020f 	and.w	r2, r3, #15
 800b204:	6879      	ldr	r1, [r7, #4]
 800b206:	4613      	mov	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4413      	add	r3, r2
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	440b      	add	r3, r1
 800b210:	3326      	adds	r3, #38	@ 0x26
 800b212:	2200      	movs	r2, #0
 800b214:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	32b0      	adds	r2, #176	@ 0xb0
 800b220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d01f      	beq.n	800b268 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	33b0      	adds	r3, #176	@ 0xb0
 800b232:	009b      	lsls	r3, r3, #2
 800b234:	4413      	add	r3, r2
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	685b      	ldr	r3, [r3, #4]
 800b23a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	32b0      	adds	r2, #176	@ 0xb0
 800b246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b24a:	4618      	mov	r0, r3
 800b24c:	f002 fce2 	bl	800dc14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	32b0      	adds	r2, #176	@ 0xb0
 800b25a:	2100      	movs	r1, #0
 800b25c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b268:	2300      	movs	r3, #0
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3708      	adds	r7, #8
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}
 800b272:	bf00      	nop
 800b274:	20000093 	.word	0x20000093
 800b278:	20000094 	.word	0x20000094
 800b27c:	20000095 	.word	0x20000095

0800b280 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b086      	sub	sp, #24
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
 800b288:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	32b0      	adds	r2, #176	@ 0xb0
 800b294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b298:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b29a:	2300      	movs	r3, #0
 800b29c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d101      	bne.n	800b2b0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b2ac:	2303      	movs	r3, #3
 800b2ae:	e0bf      	b.n	800b430 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	781b      	ldrb	r3, [r3, #0]
 800b2b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d050      	beq.n	800b35e <USBD_CDC_Setup+0xde>
 800b2bc:	2b20      	cmp	r3, #32
 800b2be:	f040 80af 	bne.w	800b420 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	88db      	ldrh	r3, [r3, #6]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d03a      	beq.n	800b340 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	781b      	ldrb	r3, [r3, #0]
 800b2ce:	b25b      	sxtb	r3, r3
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	da1b      	bge.n	800b30c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	33b0      	adds	r3, #176	@ 0xb0
 800b2de:	009b      	lsls	r3, r3, #2
 800b2e0:	4413      	add	r3, r2
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	689b      	ldr	r3, [r3, #8]
 800b2e6:	683a      	ldr	r2, [r7, #0]
 800b2e8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b2ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b2ec:	683a      	ldr	r2, [r7, #0]
 800b2ee:	88d2      	ldrh	r2, [r2, #6]
 800b2f0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	88db      	ldrh	r3, [r3, #6]
 800b2f6:	2b07      	cmp	r3, #7
 800b2f8:	bf28      	it	cs
 800b2fa:	2307      	movcs	r3, #7
 800b2fc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	89fa      	ldrh	r2, [r7, #14]
 800b302:	4619      	mov	r1, r3
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f001 fdb1 	bl	800ce6c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b30a:	e090      	b.n	800b42e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	785a      	ldrb	r2, [r3, #1]
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	88db      	ldrh	r3, [r3, #6]
 800b31a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b31c:	d803      	bhi.n	800b326 <USBD_CDC_Setup+0xa6>
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	88db      	ldrh	r3, [r3, #6]
 800b322:	b2da      	uxtb	r2, r3
 800b324:	e000      	b.n	800b328 <USBD_CDC_Setup+0xa8>
 800b326:	2240      	movs	r2, #64	@ 0x40
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b32e:	6939      	ldr	r1, [r7, #16]
 800b330:	693b      	ldr	r3, [r7, #16]
 800b332:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b336:	461a      	mov	r2, r3
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f001 fdc3 	bl	800cec4 <USBD_CtlPrepareRx>
      break;
 800b33e:	e076      	b.n	800b42e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	33b0      	adds	r3, #176	@ 0xb0
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	4413      	add	r3, r2
 800b34e:	685b      	ldr	r3, [r3, #4]
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	683a      	ldr	r2, [r7, #0]
 800b354:	7850      	ldrb	r0, [r2, #1]
 800b356:	2200      	movs	r2, #0
 800b358:	6839      	ldr	r1, [r7, #0]
 800b35a:	4798      	blx	r3
      break;
 800b35c:	e067      	b.n	800b42e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	785b      	ldrb	r3, [r3, #1]
 800b362:	2b0b      	cmp	r3, #11
 800b364:	d851      	bhi.n	800b40a <USBD_CDC_Setup+0x18a>
 800b366:	a201      	add	r2, pc, #4	@ (adr r2, 800b36c <USBD_CDC_Setup+0xec>)
 800b368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b36c:	0800b39d 	.word	0x0800b39d
 800b370:	0800b419 	.word	0x0800b419
 800b374:	0800b40b 	.word	0x0800b40b
 800b378:	0800b40b 	.word	0x0800b40b
 800b37c:	0800b40b 	.word	0x0800b40b
 800b380:	0800b40b 	.word	0x0800b40b
 800b384:	0800b40b 	.word	0x0800b40b
 800b388:	0800b40b 	.word	0x0800b40b
 800b38c:	0800b40b 	.word	0x0800b40b
 800b390:	0800b40b 	.word	0x0800b40b
 800b394:	0800b3c7 	.word	0x0800b3c7
 800b398:	0800b3f1 	.word	0x0800b3f1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3a2:	b2db      	uxtb	r3, r3
 800b3a4:	2b03      	cmp	r3, #3
 800b3a6:	d107      	bne.n	800b3b8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b3a8:	f107 030a 	add.w	r3, r7, #10
 800b3ac:	2202      	movs	r2, #2
 800b3ae:	4619      	mov	r1, r3
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f001 fd5b 	bl	800ce6c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b3b6:	e032      	b.n	800b41e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b3b8:	6839      	ldr	r1, [r7, #0]
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f001 fce5 	bl	800cd8a <USBD_CtlError>
            ret = USBD_FAIL;
 800b3c0:	2303      	movs	r3, #3
 800b3c2:	75fb      	strb	r3, [r7, #23]
          break;
 800b3c4:	e02b      	b.n	800b41e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3cc:	b2db      	uxtb	r3, r3
 800b3ce:	2b03      	cmp	r3, #3
 800b3d0:	d107      	bne.n	800b3e2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b3d2:	f107 030d 	add.w	r3, r7, #13
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	4619      	mov	r1, r3
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f001 fd46 	bl	800ce6c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b3e0:	e01d      	b.n	800b41e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b3e2:	6839      	ldr	r1, [r7, #0]
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f001 fcd0 	bl	800cd8a <USBD_CtlError>
            ret = USBD_FAIL;
 800b3ea:	2303      	movs	r3, #3
 800b3ec:	75fb      	strb	r3, [r7, #23]
          break;
 800b3ee:	e016      	b.n	800b41e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	2b03      	cmp	r3, #3
 800b3fa:	d00f      	beq.n	800b41c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b3fc:	6839      	ldr	r1, [r7, #0]
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f001 fcc3 	bl	800cd8a <USBD_CtlError>
            ret = USBD_FAIL;
 800b404:	2303      	movs	r3, #3
 800b406:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b408:	e008      	b.n	800b41c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b40a:	6839      	ldr	r1, [r7, #0]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f001 fcbc 	bl	800cd8a <USBD_CtlError>
          ret = USBD_FAIL;
 800b412:	2303      	movs	r3, #3
 800b414:	75fb      	strb	r3, [r7, #23]
          break;
 800b416:	e002      	b.n	800b41e <USBD_CDC_Setup+0x19e>
          break;
 800b418:	bf00      	nop
 800b41a:	e008      	b.n	800b42e <USBD_CDC_Setup+0x1ae>
          break;
 800b41c:	bf00      	nop
      }
      break;
 800b41e:	e006      	b.n	800b42e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b420:	6839      	ldr	r1, [r7, #0]
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f001 fcb1 	bl	800cd8a <USBD_CtlError>
      ret = USBD_FAIL;
 800b428:	2303      	movs	r3, #3
 800b42a:	75fb      	strb	r3, [r7, #23]
      break;
 800b42c:	bf00      	nop
  }

  return (uint8_t)ret;
 800b42e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b430:	4618      	mov	r0, r3
 800b432:	3718      	adds	r7, #24
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b084      	sub	sp, #16
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	460b      	mov	r3, r1
 800b442:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b44a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	32b0      	adds	r2, #176	@ 0xb0
 800b456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d101      	bne.n	800b462 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b45e:	2303      	movs	r3, #3
 800b460:	e065      	b.n	800b52e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	32b0      	adds	r2, #176	@ 0xb0
 800b46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b470:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b472:	78fb      	ldrb	r3, [r7, #3]
 800b474:	f003 020f 	and.w	r2, r3, #15
 800b478:	6879      	ldr	r1, [r7, #4]
 800b47a:	4613      	mov	r3, r2
 800b47c:	009b      	lsls	r3, r3, #2
 800b47e:	4413      	add	r3, r2
 800b480:	009b      	lsls	r3, r3, #2
 800b482:	440b      	add	r3, r1
 800b484:	3318      	adds	r3, #24
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d02f      	beq.n	800b4ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b48c:	78fb      	ldrb	r3, [r7, #3]
 800b48e:	f003 020f 	and.w	r2, r3, #15
 800b492:	6879      	ldr	r1, [r7, #4]
 800b494:	4613      	mov	r3, r2
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	4413      	add	r3, r2
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	440b      	add	r3, r1
 800b49e:	3318      	adds	r3, #24
 800b4a0:	681a      	ldr	r2, [r3, #0]
 800b4a2:	78fb      	ldrb	r3, [r7, #3]
 800b4a4:	f003 010f 	and.w	r1, r3, #15
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	00db      	lsls	r3, r3, #3
 800b4ae:	440b      	add	r3, r1
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	4403      	add	r3, r0
 800b4b4:	3344      	adds	r3, #68	@ 0x44
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	fbb2 f1f3 	udiv	r1, r2, r3
 800b4bc:	fb01 f303 	mul.w	r3, r1, r3
 800b4c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d112      	bne.n	800b4ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b4c6:	78fb      	ldrb	r3, [r7, #3]
 800b4c8:	f003 020f 	and.w	r2, r3, #15
 800b4cc:	6879      	ldr	r1, [r7, #4]
 800b4ce:	4613      	mov	r3, r2
 800b4d0:	009b      	lsls	r3, r3, #2
 800b4d2:	4413      	add	r3, r2
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	440b      	add	r3, r1
 800b4d8:	3318      	adds	r3, #24
 800b4da:	2200      	movs	r2, #0
 800b4dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b4de:	78f9      	ldrb	r1, [r7, #3]
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f002 fab5 	bl	800da54 <USBD_LL_Transmit>
 800b4ea:	e01f      	b.n	800b52c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b4fa:	687a      	ldr	r2, [r7, #4]
 800b4fc:	33b0      	adds	r3, #176	@ 0xb0
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	4413      	add	r3, r2
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	691b      	ldr	r3, [r3, #16]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d010      	beq.n	800b52c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b510:	687a      	ldr	r2, [r7, #4]
 800b512:	33b0      	adds	r3, #176	@ 0xb0
 800b514:	009b      	lsls	r3, r3, #2
 800b516:	4413      	add	r3, r2
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	691b      	ldr	r3, [r3, #16]
 800b51c:	68ba      	ldr	r2, [r7, #8]
 800b51e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b522:	68ba      	ldr	r2, [r7, #8]
 800b524:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b528:	78fa      	ldrb	r2, [r7, #3]
 800b52a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b52c:	2300      	movs	r3, #0
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}

0800b536 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b536:	b580      	push	{r7, lr}
 800b538:	b084      	sub	sp, #16
 800b53a:	af00      	add	r7, sp, #0
 800b53c:	6078      	str	r0, [r7, #4]
 800b53e:	460b      	mov	r3, r1
 800b540:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	32b0      	adds	r2, #176	@ 0xb0
 800b54c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b550:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	32b0      	adds	r2, #176	@ 0xb0
 800b55c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d101      	bne.n	800b568 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b564:	2303      	movs	r3, #3
 800b566:	e01a      	b.n	800b59e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b568:	78fb      	ldrb	r3, [r7, #3]
 800b56a:	4619      	mov	r1, r3
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f002 fae1 	bl	800db34 <USBD_LL_GetRxDataSize>
 800b572:	4602      	mov	r2, r0
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b580:	687a      	ldr	r2, [r7, #4]
 800b582:	33b0      	adds	r3, #176	@ 0xb0
 800b584:	009b      	lsls	r3, r3, #2
 800b586:	4413      	add	r3, r2
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	68db      	ldr	r3, [r3, #12]
 800b58c:	68fa      	ldr	r2, [r7, #12]
 800b58e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b592:	68fa      	ldr	r2, [r7, #12]
 800b594:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b598:	4611      	mov	r1, r2
 800b59a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b59c:	2300      	movs	r3, #0
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3710      	adds	r7, #16
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b084      	sub	sp, #16
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	32b0      	adds	r2, #176	@ 0xb0
 800b5b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d101      	bne.n	800b5c8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b5c4:	2303      	movs	r3, #3
 800b5c6:	e024      	b.n	800b612 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	33b0      	adds	r3, #176	@ 0xb0
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	4413      	add	r3, r2
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d019      	beq.n	800b610 <USBD_CDC_EP0_RxReady+0x6a>
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b5e2:	2bff      	cmp	r3, #255	@ 0xff
 800b5e4:	d014      	beq.n	800b610 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	33b0      	adds	r3, #176	@ 0xb0
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	4413      	add	r3, r2
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	68fa      	ldr	r2, [r7, #12]
 800b5fa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b5fe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b600:	68fa      	ldr	r2, [r7, #12]
 800b602:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b606:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	22ff      	movs	r2, #255	@ 0xff
 800b60c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b610:	2300      	movs	r3, #0
}
 800b612:	4618      	mov	r0, r3
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
	...

0800b61c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b086      	sub	sp, #24
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b624:	2182      	movs	r1, #130	@ 0x82
 800b626:	4818      	ldr	r0, [pc, #96]	@ (800b688 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b628:	f000 fd4f 	bl	800c0ca <USBD_GetEpDesc>
 800b62c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b62e:	2101      	movs	r1, #1
 800b630:	4815      	ldr	r0, [pc, #84]	@ (800b688 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b632:	f000 fd4a 	bl	800c0ca <USBD_GetEpDesc>
 800b636:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b638:	2181      	movs	r1, #129	@ 0x81
 800b63a:	4813      	ldr	r0, [pc, #76]	@ (800b688 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b63c:	f000 fd45 	bl	800c0ca <USBD_GetEpDesc>
 800b640:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d002      	beq.n	800b64e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	2210      	movs	r2, #16
 800b64c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d006      	beq.n	800b662 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	2200      	movs	r2, #0
 800b658:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b65c:	711a      	strb	r2, [r3, #4]
 800b65e:	2200      	movs	r2, #0
 800b660:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d006      	beq.n	800b676 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2200      	movs	r2, #0
 800b66c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b670:	711a      	strb	r2, [r3, #4]
 800b672:	2200      	movs	r2, #0
 800b674:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2243      	movs	r2, #67	@ 0x43
 800b67a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b67c:	4b02      	ldr	r3, [pc, #8]	@ (800b688 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b67e:	4618      	mov	r0, r3
 800b680:	3718      	adds	r7, #24
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	bf00      	nop
 800b688:	20000050 	.word	0x20000050

0800b68c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b086      	sub	sp, #24
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b694:	2182      	movs	r1, #130	@ 0x82
 800b696:	4818      	ldr	r0, [pc, #96]	@ (800b6f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b698:	f000 fd17 	bl	800c0ca <USBD_GetEpDesc>
 800b69c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b69e:	2101      	movs	r1, #1
 800b6a0:	4815      	ldr	r0, [pc, #84]	@ (800b6f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b6a2:	f000 fd12 	bl	800c0ca <USBD_GetEpDesc>
 800b6a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b6a8:	2181      	movs	r1, #129	@ 0x81
 800b6aa:	4813      	ldr	r0, [pc, #76]	@ (800b6f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b6ac:	f000 fd0d 	bl	800c0ca <USBD_GetEpDesc>
 800b6b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d002      	beq.n	800b6be <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	2210      	movs	r2, #16
 800b6bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d006      	beq.n	800b6d2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	711a      	strb	r2, [r3, #4]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	f042 0202 	orr.w	r2, r2, #2
 800b6d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d006      	beq.n	800b6e6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	711a      	strb	r2, [r3, #4]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f042 0202 	orr.w	r2, r2, #2
 800b6e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2243      	movs	r2, #67	@ 0x43
 800b6ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b6ec:	4b02      	ldr	r3, [pc, #8]	@ (800b6f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3718      	adds	r7, #24
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	20000050 	.word	0x20000050

0800b6fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b086      	sub	sp, #24
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b704:	2182      	movs	r1, #130	@ 0x82
 800b706:	4818      	ldr	r0, [pc, #96]	@ (800b768 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b708:	f000 fcdf 	bl	800c0ca <USBD_GetEpDesc>
 800b70c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b70e:	2101      	movs	r1, #1
 800b710:	4815      	ldr	r0, [pc, #84]	@ (800b768 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b712:	f000 fcda 	bl	800c0ca <USBD_GetEpDesc>
 800b716:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b718:	2181      	movs	r1, #129	@ 0x81
 800b71a:	4813      	ldr	r0, [pc, #76]	@ (800b768 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b71c:	f000 fcd5 	bl	800c0ca <USBD_GetEpDesc>
 800b720:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d002      	beq.n	800b72e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	2210      	movs	r2, #16
 800b72c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b72e:	693b      	ldr	r3, [r7, #16]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d006      	beq.n	800b742 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	2200      	movs	r2, #0
 800b738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b73c:	711a      	strb	r2, [r3, #4]
 800b73e:	2200      	movs	r2, #0
 800b740:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d006      	beq.n	800b756 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b750:	711a      	strb	r2, [r3, #4]
 800b752:	2200      	movs	r2, #0
 800b754:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2243      	movs	r2, #67	@ 0x43
 800b75a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b75c:	4b02      	ldr	r3, [pc, #8]	@ (800b768 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3718      	adds	r7, #24
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}
 800b766:	bf00      	nop
 800b768:	20000050 	.word	0x20000050

0800b76c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	220a      	movs	r2, #10
 800b778:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b77a:	4b03      	ldr	r3, [pc, #12]	@ (800b788 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	370c      	adds	r7, #12
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr
 800b788:	2000000c 	.word	0x2000000c

0800b78c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b083      	sub	sp, #12
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d101      	bne.n	800b7a0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b79c:	2303      	movs	r3, #3
 800b79e:	e009      	b.n	800b7b4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b7a6:	687a      	ldr	r2, [r7, #4]
 800b7a8:	33b0      	adds	r3, #176	@ 0xb0
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4413      	add	r3, r2
 800b7ae:	683a      	ldr	r2, [r7, #0]
 800b7b0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b7b2:	2300      	movs	r3, #0
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	370c      	adds	r7, #12
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr

0800b7c0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b087      	sub	sp, #28
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	60f8      	str	r0, [r7, #12]
 800b7c8:	60b9      	str	r1, [r7, #8]
 800b7ca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	32b0      	adds	r2, #176	@ 0xb0
 800b7d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7da:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d101      	bne.n	800b7e6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b7e2:	2303      	movs	r3, #3
 800b7e4:	e008      	b.n	800b7f8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	68ba      	ldr	r2, [r7, #8]
 800b7ea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	371c      	adds	r7, #28
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b802:	4770      	bx	lr

0800b804 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b804:	b480      	push	{r7}
 800b806:	b085      	sub	sp, #20
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	32b0      	adds	r2, #176	@ 0xb0
 800b818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b81c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d101      	bne.n	800b828 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b824:	2303      	movs	r3, #3
 800b826:	e004      	b.n	800b832 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	683a      	ldr	r2, [r7, #0]
 800b82c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b830:	2300      	movs	r3, #0
}
 800b832:	4618      	mov	r0, r3
 800b834:	3714      	adds	r7, #20
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr
	...

0800b840 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b084      	sub	sp, #16
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	32b0      	adds	r2, #176	@ 0xb0
 800b852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b856:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b858:	2301      	movs	r3, #1
 800b85a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d101      	bne.n	800b866 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b862:	2303      	movs	r3, #3
 800b864:	e025      	b.n	800b8b2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d11f      	bne.n	800b8b0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	2201      	movs	r2, #1
 800b874:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b878:	4b10      	ldr	r3, [pc, #64]	@ (800b8bc <USBD_CDC_TransmitPacket+0x7c>)
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	f003 020f 	and.w	r2, r3, #15
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	4613      	mov	r3, r2
 800b88a:	009b      	lsls	r3, r3, #2
 800b88c:	4413      	add	r3, r2
 800b88e:	009b      	lsls	r3, r3, #2
 800b890:	4403      	add	r3, r0
 800b892:	3318      	adds	r3, #24
 800b894:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b896:	4b09      	ldr	r3, [pc, #36]	@ (800b8bc <USBD_CDC_TransmitPacket+0x7c>)
 800b898:	7819      	ldrb	r1, [r3, #0]
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f002 f8d4 	bl	800da54 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b8b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3710      	adds	r7, #16
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}
 800b8ba:	bf00      	nop
 800b8bc:	20000093 	.word	0x20000093

0800b8c0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	32b0      	adds	r2, #176	@ 0xb0
 800b8d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8d6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	32b0      	adds	r2, #176	@ 0xb0
 800b8e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d101      	bne.n	800b8ee <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b8ea:	2303      	movs	r3, #3
 800b8ec:	e018      	b.n	800b920 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	7c1b      	ldrb	r3, [r3, #16]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d10a      	bne.n	800b90c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b8f6:	4b0c      	ldr	r3, [pc, #48]	@ (800b928 <USBD_CDC_ReceivePacket+0x68>)
 800b8f8:	7819      	ldrb	r1, [r3, #0]
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b900:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f002 f8dd 	bl	800dac4 <USBD_LL_PrepareReceive>
 800b90a:	e008      	b.n	800b91e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b90c:	4b06      	ldr	r3, [pc, #24]	@ (800b928 <USBD_CDC_ReceivePacket+0x68>)
 800b90e:	7819      	ldrb	r1, [r3, #0]
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b916:	2340      	movs	r3, #64	@ 0x40
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f002 f8d3 	bl	800dac4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b91e:	2300      	movs	r3, #0
}
 800b920:	4618      	mov	r0, r3
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	20000094 	.word	0x20000094

0800b92c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b086      	sub	sp, #24
 800b930:	af00      	add	r7, sp, #0
 800b932:	60f8      	str	r0, [r7, #12]
 800b934:	60b9      	str	r1, [r7, #8]
 800b936:	4613      	mov	r3, r2
 800b938:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d101      	bne.n	800b944 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b940:	2303      	movs	r3, #3
 800b942:	e01f      	b.n	800b984 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	2200      	movs	r2, #0
 800b948:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	2200      	movs	r2, #0
 800b950:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2200      	movs	r2, #0
 800b958:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d003      	beq.n	800b96a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	68ba      	ldr	r2, [r7, #8]
 800b966:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2201      	movs	r2, #1
 800b96e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	79fa      	ldrb	r2, [r7, #7]
 800b976:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b978:	68f8      	ldr	r0, [r7, #12]
 800b97a:	f001 feab 	bl	800d6d4 <USBD_LL_Init>
 800b97e:	4603      	mov	r3, r0
 800b980:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b982:	7dfb      	ldrb	r3, [r7, #23]
}
 800b984:	4618      	mov	r0, r3
 800b986:	3718      	adds	r7, #24
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}

0800b98c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
 800b994:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b996:	2300      	movs	r3, #0
 800b998:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d101      	bne.n	800b9a4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b9a0:	2303      	movs	r3, #3
 800b9a2:	e025      	b.n	800b9f0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	683a      	ldr	r2, [r7, #0]
 800b9a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	32ae      	adds	r2, #174	@ 0xae
 800b9b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d00f      	beq.n	800b9e0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	32ae      	adds	r2, #174	@ 0xae
 800b9ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d0:	f107 020e 	add.w	r2, r7, #14
 800b9d4:	4610      	mov	r0, r2
 800b9d6:	4798      	blx	r3
 800b9d8:	4602      	mov	r2, r0
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b9e6:	1c5a      	adds	r2, r3, #1
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b9ee:	2300      	movs	r3, #0
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3710      	adds	r7, #16
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b082      	sub	sp, #8
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f001 feb3 	bl	800d76c <USBD_LL_Start>
 800ba06:	4603      	mov	r3, r0
}
 800ba08:	4618      	mov	r0, r3
 800ba0a:	3708      	adds	r7, #8
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}

0800ba10 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b083      	sub	sp, #12
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ba18:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	370c      	adds	r7, #12
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba24:	4770      	bx	lr

0800ba26 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba26:	b580      	push	{r7, lr}
 800ba28:	b084      	sub	sp, #16
 800ba2a:	af00      	add	r7, sp, #0
 800ba2c:	6078      	str	r0, [r7, #4]
 800ba2e:	460b      	mov	r3, r1
 800ba30:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba32:	2300      	movs	r3, #0
 800ba34:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d009      	beq.n	800ba54 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	78fa      	ldrb	r2, [r7, #3]
 800ba4a:	4611      	mov	r1, r2
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	4798      	blx	r3
 800ba50:	4603      	mov	r3, r0
 800ba52:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ba54:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3710      	adds	r7, #16
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}

0800ba5e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba5e:	b580      	push	{r7, lr}
 800ba60:	b084      	sub	sp, #16
 800ba62:	af00      	add	r7, sp, #0
 800ba64:	6078      	str	r0, [r7, #4]
 800ba66:	460b      	mov	r3, r1
 800ba68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba74:	685b      	ldr	r3, [r3, #4]
 800ba76:	78fa      	ldrb	r2, [r7, #3]
 800ba78:	4611      	mov	r1, r2
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	4798      	blx	r3
 800ba7e:	4603      	mov	r3, r0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d001      	beq.n	800ba88 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ba84:	2303      	movs	r3, #3
 800ba86:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ba88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3710      	adds	r7, #16
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}

0800ba92 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ba92:	b580      	push	{r7, lr}
 800ba94:	b084      	sub	sp, #16
 800ba96:	af00      	add	r7, sp, #0
 800ba98:	6078      	str	r0, [r7, #4]
 800ba9a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800baa2:	6839      	ldr	r1, [r7, #0]
 800baa4:	4618      	mov	r0, r3
 800baa6:	f001 f936 	bl	800cd16 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2201      	movs	r2, #1
 800baae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bab8:	461a      	mov	r2, r3
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bac6:	f003 031f 	and.w	r3, r3, #31
 800baca:	2b02      	cmp	r3, #2
 800bacc:	d01a      	beq.n	800bb04 <USBD_LL_SetupStage+0x72>
 800bace:	2b02      	cmp	r3, #2
 800bad0:	d822      	bhi.n	800bb18 <USBD_LL_SetupStage+0x86>
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d002      	beq.n	800badc <USBD_LL_SetupStage+0x4a>
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d00a      	beq.n	800baf0 <USBD_LL_SetupStage+0x5e>
 800bada:	e01d      	b.n	800bb18 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bae2:	4619      	mov	r1, r3
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f000 fb63 	bl	800c1b0 <USBD_StdDevReq>
 800baea:	4603      	mov	r3, r0
 800baec:	73fb      	strb	r3, [r7, #15]
      break;
 800baee:	e020      	b.n	800bb32 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800baf6:	4619      	mov	r1, r3
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f000 fbcb 	bl	800c294 <USBD_StdItfReq>
 800bafe:	4603      	mov	r3, r0
 800bb00:	73fb      	strb	r3, [r7, #15]
      break;
 800bb02:	e016      	b.n	800bb32 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f000 fc2d 	bl	800c36c <USBD_StdEPReq>
 800bb12:	4603      	mov	r3, r0
 800bb14:	73fb      	strb	r3, [r7, #15]
      break;
 800bb16:	e00c      	b.n	800bb32 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb1e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	4619      	mov	r1, r3
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f001 fec6 	bl	800d8b8 <USBD_LL_StallEP>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	73fb      	strb	r3, [r7, #15]
      break;
 800bb30:	bf00      	nop
  }

  return ret;
 800bb32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b086      	sub	sp, #24
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	460b      	mov	r3, r1
 800bb46:	607a      	str	r2, [r7, #4]
 800bb48:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800bb4e:	7afb      	ldrb	r3, [r7, #11]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d16e      	bne.n	800bc32 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bb5a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bb62:	2b03      	cmp	r3, #3
 800bb64:	f040 8098 	bne.w	800bc98 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	689a      	ldr	r2, [r3, #8]
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	68db      	ldr	r3, [r3, #12]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d913      	bls.n	800bb9c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800bb74:	693b      	ldr	r3, [r7, #16]
 800bb76:	689a      	ldr	r2, [r3, #8]
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	68db      	ldr	r3, [r3, #12]
 800bb7c:	1ad2      	subs	r2, r2, r3
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	68da      	ldr	r2, [r3, #12]
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	4293      	cmp	r3, r2
 800bb8c:	bf28      	it	cs
 800bb8e:	4613      	movcs	r3, r2
 800bb90:	461a      	mov	r2, r3
 800bb92:	6879      	ldr	r1, [r7, #4]
 800bb94:	68f8      	ldr	r0, [r7, #12]
 800bb96:	f001 f9b2 	bl	800cefe <USBD_CtlContinueRx>
 800bb9a:	e07d      	b.n	800bc98 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bba2:	f003 031f 	and.w	r3, r3, #31
 800bba6:	2b02      	cmp	r3, #2
 800bba8:	d014      	beq.n	800bbd4 <USBD_LL_DataOutStage+0x98>
 800bbaa:	2b02      	cmp	r3, #2
 800bbac:	d81d      	bhi.n	800bbea <USBD_LL_DataOutStage+0xae>
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d002      	beq.n	800bbb8 <USBD_LL_DataOutStage+0x7c>
 800bbb2:	2b01      	cmp	r3, #1
 800bbb4:	d003      	beq.n	800bbbe <USBD_LL_DataOutStage+0x82>
 800bbb6:	e018      	b.n	800bbea <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	75bb      	strb	r3, [r7, #22]
            break;
 800bbbc:	e018      	b.n	800bbf0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	68f8      	ldr	r0, [r7, #12]
 800bbca:	f000 fa64 	bl	800c096 <USBD_CoreFindIF>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	75bb      	strb	r3, [r7, #22]
            break;
 800bbd2:	e00d      	b.n	800bbf0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	4619      	mov	r1, r3
 800bbde:	68f8      	ldr	r0, [r7, #12]
 800bbe0:	f000 fa66 	bl	800c0b0 <USBD_CoreFindEP>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	75bb      	strb	r3, [r7, #22]
            break;
 800bbe8:	e002      	b.n	800bbf0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bbea:	2300      	movs	r3, #0
 800bbec:	75bb      	strb	r3, [r7, #22]
            break;
 800bbee:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bbf0:	7dbb      	ldrb	r3, [r7, #22]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d119      	bne.n	800bc2a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	d113      	bne.n	800bc2a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bc02:	7dba      	ldrb	r2, [r7, #22]
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	32ae      	adds	r2, #174	@ 0xae
 800bc08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc0c:	691b      	ldr	r3, [r3, #16]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d00b      	beq.n	800bc2a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800bc12:	7dba      	ldrb	r2, [r7, #22]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bc1a:	7dba      	ldrb	r2, [r7, #22]
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	32ae      	adds	r2, #174	@ 0xae
 800bc20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc24:	691b      	ldr	r3, [r3, #16]
 800bc26:	68f8      	ldr	r0, [r7, #12]
 800bc28:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	f001 f978 	bl	800cf20 <USBD_CtlSendStatus>
 800bc30:	e032      	b.n	800bc98 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bc32:	7afb      	ldrb	r3, [r7, #11]
 800bc34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc38:	b2db      	uxtb	r3, r3
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f000 fa37 	bl	800c0b0 <USBD_CoreFindEP>
 800bc42:	4603      	mov	r3, r0
 800bc44:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc46:	7dbb      	ldrb	r3, [r7, #22]
 800bc48:	2bff      	cmp	r3, #255	@ 0xff
 800bc4a:	d025      	beq.n	800bc98 <USBD_LL_DataOutStage+0x15c>
 800bc4c:	7dbb      	ldrb	r3, [r7, #22]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d122      	bne.n	800bc98 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc58:	b2db      	uxtb	r3, r3
 800bc5a:	2b03      	cmp	r3, #3
 800bc5c:	d117      	bne.n	800bc8e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bc5e:	7dba      	ldrb	r2, [r7, #22]
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	32ae      	adds	r2, #174	@ 0xae
 800bc64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc68:	699b      	ldr	r3, [r3, #24]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d00f      	beq.n	800bc8e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800bc6e:	7dba      	ldrb	r2, [r7, #22]
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bc76:	7dba      	ldrb	r2, [r7, #22]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	32ae      	adds	r2, #174	@ 0xae
 800bc7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc80:	699b      	ldr	r3, [r3, #24]
 800bc82:	7afa      	ldrb	r2, [r7, #11]
 800bc84:	4611      	mov	r1, r2
 800bc86:	68f8      	ldr	r0, [r7, #12]
 800bc88:	4798      	blx	r3
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bc8e:	7dfb      	ldrb	r3, [r7, #23]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d001      	beq.n	800bc98 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bc94:	7dfb      	ldrb	r3, [r7, #23]
 800bc96:	e000      	b.n	800bc9a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bc98:	2300      	movs	r3, #0
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3718      	adds	r7, #24
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}

0800bca2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bca2:	b580      	push	{r7, lr}
 800bca4:	b086      	sub	sp, #24
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	60f8      	str	r0, [r7, #12]
 800bcaa:	460b      	mov	r3, r1
 800bcac:	607a      	str	r2, [r7, #4]
 800bcae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bcb0:	7afb      	ldrb	r3, [r7, #11]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d16f      	bne.n	800bd96 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	3314      	adds	r3, #20
 800bcba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bcc2:	2b02      	cmp	r3, #2
 800bcc4:	d15a      	bne.n	800bd7c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	689a      	ldr	r2, [r3, #8]
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	68db      	ldr	r3, [r3, #12]
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d914      	bls.n	800bcfc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	689a      	ldr	r2, [r3, #8]
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	1ad2      	subs	r2, r2, r3
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	689b      	ldr	r3, [r3, #8]
 800bce4:	461a      	mov	r2, r3
 800bce6:	6879      	ldr	r1, [r7, #4]
 800bce8:	68f8      	ldr	r0, [r7, #12]
 800bcea:	f001 f8da 	bl	800cea2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bcee:	2300      	movs	r3, #0
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	2100      	movs	r1, #0
 800bcf4:	68f8      	ldr	r0, [r7, #12]
 800bcf6:	f001 fee5 	bl	800dac4 <USBD_LL_PrepareReceive>
 800bcfa:	e03f      	b.n	800bd7c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	68da      	ldr	r2, [r3, #12]
 800bd00:	693b      	ldr	r3, [r7, #16]
 800bd02:	689b      	ldr	r3, [r3, #8]
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d11c      	bne.n	800bd42 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	685a      	ldr	r2, [r3, #4]
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d316      	bcc.n	800bd42 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	685a      	ldr	r2, [r3, #4]
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bd1e:	429a      	cmp	r2, r3
 800bd20:	d20f      	bcs.n	800bd42 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bd22:	2200      	movs	r2, #0
 800bd24:	2100      	movs	r1, #0
 800bd26:	68f8      	ldr	r0, [r7, #12]
 800bd28:	f001 f8bb 	bl	800cea2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd34:	2300      	movs	r3, #0
 800bd36:	2200      	movs	r2, #0
 800bd38:	2100      	movs	r1, #0
 800bd3a:	68f8      	ldr	r0, [r7, #12]
 800bd3c:	f001 fec2 	bl	800dac4 <USBD_LL_PrepareReceive>
 800bd40:	e01c      	b.n	800bd7c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	2b03      	cmp	r3, #3
 800bd4c:	d10f      	bne.n	800bd6e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd54:	68db      	ldr	r3, [r3, #12]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d009      	beq.n	800bd6e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd68:	68db      	ldr	r3, [r3, #12]
 800bd6a:	68f8      	ldr	r0, [r7, #12]
 800bd6c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd6e:	2180      	movs	r1, #128	@ 0x80
 800bd70:	68f8      	ldr	r0, [r7, #12]
 800bd72:	f001 fda1 	bl	800d8b8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bd76:	68f8      	ldr	r0, [r7, #12]
 800bd78:	f001 f8e5 	bl	800cf46 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d03a      	beq.n	800bdfc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800bd86:	68f8      	ldr	r0, [r7, #12]
 800bd88:	f7ff fe42 	bl	800ba10 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bd94:	e032      	b.n	800bdfc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bd96:	7afb      	ldrb	r3, [r7, #11]
 800bd98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	4619      	mov	r1, r3
 800bda0:	68f8      	ldr	r0, [r7, #12]
 800bda2:	f000 f985 	bl	800c0b0 <USBD_CoreFindEP>
 800bda6:	4603      	mov	r3, r0
 800bda8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bdaa:	7dfb      	ldrb	r3, [r7, #23]
 800bdac:	2bff      	cmp	r3, #255	@ 0xff
 800bdae:	d025      	beq.n	800bdfc <USBD_LL_DataInStage+0x15a>
 800bdb0:	7dfb      	ldrb	r3, [r7, #23]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d122      	bne.n	800bdfc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b03      	cmp	r3, #3
 800bdc0:	d11c      	bne.n	800bdfc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bdc2:	7dfa      	ldrb	r2, [r7, #23]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	32ae      	adds	r2, #174	@ 0xae
 800bdc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdcc:	695b      	ldr	r3, [r3, #20]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d014      	beq.n	800bdfc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800bdd2:	7dfa      	ldrb	r2, [r7, #23]
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bdda:	7dfa      	ldrb	r2, [r7, #23]
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	32ae      	adds	r2, #174	@ 0xae
 800bde0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bde4:	695b      	ldr	r3, [r3, #20]
 800bde6:	7afa      	ldrb	r2, [r7, #11]
 800bde8:	4611      	mov	r1, r2
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	4798      	blx	r3
 800bdee:	4603      	mov	r3, r0
 800bdf0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bdf2:	7dbb      	ldrb	r3, [r7, #22]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d001      	beq.n	800bdfc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bdf8:	7dbb      	ldrb	r3, [r7, #22]
 800bdfa:	e000      	b.n	800bdfe <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bdfc:	2300      	movs	r3, #0
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b084      	sub	sp, #16
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800be0e:	2300      	movs	r3, #0
 800be10:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2201      	movs	r2, #1
 800be16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2200      	movs	r2, #0
 800be1e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2200      	movs	r2, #0
 800be26:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2200      	movs	r2, #0
 800be2c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2200      	movs	r2, #0
 800be34:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d014      	beq.n	800be6c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be48:	685b      	ldr	r3, [r3, #4]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d00e      	beq.n	800be6c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be54:	685b      	ldr	r3, [r3, #4]
 800be56:	687a      	ldr	r2, [r7, #4]
 800be58:	6852      	ldr	r2, [r2, #4]
 800be5a:	b2d2      	uxtb	r2, r2
 800be5c:	4611      	mov	r1, r2
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	4798      	blx	r3
 800be62:	4603      	mov	r3, r0
 800be64:	2b00      	cmp	r3, #0
 800be66:	d001      	beq.n	800be6c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800be68:	2303      	movs	r3, #3
 800be6a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be6c:	2340      	movs	r3, #64	@ 0x40
 800be6e:	2200      	movs	r2, #0
 800be70:	2100      	movs	r1, #0
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f001 fcac 	bl	800d7d0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2240      	movs	r2, #64	@ 0x40
 800be84:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be88:	2340      	movs	r3, #64	@ 0x40
 800be8a:	2200      	movs	r2, #0
 800be8c:	2180      	movs	r1, #128	@ 0x80
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f001 fc9e 	bl	800d7d0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2201      	movs	r2, #1
 800be98:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2240      	movs	r2, #64	@ 0x40
 800be9e:	621a      	str	r2, [r3, #32]

  return ret;
 800bea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3710      	adds	r7, #16
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}

0800beaa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800beaa:	b480      	push	{r7}
 800beac:	b083      	sub	sp, #12
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
 800beb2:	460b      	mov	r3, r1
 800beb4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	78fa      	ldrb	r2, [r7, #3]
 800beba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bebc:	2300      	movs	r3, #0
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	370c      	adds	r7, #12
 800bec2:	46bd      	mov	sp, r7
 800bec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec8:	4770      	bx	lr

0800beca <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800beca:	b480      	push	{r7}
 800becc:	b083      	sub	sp, #12
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bed8:	b2db      	uxtb	r3, r3
 800beda:	2b04      	cmp	r3, #4
 800bedc:	d006      	beq.n	800beec <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bee4:	b2da      	uxtb	r2, r3
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2204      	movs	r2, #4
 800bef0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bef4:	2300      	movs	r3, #0
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	370c      	adds	r7, #12
 800befa:	46bd      	mov	sp, r7
 800befc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf00:	4770      	bx	lr

0800bf02 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bf02:	b480      	push	{r7}
 800bf04:	b083      	sub	sp, #12
 800bf06:	af00      	add	r7, sp, #0
 800bf08:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b04      	cmp	r3, #4
 800bf14:	d106      	bne.n	800bf24 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bf1c:	b2da      	uxtb	r2, r3
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bf24:	2300      	movs	r3, #0
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	370c      	adds	r7, #12
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf30:	4770      	bx	lr

0800bf32 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bf32:	b580      	push	{r7, lr}
 800bf34:	b082      	sub	sp, #8
 800bf36:	af00      	add	r7, sp, #0
 800bf38:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	2b03      	cmp	r3, #3
 800bf44:	d110      	bne.n	800bf68 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d00b      	beq.n	800bf68 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf56:	69db      	ldr	r3, [r3, #28]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d005      	beq.n	800bf68 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf62:	69db      	ldr	r3, [r3, #28]
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bf68:	2300      	movs	r3, #0
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3708      	adds	r7, #8
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}

0800bf72 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bf72:	b580      	push	{r7, lr}
 800bf74:	b082      	sub	sp, #8
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6078      	str	r0, [r7, #4]
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	32ae      	adds	r2, #174	@ 0xae
 800bf88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d101      	bne.n	800bf94 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bf90:	2303      	movs	r3, #3
 800bf92:	e01c      	b.n	800bfce <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf9a:	b2db      	uxtb	r3, r3
 800bf9c:	2b03      	cmp	r3, #3
 800bf9e:	d115      	bne.n	800bfcc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	32ae      	adds	r2, #174	@ 0xae
 800bfaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfae:	6a1b      	ldr	r3, [r3, #32]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00b      	beq.n	800bfcc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	32ae      	adds	r2, #174	@ 0xae
 800bfbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfc2:	6a1b      	ldr	r3, [r3, #32]
 800bfc4:	78fa      	ldrb	r2, [r7, #3]
 800bfc6:	4611      	mov	r1, r2
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3708      	adds	r7, #8
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}

0800bfd6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bfd6:	b580      	push	{r7, lr}
 800bfd8:	b082      	sub	sp, #8
 800bfda:	af00      	add	r7, sp, #0
 800bfdc:	6078      	str	r0, [r7, #4]
 800bfde:	460b      	mov	r3, r1
 800bfe0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	32ae      	adds	r2, #174	@ 0xae
 800bfec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d101      	bne.n	800bff8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bff4:	2303      	movs	r3, #3
 800bff6:	e01c      	b.n	800c032 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	2b03      	cmp	r3, #3
 800c002:	d115      	bne.n	800c030 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	32ae      	adds	r2, #174	@ 0xae
 800c00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c014:	2b00      	cmp	r3, #0
 800c016:	d00b      	beq.n	800c030 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	32ae      	adds	r2, #174	@ 0xae
 800c022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c028:	78fa      	ldrb	r2, [r7, #3]
 800c02a:	4611      	mov	r1, r2
 800c02c:	6878      	ldr	r0, [r7, #4]
 800c02e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c030:	2300      	movs	r3, #0
}
 800c032:	4618      	mov	r0, r3
 800c034:	3708      	adds	r7, #8
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c03a:	b480      	push	{r7}
 800c03c:	b083      	sub	sp, #12
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c042:	2300      	movs	r3, #0
}
 800c044:	4618      	mov	r0, r3
 800c046:	370c      	adds	r7, #12
 800c048:	46bd      	mov	sp, r7
 800c04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04e:	4770      	bx	lr

0800c050 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c058:	2300      	movs	r3, #0
 800c05a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2201      	movs	r2, #1
 800c060:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d00e      	beq.n	800c08c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c074:	685b      	ldr	r3, [r3, #4]
 800c076:	687a      	ldr	r2, [r7, #4]
 800c078:	6852      	ldr	r2, [r2, #4]
 800c07a:	b2d2      	uxtb	r2, r2
 800c07c:	4611      	mov	r1, r2
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	4798      	blx	r3
 800c082:	4603      	mov	r3, r0
 800c084:	2b00      	cmp	r3, #0
 800c086:	d001      	beq.n	800c08c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c088:	2303      	movs	r3, #3
 800c08a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c08c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3710      	adds	r7, #16
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}

0800c096 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c096:	b480      	push	{r7}
 800c098:	b083      	sub	sp, #12
 800c09a:	af00      	add	r7, sp, #0
 800c09c:	6078      	str	r0, [r7, #4]
 800c09e:	460b      	mov	r3, r1
 800c0a0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c0a2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	370c      	adds	r7, #12
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b083      	sub	sp, #12
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c0bc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	370c      	adds	r7, #12
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c8:	4770      	bx	lr

0800c0ca <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c0ca:	b580      	push	{r7, lr}
 800c0cc:	b086      	sub	sp, #24
 800c0ce:	af00      	add	r7, sp, #0
 800c0d0:	6078      	str	r0, [r7, #4]
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	885b      	ldrh	r3, [r3, #2]
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	68fa      	ldr	r2, [r7, #12]
 800c0ea:	7812      	ldrb	r2, [r2, #0]
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d91f      	bls.n	800c130 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c0f6:	e013      	b.n	800c120 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c0f8:	f107 030a 	add.w	r3, r7, #10
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	6978      	ldr	r0, [r7, #20]
 800c100:	f000 f81b 	bl	800c13a <USBD_GetNextDesc>
 800c104:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	785b      	ldrb	r3, [r3, #1]
 800c10a:	2b05      	cmp	r3, #5
 800c10c:	d108      	bne.n	800c120 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c112:	693b      	ldr	r3, [r7, #16]
 800c114:	789b      	ldrb	r3, [r3, #2]
 800c116:	78fa      	ldrb	r2, [r7, #3]
 800c118:	429a      	cmp	r2, r3
 800c11a:	d008      	beq.n	800c12e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c11c:	2300      	movs	r3, #0
 800c11e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	885b      	ldrh	r3, [r3, #2]
 800c124:	b29a      	uxth	r2, r3
 800c126:	897b      	ldrh	r3, [r7, #10]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d8e5      	bhi.n	800c0f8 <USBD_GetEpDesc+0x2e>
 800c12c:	e000      	b.n	800c130 <USBD_GetEpDesc+0x66>
          break;
 800c12e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c130:	693b      	ldr	r3, [r7, #16]
}
 800c132:	4618      	mov	r0, r3
 800c134:	3718      	adds	r7, #24
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}

0800c13a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c13a:	b480      	push	{r7}
 800c13c:	b085      	sub	sp, #20
 800c13e:	af00      	add	r7, sp, #0
 800c140:	6078      	str	r0, [r7, #4]
 800c142:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	881b      	ldrh	r3, [r3, #0]
 800c14c:	68fa      	ldr	r2, [r7, #12]
 800c14e:	7812      	ldrb	r2, [r2, #0]
 800c150:	4413      	add	r3, r2
 800c152:	b29a      	uxth	r2, r3
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	781b      	ldrb	r3, [r3, #0]
 800c15c:	461a      	mov	r2, r3
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	4413      	add	r3, r2
 800c162:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c164:	68fb      	ldr	r3, [r7, #12]
}
 800c166:	4618      	mov	r0, r3
 800c168:	3714      	adds	r7, #20
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr

0800c172 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c172:	b480      	push	{r7}
 800c174:	b087      	sub	sp, #28
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	781b      	ldrb	r3, [r3, #0]
 800c182:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	3301      	adds	r3, #1
 800c188:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	781b      	ldrb	r3, [r3, #0]
 800c18e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c190:	8a3b      	ldrh	r3, [r7, #16]
 800c192:	021b      	lsls	r3, r3, #8
 800c194:	b21a      	sxth	r2, r3
 800c196:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	b21b      	sxth	r3, r3
 800c19e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c1a0:	89fb      	ldrh	r3, [r7, #14]
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	371c      	adds	r7, #28
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ac:	4770      	bx	lr
	...

0800c1b0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c1c6:	2b40      	cmp	r3, #64	@ 0x40
 800c1c8:	d005      	beq.n	800c1d6 <USBD_StdDevReq+0x26>
 800c1ca:	2b40      	cmp	r3, #64	@ 0x40
 800c1cc:	d857      	bhi.n	800c27e <USBD_StdDevReq+0xce>
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00f      	beq.n	800c1f2 <USBD_StdDevReq+0x42>
 800c1d2:	2b20      	cmp	r3, #32
 800c1d4:	d153      	bne.n	800c27e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	32ae      	adds	r2, #174	@ 0xae
 800c1e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	6839      	ldr	r1, [r7, #0]
 800c1e8:	6878      	ldr	r0, [r7, #4]
 800c1ea:	4798      	blx	r3
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	73fb      	strb	r3, [r7, #15]
      break;
 800c1f0:	e04a      	b.n	800c288 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	785b      	ldrb	r3, [r3, #1]
 800c1f6:	2b09      	cmp	r3, #9
 800c1f8:	d83b      	bhi.n	800c272 <USBD_StdDevReq+0xc2>
 800c1fa:	a201      	add	r2, pc, #4	@ (adr r2, 800c200 <USBD_StdDevReq+0x50>)
 800c1fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c200:	0800c255 	.word	0x0800c255
 800c204:	0800c269 	.word	0x0800c269
 800c208:	0800c273 	.word	0x0800c273
 800c20c:	0800c25f 	.word	0x0800c25f
 800c210:	0800c273 	.word	0x0800c273
 800c214:	0800c233 	.word	0x0800c233
 800c218:	0800c229 	.word	0x0800c229
 800c21c:	0800c273 	.word	0x0800c273
 800c220:	0800c24b 	.word	0x0800c24b
 800c224:	0800c23d 	.word	0x0800c23d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c228:	6839      	ldr	r1, [r7, #0]
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fa3c 	bl	800c6a8 <USBD_GetDescriptor>
          break;
 800c230:	e024      	b.n	800c27c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c232:	6839      	ldr	r1, [r7, #0]
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f000 fbcb 	bl	800c9d0 <USBD_SetAddress>
          break;
 800c23a:	e01f      	b.n	800c27c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fc0a 	bl	800ca58 <USBD_SetConfig>
 800c244:	4603      	mov	r3, r0
 800c246:	73fb      	strb	r3, [r7, #15]
          break;
 800c248:	e018      	b.n	800c27c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c24a:	6839      	ldr	r1, [r7, #0]
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	f000 fcad 	bl	800cbac <USBD_GetConfig>
          break;
 800c252:	e013      	b.n	800c27c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c254:	6839      	ldr	r1, [r7, #0]
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f000 fcde 	bl	800cc18 <USBD_GetStatus>
          break;
 800c25c:	e00e      	b.n	800c27c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c25e:	6839      	ldr	r1, [r7, #0]
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fd0d 	bl	800cc80 <USBD_SetFeature>
          break;
 800c266:	e009      	b.n	800c27c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c268:	6839      	ldr	r1, [r7, #0]
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f000 fd31 	bl	800ccd2 <USBD_ClrFeature>
          break;
 800c270:	e004      	b.n	800c27c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c272:	6839      	ldr	r1, [r7, #0]
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f000 fd88 	bl	800cd8a <USBD_CtlError>
          break;
 800c27a:	bf00      	nop
      }
      break;
 800c27c:	e004      	b.n	800c288 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c27e:	6839      	ldr	r1, [r7, #0]
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f000 fd82 	bl	800cd8a <USBD_CtlError>
      break;
 800c286:	bf00      	nop
  }

  return ret;
 800c288:	7bfb      	ldrb	r3, [r7, #15]
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	3710      	adds	r7, #16
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}
 800c292:	bf00      	nop

0800c294 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
 800c29c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c2aa:	2b40      	cmp	r3, #64	@ 0x40
 800c2ac:	d005      	beq.n	800c2ba <USBD_StdItfReq+0x26>
 800c2ae:	2b40      	cmp	r3, #64	@ 0x40
 800c2b0:	d852      	bhi.n	800c358 <USBD_StdItfReq+0xc4>
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d001      	beq.n	800c2ba <USBD_StdItfReq+0x26>
 800c2b6:	2b20      	cmp	r3, #32
 800c2b8:	d14e      	bne.n	800c358 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2c0:	b2db      	uxtb	r3, r3
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	2b02      	cmp	r3, #2
 800c2c6:	d840      	bhi.n	800c34a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	889b      	ldrh	r3, [r3, #4]
 800c2cc:	b2db      	uxtb	r3, r3
 800c2ce:	2b01      	cmp	r3, #1
 800c2d0:	d836      	bhi.n	800c340 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	889b      	ldrh	r3, [r3, #4]
 800c2d6:	b2db      	uxtb	r3, r3
 800c2d8:	4619      	mov	r1, r3
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f7ff fedb 	bl	800c096 <USBD_CoreFindIF>
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c2e4:	7bbb      	ldrb	r3, [r7, #14]
 800c2e6:	2bff      	cmp	r3, #255	@ 0xff
 800c2e8:	d01d      	beq.n	800c326 <USBD_StdItfReq+0x92>
 800c2ea:	7bbb      	ldrb	r3, [r7, #14]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d11a      	bne.n	800c326 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c2f0:	7bba      	ldrb	r2, [r7, #14]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	32ae      	adds	r2, #174	@ 0xae
 800c2f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2fa:	689b      	ldr	r3, [r3, #8]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00f      	beq.n	800c320 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c300:	7bba      	ldrb	r2, [r7, #14]
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c308:	7bba      	ldrb	r2, [r7, #14]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	32ae      	adds	r2, #174	@ 0xae
 800c30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c312:	689b      	ldr	r3, [r3, #8]
 800c314:	6839      	ldr	r1, [r7, #0]
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	4798      	blx	r3
 800c31a:	4603      	mov	r3, r0
 800c31c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c31e:	e004      	b.n	800c32a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c320:	2303      	movs	r3, #3
 800c322:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c324:	e001      	b.n	800c32a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c326:	2303      	movs	r3, #3
 800c328:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	88db      	ldrh	r3, [r3, #6]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d110      	bne.n	800c354 <USBD_StdItfReq+0xc0>
 800c332:	7bfb      	ldrb	r3, [r7, #15]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10d      	bne.n	800c354 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 fdf1 	bl	800cf20 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c33e:	e009      	b.n	800c354 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c340:	6839      	ldr	r1, [r7, #0]
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f000 fd21 	bl	800cd8a <USBD_CtlError>
          break;
 800c348:	e004      	b.n	800c354 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c34a:	6839      	ldr	r1, [r7, #0]
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f000 fd1c 	bl	800cd8a <USBD_CtlError>
          break;
 800c352:	e000      	b.n	800c356 <USBD_StdItfReq+0xc2>
          break;
 800c354:	bf00      	nop
      }
      break;
 800c356:	e004      	b.n	800c362 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c358:	6839      	ldr	r1, [r7, #0]
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	f000 fd15 	bl	800cd8a <USBD_CtlError>
      break;
 800c360:	bf00      	nop
  }

  return ret;
 800c362:	7bfb      	ldrb	r3, [r7, #15]
}
 800c364:	4618      	mov	r0, r3
 800c366:	3710      	adds	r7, #16
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}

0800c36c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c376:	2300      	movs	r3, #0
 800c378:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	889b      	ldrh	r3, [r3, #4]
 800c37e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c388:	2b40      	cmp	r3, #64	@ 0x40
 800c38a:	d007      	beq.n	800c39c <USBD_StdEPReq+0x30>
 800c38c:	2b40      	cmp	r3, #64	@ 0x40
 800c38e:	f200 817f 	bhi.w	800c690 <USBD_StdEPReq+0x324>
 800c392:	2b00      	cmp	r3, #0
 800c394:	d02a      	beq.n	800c3ec <USBD_StdEPReq+0x80>
 800c396:	2b20      	cmp	r3, #32
 800c398:	f040 817a 	bne.w	800c690 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c39c:	7bbb      	ldrb	r3, [r7, #14]
 800c39e:	4619      	mov	r1, r3
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f7ff fe85 	bl	800c0b0 <USBD_CoreFindEP>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c3aa:	7b7b      	ldrb	r3, [r7, #13]
 800c3ac:	2bff      	cmp	r3, #255	@ 0xff
 800c3ae:	f000 8174 	beq.w	800c69a <USBD_StdEPReq+0x32e>
 800c3b2:	7b7b      	ldrb	r3, [r7, #13]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	f040 8170 	bne.w	800c69a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c3ba:	7b7a      	ldrb	r2, [r7, #13]
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c3c2:	7b7a      	ldrb	r2, [r7, #13]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	32ae      	adds	r2, #174	@ 0xae
 800c3c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3cc:	689b      	ldr	r3, [r3, #8]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	f000 8163 	beq.w	800c69a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c3d4:	7b7a      	ldrb	r2, [r7, #13]
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	32ae      	adds	r2, #174	@ 0xae
 800c3da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	6839      	ldr	r1, [r7, #0]
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	4798      	blx	r3
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c3ea:	e156      	b.n	800c69a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	785b      	ldrb	r3, [r3, #1]
 800c3f0:	2b03      	cmp	r3, #3
 800c3f2:	d008      	beq.n	800c406 <USBD_StdEPReq+0x9a>
 800c3f4:	2b03      	cmp	r3, #3
 800c3f6:	f300 8145 	bgt.w	800c684 <USBD_StdEPReq+0x318>
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	f000 809b 	beq.w	800c536 <USBD_StdEPReq+0x1ca>
 800c400:	2b01      	cmp	r3, #1
 800c402:	d03c      	beq.n	800c47e <USBD_StdEPReq+0x112>
 800c404:	e13e      	b.n	800c684 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c40c:	b2db      	uxtb	r3, r3
 800c40e:	2b02      	cmp	r3, #2
 800c410:	d002      	beq.n	800c418 <USBD_StdEPReq+0xac>
 800c412:	2b03      	cmp	r3, #3
 800c414:	d016      	beq.n	800c444 <USBD_StdEPReq+0xd8>
 800c416:	e02c      	b.n	800c472 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c418:	7bbb      	ldrb	r3, [r7, #14]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d00d      	beq.n	800c43a <USBD_StdEPReq+0xce>
 800c41e:	7bbb      	ldrb	r3, [r7, #14]
 800c420:	2b80      	cmp	r3, #128	@ 0x80
 800c422:	d00a      	beq.n	800c43a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c424:	7bbb      	ldrb	r3, [r7, #14]
 800c426:	4619      	mov	r1, r3
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f001 fa45 	bl	800d8b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c42e:	2180      	movs	r1, #128	@ 0x80
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f001 fa41 	bl	800d8b8 <USBD_LL_StallEP>
 800c436:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c438:	e020      	b.n	800c47c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c43a:	6839      	ldr	r1, [r7, #0]
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 fca4 	bl	800cd8a <USBD_CtlError>
              break;
 800c442:	e01b      	b.n	800c47c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	885b      	ldrh	r3, [r3, #2]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d10e      	bne.n	800c46a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c44c:	7bbb      	ldrb	r3, [r7, #14]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d00b      	beq.n	800c46a <USBD_StdEPReq+0xfe>
 800c452:	7bbb      	ldrb	r3, [r7, #14]
 800c454:	2b80      	cmp	r3, #128	@ 0x80
 800c456:	d008      	beq.n	800c46a <USBD_StdEPReq+0xfe>
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	88db      	ldrh	r3, [r3, #6]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d104      	bne.n	800c46a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c460:	7bbb      	ldrb	r3, [r7, #14]
 800c462:	4619      	mov	r1, r3
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f001 fa27 	bl	800d8b8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f000 fd58 	bl	800cf20 <USBD_CtlSendStatus>

              break;
 800c470:	e004      	b.n	800c47c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c472:	6839      	ldr	r1, [r7, #0]
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f000 fc88 	bl	800cd8a <USBD_CtlError>
              break;
 800c47a:	bf00      	nop
          }
          break;
 800c47c:	e107      	b.n	800c68e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c484:	b2db      	uxtb	r3, r3
 800c486:	2b02      	cmp	r3, #2
 800c488:	d002      	beq.n	800c490 <USBD_StdEPReq+0x124>
 800c48a:	2b03      	cmp	r3, #3
 800c48c:	d016      	beq.n	800c4bc <USBD_StdEPReq+0x150>
 800c48e:	e04b      	b.n	800c528 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c490:	7bbb      	ldrb	r3, [r7, #14]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00d      	beq.n	800c4b2 <USBD_StdEPReq+0x146>
 800c496:	7bbb      	ldrb	r3, [r7, #14]
 800c498:	2b80      	cmp	r3, #128	@ 0x80
 800c49a:	d00a      	beq.n	800c4b2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c49c:	7bbb      	ldrb	r3, [r7, #14]
 800c49e:	4619      	mov	r1, r3
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f001 fa09 	bl	800d8b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4a6:	2180      	movs	r1, #128	@ 0x80
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f001 fa05 	bl	800d8b8 <USBD_LL_StallEP>
 800c4ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c4b0:	e040      	b.n	800c534 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c4b2:	6839      	ldr	r1, [r7, #0]
 800c4b4:	6878      	ldr	r0, [r7, #4]
 800c4b6:	f000 fc68 	bl	800cd8a <USBD_CtlError>
              break;
 800c4ba:	e03b      	b.n	800c534 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	885b      	ldrh	r3, [r3, #2]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d136      	bne.n	800c532 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c4c4:	7bbb      	ldrb	r3, [r7, #14]
 800c4c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d004      	beq.n	800c4d8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c4ce:	7bbb      	ldrb	r3, [r7, #14]
 800c4d0:	4619      	mov	r1, r3
 800c4d2:	6878      	ldr	r0, [r7, #4]
 800c4d4:	f001 fa26 	bl	800d924 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f000 fd21 	bl	800cf20 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c4de:	7bbb      	ldrb	r3, [r7, #14]
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	f7ff fde4 	bl	800c0b0 <USBD_CoreFindEP>
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c4ec:	7b7b      	ldrb	r3, [r7, #13]
 800c4ee:	2bff      	cmp	r3, #255	@ 0xff
 800c4f0:	d01f      	beq.n	800c532 <USBD_StdEPReq+0x1c6>
 800c4f2:	7b7b      	ldrb	r3, [r7, #13]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d11c      	bne.n	800c532 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c4f8:	7b7a      	ldrb	r2, [r7, #13]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c500:	7b7a      	ldrb	r2, [r7, #13]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	32ae      	adds	r2, #174	@ 0xae
 800c506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c50a:	689b      	ldr	r3, [r3, #8]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d010      	beq.n	800c532 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c510:	7b7a      	ldrb	r2, [r7, #13]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	32ae      	adds	r2, #174	@ 0xae
 800c516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c51a:	689b      	ldr	r3, [r3, #8]
 800c51c:	6839      	ldr	r1, [r7, #0]
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	4798      	blx	r3
 800c522:	4603      	mov	r3, r0
 800c524:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c526:	e004      	b.n	800c532 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c528:	6839      	ldr	r1, [r7, #0]
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f000 fc2d 	bl	800cd8a <USBD_CtlError>
              break;
 800c530:	e000      	b.n	800c534 <USBD_StdEPReq+0x1c8>
              break;
 800c532:	bf00      	nop
          }
          break;
 800c534:	e0ab      	b.n	800c68e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c53c:	b2db      	uxtb	r3, r3
 800c53e:	2b02      	cmp	r3, #2
 800c540:	d002      	beq.n	800c548 <USBD_StdEPReq+0x1dc>
 800c542:	2b03      	cmp	r3, #3
 800c544:	d032      	beq.n	800c5ac <USBD_StdEPReq+0x240>
 800c546:	e097      	b.n	800c678 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c548:	7bbb      	ldrb	r3, [r7, #14]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d007      	beq.n	800c55e <USBD_StdEPReq+0x1f2>
 800c54e:	7bbb      	ldrb	r3, [r7, #14]
 800c550:	2b80      	cmp	r3, #128	@ 0x80
 800c552:	d004      	beq.n	800c55e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c554:	6839      	ldr	r1, [r7, #0]
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f000 fc17 	bl	800cd8a <USBD_CtlError>
                break;
 800c55c:	e091      	b.n	800c682 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c55e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c562:	2b00      	cmp	r3, #0
 800c564:	da0b      	bge.n	800c57e <USBD_StdEPReq+0x212>
 800c566:	7bbb      	ldrb	r3, [r7, #14]
 800c568:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c56c:	4613      	mov	r3, r2
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	4413      	add	r3, r2
 800c572:	009b      	lsls	r3, r3, #2
 800c574:	3310      	adds	r3, #16
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	4413      	add	r3, r2
 800c57a:	3304      	adds	r3, #4
 800c57c:	e00b      	b.n	800c596 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c57e:	7bbb      	ldrb	r3, [r7, #14]
 800c580:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c584:	4613      	mov	r3, r2
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	4413      	add	r3, r2
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c590:	687a      	ldr	r2, [r7, #4]
 800c592:	4413      	add	r3, r2
 800c594:	3304      	adds	r3, #4
 800c596:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	2200      	movs	r2, #0
 800c59c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	2202      	movs	r2, #2
 800c5a2:	4619      	mov	r1, r3
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f000 fc61 	bl	800ce6c <USBD_CtlSendData>
              break;
 800c5aa:	e06a      	b.n	800c682 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c5ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	da11      	bge.n	800c5d8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c5b4:	7bbb      	ldrb	r3, [r7, #14]
 800c5b6:	f003 020f 	and.w	r2, r3, #15
 800c5ba:	6879      	ldr	r1, [r7, #4]
 800c5bc:	4613      	mov	r3, r2
 800c5be:	009b      	lsls	r3, r3, #2
 800c5c0:	4413      	add	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	440b      	add	r3, r1
 800c5c6:	3324      	adds	r3, #36	@ 0x24
 800c5c8:	881b      	ldrh	r3, [r3, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d117      	bne.n	800c5fe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c5ce:	6839      	ldr	r1, [r7, #0]
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f000 fbda 	bl	800cd8a <USBD_CtlError>
                  break;
 800c5d6:	e054      	b.n	800c682 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c5d8:	7bbb      	ldrb	r3, [r7, #14]
 800c5da:	f003 020f 	and.w	r2, r3, #15
 800c5de:	6879      	ldr	r1, [r7, #4]
 800c5e0:	4613      	mov	r3, r2
 800c5e2:	009b      	lsls	r3, r3, #2
 800c5e4:	4413      	add	r3, r2
 800c5e6:	009b      	lsls	r3, r3, #2
 800c5e8:	440b      	add	r3, r1
 800c5ea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c5ee:	881b      	ldrh	r3, [r3, #0]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d104      	bne.n	800c5fe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c5f4:	6839      	ldr	r1, [r7, #0]
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f000 fbc7 	bl	800cd8a <USBD_CtlError>
                  break;
 800c5fc:	e041      	b.n	800c682 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c602:	2b00      	cmp	r3, #0
 800c604:	da0b      	bge.n	800c61e <USBD_StdEPReq+0x2b2>
 800c606:	7bbb      	ldrb	r3, [r7, #14]
 800c608:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c60c:	4613      	mov	r3, r2
 800c60e:	009b      	lsls	r3, r3, #2
 800c610:	4413      	add	r3, r2
 800c612:	009b      	lsls	r3, r3, #2
 800c614:	3310      	adds	r3, #16
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	4413      	add	r3, r2
 800c61a:	3304      	adds	r3, #4
 800c61c:	e00b      	b.n	800c636 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c61e:	7bbb      	ldrb	r3, [r7, #14]
 800c620:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c624:	4613      	mov	r3, r2
 800c626:	009b      	lsls	r3, r3, #2
 800c628:	4413      	add	r3, r2
 800c62a:	009b      	lsls	r3, r3, #2
 800c62c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c630:	687a      	ldr	r2, [r7, #4]
 800c632:	4413      	add	r3, r2
 800c634:	3304      	adds	r3, #4
 800c636:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c638:	7bbb      	ldrb	r3, [r7, #14]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d002      	beq.n	800c644 <USBD_StdEPReq+0x2d8>
 800c63e:	7bbb      	ldrb	r3, [r7, #14]
 800c640:	2b80      	cmp	r3, #128	@ 0x80
 800c642:	d103      	bne.n	800c64c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	2200      	movs	r2, #0
 800c648:	601a      	str	r2, [r3, #0]
 800c64a:	e00e      	b.n	800c66a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c64c:	7bbb      	ldrb	r3, [r7, #14]
 800c64e:	4619      	mov	r1, r3
 800c650:	6878      	ldr	r0, [r7, #4]
 800c652:	f001 f99d 	bl	800d990 <USBD_LL_IsStallEP>
 800c656:	4603      	mov	r3, r0
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d003      	beq.n	800c664 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	2201      	movs	r2, #1
 800c660:	601a      	str	r2, [r3, #0]
 800c662:	e002      	b.n	800c66a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	2200      	movs	r2, #0
 800c668:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	2202      	movs	r2, #2
 800c66e:	4619      	mov	r1, r3
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f000 fbfb 	bl	800ce6c <USBD_CtlSendData>
              break;
 800c676:	e004      	b.n	800c682 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c678:	6839      	ldr	r1, [r7, #0]
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 fb85 	bl	800cd8a <USBD_CtlError>
              break;
 800c680:	bf00      	nop
          }
          break;
 800c682:	e004      	b.n	800c68e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c684:	6839      	ldr	r1, [r7, #0]
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f000 fb7f 	bl	800cd8a <USBD_CtlError>
          break;
 800c68c:	bf00      	nop
      }
      break;
 800c68e:	e005      	b.n	800c69c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f000 fb79 	bl	800cd8a <USBD_CtlError>
      break;
 800c698:	e000      	b.n	800c69c <USBD_StdEPReq+0x330>
      break;
 800c69a:	bf00      	nop
  }

  return ret;
 800c69c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3710      	adds	r7, #16
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
	...

0800c6a8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	885b      	ldrh	r3, [r3, #2]
 800c6c2:	0a1b      	lsrs	r3, r3, #8
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	3b01      	subs	r3, #1
 800c6c8:	2b0e      	cmp	r3, #14
 800c6ca:	f200 8152 	bhi.w	800c972 <USBD_GetDescriptor+0x2ca>
 800c6ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c6d4 <USBD_GetDescriptor+0x2c>)
 800c6d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6d4:	0800c745 	.word	0x0800c745
 800c6d8:	0800c75d 	.word	0x0800c75d
 800c6dc:	0800c79d 	.word	0x0800c79d
 800c6e0:	0800c973 	.word	0x0800c973
 800c6e4:	0800c973 	.word	0x0800c973
 800c6e8:	0800c913 	.word	0x0800c913
 800c6ec:	0800c93f 	.word	0x0800c93f
 800c6f0:	0800c973 	.word	0x0800c973
 800c6f4:	0800c973 	.word	0x0800c973
 800c6f8:	0800c973 	.word	0x0800c973
 800c6fc:	0800c973 	.word	0x0800c973
 800c700:	0800c973 	.word	0x0800c973
 800c704:	0800c973 	.word	0x0800c973
 800c708:	0800c973 	.word	0x0800c973
 800c70c:	0800c711 	.word	0x0800c711
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c716:	69db      	ldr	r3, [r3, #28]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d00b      	beq.n	800c734 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c722:	69db      	ldr	r3, [r3, #28]
 800c724:	687a      	ldr	r2, [r7, #4]
 800c726:	7c12      	ldrb	r2, [r2, #16]
 800c728:	f107 0108 	add.w	r1, r7, #8
 800c72c:	4610      	mov	r0, r2
 800c72e:	4798      	blx	r3
 800c730:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c732:	e126      	b.n	800c982 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c734:	6839      	ldr	r1, [r7, #0]
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f000 fb27 	bl	800cd8a <USBD_CtlError>
        err++;
 800c73c:	7afb      	ldrb	r3, [r7, #11]
 800c73e:	3301      	adds	r3, #1
 800c740:	72fb      	strb	r3, [r7, #11]
      break;
 800c742:	e11e      	b.n	800c982 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	7c12      	ldrb	r2, [r2, #16]
 800c750:	f107 0108 	add.w	r1, r7, #8
 800c754:	4610      	mov	r0, r2
 800c756:	4798      	blx	r3
 800c758:	60f8      	str	r0, [r7, #12]
      break;
 800c75a:	e112      	b.n	800c982 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	7c1b      	ldrb	r3, [r3, #16]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d10d      	bne.n	800c780 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c76c:	f107 0208 	add.w	r2, r7, #8
 800c770:	4610      	mov	r0, r2
 800c772:	4798      	blx	r3
 800c774:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	3301      	adds	r3, #1
 800c77a:	2202      	movs	r2, #2
 800c77c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c77e:	e100      	b.n	800c982 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c788:	f107 0208 	add.w	r2, r7, #8
 800c78c:	4610      	mov	r0, r2
 800c78e:	4798      	blx	r3
 800c790:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	3301      	adds	r3, #1
 800c796:	2202      	movs	r2, #2
 800c798:	701a      	strb	r2, [r3, #0]
      break;
 800c79a:	e0f2      	b.n	800c982 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	885b      	ldrh	r3, [r3, #2]
 800c7a0:	b2db      	uxtb	r3, r3
 800c7a2:	2b05      	cmp	r3, #5
 800c7a4:	f200 80ac 	bhi.w	800c900 <USBD_GetDescriptor+0x258>
 800c7a8:	a201      	add	r2, pc, #4	@ (adr r2, 800c7b0 <USBD_GetDescriptor+0x108>)
 800c7aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7ae:	bf00      	nop
 800c7b0:	0800c7c9 	.word	0x0800c7c9
 800c7b4:	0800c7fd 	.word	0x0800c7fd
 800c7b8:	0800c831 	.word	0x0800c831
 800c7bc:	0800c865 	.word	0x0800c865
 800c7c0:	0800c899 	.word	0x0800c899
 800c7c4:	0800c8cd 	.word	0x0800c8cd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7ce:	685b      	ldr	r3, [r3, #4]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d00b      	beq.n	800c7ec <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	687a      	ldr	r2, [r7, #4]
 800c7de:	7c12      	ldrb	r2, [r2, #16]
 800c7e0:	f107 0108 	add.w	r1, r7, #8
 800c7e4:	4610      	mov	r0, r2
 800c7e6:	4798      	blx	r3
 800c7e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c7ea:	e091      	b.n	800c910 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c7ec:	6839      	ldr	r1, [r7, #0]
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	f000 facb 	bl	800cd8a <USBD_CtlError>
            err++;
 800c7f4:	7afb      	ldrb	r3, [r7, #11]
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	72fb      	strb	r3, [r7, #11]
          break;
 800c7fa:	e089      	b.n	800c910 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c802:	689b      	ldr	r3, [r3, #8]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d00b      	beq.n	800c820 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c80e:	689b      	ldr	r3, [r3, #8]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	7c12      	ldrb	r2, [r2, #16]
 800c814:	f107 0108 	add.w	r1, r7, #8
 800c818:	4610      	mov	r0, r2
 800c81a:	4798      	blx	r3
 800c81c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c81e:	e077      	b.n	800c910 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c820:	6839      	ldr	r1, [r7, #0]
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f000 fab1 	bl	800cd8a <USBD_CtlError>
            err++;
 800c828:	7afb      	ldrb	r3, [r7, #11]
 800c82a:	3301      	adds	r3, #1
 800c82c:	72fb      	strb	r3, [r7, #11]
          break;
 800c82e:	e06f      	b.n	800c910 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c836:	68db      	ldr	r3, [r3, #12]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d00b      	beq.n	800c854 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c842:	68db      	ldr	r3, [r3, #12]
 800c844:	687a      	ldr	r2, [r7, #4]
 800c846:	7c12      	ldrb	r2, [r2, #16]
 800c848:	f107 0108 	add.w	r1, r7, #8
 800c84c:	4610      	mov	r0, r2
 800c84e:	4798      	blx	r3
 800c850:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c852:	e05d      	b.n	800c910 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c854:	6839      	ldr	r1, [r7, #0]
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f000 fa97 	bl	800cd8a <USBD_CtlError>
            err++;
 800c85c:	7afb      	ldrb	r3, [r7, #11]
 800c85e:	3301      	adds	r3, #1
 800c860:	72fb      	strb	r3, [r7, #11]
          break;
 800c862:	e055      	b.n	800c910 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c86a:	691b      	ldr	r3, [r3, #16]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d00b      	beq.n	800c888 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c876:	691b      	ldr	r3, [r3, #16]
 800c878:	687a      	ldr	r2, [r7, #4]
 800c87a:	7c12      	ldrb	r2, [r2, #16]
 800c87c:	f107 0108 	add.w	r1, r7, #8
 800c880:	4610      	mov	r0, r2
 800c882:	4798      	blx	r3
 800c884:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c886:	e043      	b.n	800c910 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c888:	6839      	ldr	r1, [r7, #0]
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 fa7d 	bl	800cd8a <USBD_CtlError>
            err++;
 800c890:	7afb      	ldrb	r3, [r7, #11]
 800c892:	3301      	adds	r3, #1
 800c894:	72fb      	strb	r3, [r7, #11]
          break;
 800c896:	e03b      	b.n	800c910 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c89e:	695b      	ldr	r3, [r3, #20]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d00b      	beq.n	800c8bc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8aa:	695b      	ldr	r3, [r3, #20]
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	7c12      	ldrb	r2, [r2, #16]
 800c8b0:	f107 0108 	add.w	r1, r7, #8
 800c8b4:	4610      	mov	r0, r2
 800c8b6:	4798      	blx	r3
 800c8b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8ba:	e029      	b.n	800c910 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c8bc:	6839      	ldr	r1, [r7, #0]
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 fa63 	bl	800cd8a <USBD_CtlError>
            err++;
 800c8c4:	7afb      	ldrb	r3, [r7, #11]
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	72fb      	strb	r3, [r7, #11]
          break;
 800c8ca:	e021      	b.n	800c910 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8d2:	699b      	ldr	r3, [r3, #24]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d00b      	beq.n	800c8f0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8de:	699b      	ldr	r3, [r3, #24]
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	7c12      	ldrb	r2, [r2, #16]
 800c8e4:	f107 0108 	add.w	r1, r7, #8
 800c8e8:	4610      	mov	r0, r2
 800c8ea:	4798      	blx	r3
 800c8ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8ee:	e00f      	b.n	800c910 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c8f0:	6839      	ldr	r1, [r7, #0]
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f000 fa49 	bl	800cd8a <USBD_CtlError>
            err++;
 800c8f8:	7afb      	ldrb	r3, [r7, #11]
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	72fb      	strb	r3, [r7, #11]
          break;
 800c8fe:	e007      	b.n	800c910 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c900:	6839      	ldr	r1, [r7, #0]
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 fa41 	bl	800cd8a <USBD_CtlError>
          err++;
 800c908:	7afb      	ldrb	r3, [r7, #11]
 800c90a:	3301      	adds	r3, #1
 800c90c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c90e:	bf00      	nop
      }
      break;
 800c910:	e037      	b.n	800c982 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	7c1b      	ldrb	r3, [r3, #16]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d109      	bne.n	800c92e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c922:	f107 0208 	add.w	r2, r7, #8
 800c926:	4610      	mov	r0, r2
 800c928:	4798      	blx	r3
 800c92a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c92c:	e029      	b.n	800c982 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c92e:	6839      	ldr	r1, [r7, #0]
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f000 fa2a 	bl	800cd8a <USBD_CtlError>
        err++;
 800c936:	7afb      	ldrb	r3, [r7, #11]
 800c938:	3301      	adds	r3, #1
 800c93a:	72fb      	strb	r3, [r7, #11]
      break;
 800c93c:	e021      	b.n	800c982 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	7c1b      	ldrb	r3, [r3, #16]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d10d      	bne.n	800c962 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c94c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c94e:	f107 0208 	add.w	r2, r7, #8
 800c952:	4610      	mov	r0, r2
 800c954:	4798      	blx	r3
 800c956:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	3301      	adds	r3, #1
 800c95c:	2207      	movs	r2, #7
 800c95e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c960:	e00f      	b.n	800c982 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c962:	6839      	ldr	r1, [r7, #0]
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 fa10 	bl	800cd8a <USBD_CtlError>
        err++;
 800c96a:	7afb      	ldrb	r3, [r7, #11]
 800c96c:	3301      	adds	r3, #1
 800c96e:	72fb      	strb	r3, [r7, #11]
      break;
 800c970:	e007      	b.n	800c982 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c972:	6839      	ldr	r1, [r7, #0]
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f000 fa08 	bl	800cd8a <USBD_CtlError>
      err++;
 800c97a:	7afb      	ldrb	r3, [r7, #11]
 800c97c:	3301      	adds	r3, #1
 800c97e:	72fb      	strb	r3, [r7, #11]
      break;
 800c980:	bf00      	nop
  }

  if (err != 0U)
 800c982:	7afb      	ldrb	r3, [r7, #11]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d11e      	bne.n	800c9c6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	88db      	ldrh	r3, [r3, #6]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d016      	beq.n	800c9be <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c990:	893b      	ldrh	r3, [r7, #8]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d00e      	beq.n	800c9b4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	88da      	ldrh	r2, [r3, #6]
 800c99a:	893b      	ldrh	r3, [r7, #8]
 800c99c:	4293      	cmp	r3, r2
 800c99e:	bf28      	it	cs
 800c9a0:	4613      	movcs	r3, r2
 800c9a2:	b29b      	uxth	r3, r3
 800c9a4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c9a6:	893b      	ldrh	r3, [r7, #8]
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	68f9      	ldr	r1, [r7, #12]
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f000 fa5d 	bl	800ce6c <USBD_CtlSendData>
 800c9b2:	e009      	b.n	800c9c8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c9b4:	6839      	ldr	r1, [r7, #0]
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 f9e7 	bl	800cd8a <USBD_CtlError>
 800c9bc:	e004      	b.n	800c9c8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f000 faae 	bl	800cf20 <USBD_CtlSendStatus>
 800c9c4:	e000      	b.n	800c9c8 <USBD_GetDescriptor+0x320>
    return;
 800c9c6:	bf00      	nop
  }
}
 800c9c8:	3710      	adds	r7, #16
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}
 800c9ce:	bf00      	nop

0800c9d0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b084      	sub	sp, #16
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
 800c9d8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	889b      	ldrh	r3, [r3, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d131      	bne.n	800ca46 <USBD_SetAddress+0x76>
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	88db      	ldrh	r3, [r3, #6]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d12d      	bne.n	800ca46 <USBD_SetAddress+0x76>
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	885b      	ldrh	r3, [r3, #2]
 800c9ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800c9f0:	d829      	bhi.n	800ca46 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	885b      	ldrh	r3, [r3, #2]
 800c9f6:	b2db      	uxtb	r3, r3
 800c9f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9fc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca04:	b2db      	uxtb	r3, r3
 800ca06:	2b03      	cmp	r3, #3
 800ca08:	d104      	bne.n	800ca14 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ca0a:	6839      	ldr	r1, [r7, #0]
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f000 f9bc 	bl	800cd8a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca12:	e01d      	b.n	800ca50 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	7bfa      	ldrb	r2, [r7, #15]
 800ca18:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ca1c:	7bfb      	ldrb	r3, [r7, #15]
 800ca1e:	4619      	mov	r1, r3
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f000 ffe1 	bl	800d9e8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	f000 fa7a 	bl	800cf20 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ca2c:	7bfb      	ldrb	r3, [r7, #15]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d004      	beq.n	800ca3c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2202      	movs	r2, #2
 800ca36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca3a:	e009      	b.n	800ca50 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2201      	movs	r2, #1
 800ca40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca44:	e004      	b.n	800ca50 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ca46:	6839      	ldr	r1, [r7, #0]
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f000 f99e 	bl	800cd8a <USBD_CtlError>
  }
}
 800ca4e:	bf00      	nop
 800ca50:	bf00      	nop
 800ca52:	3710      	adds	r7, #16
 800ca54:	46bd      	mov	sp, r7
 800ca56:	bd80      	pop	{r7, pc}

0800ca58 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b084      	sub	sp, #16
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
 800ca60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca62:	2300      	movs	r3, #0
 800ca64:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	885b      	ldrh	r3, [r3, #2]
 800ca6a:	b2da      	uxtb	r2, r3
 800ca6c:	4b4e      	ldr	r3, [pc, #312]	@ (800cba8 <USBD_SetConfig+0x150>)
 800ca6e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ca70:	4b4d      	ldr	r3, [pc, #308]	@ (800cba8 <USBD_SetConfig+0x150>)
 800ca72:	781b      	ldrb	r3, [r3, #0]
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d905      	bls.n	800ca84 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ca78:	6839      	ldr	r1, [r7, #0]
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f000 f985 	bl	800cd8a <USBD_CtlError>
    return USBD_FAIL;
 800ca80:	2303      	movs	r3, #3
 800ca82:	e08c      	b.n	800cb9e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca8a:	b2db      	uxtb	r3, r3
 800ca8c:	2b02      	cmp	r3, #2
 800ca8e:	d002      	beq.n	800ca96 <USBD_SetConfig+0x3e>
 800ca90:	2b03      	cmp	r3, #3
 800ca92:	d029      	beq.n	800cae8 <USBD_SetConfig+0x90>
 800ca94:	e075      	b.n	800cb82 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ca96:	4b44      	ldr	r3, [pc, #272]	@ (800cba8 <USBD_SetConfig+0x150>)
 800ca98:	781b      	ldrb	r3, [r3, #0]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d020      	beq.n	800cae0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ca9e:	4b42      	ldr	r3, [pc, #264]	@ (800cba8 <USBD_SetConfig+0x150>)
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	461a      	mov	r2, r3
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800caa8:	4b3f      	ldr	r3, [pc, #252]	@ (800cba8 <USBD_SetConfig+0x150>)
 800caaa:	781b      	ldrb	r3, [r3, #0]
 800caac:	4619      	mov	r1, r3
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f7fe ffb9 	bl	800ba26 <USBD_SetClassConfig>
 800cab4:	4603      	mov	r3, r0
 800cab6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cab8:	7bfb      	ldrb	r3, [r7, #15]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d008      	beq.n	800cad0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cabe:	6839      	ldr	r1, [r7, #0]
 800cac0:	6878      	ldr	r0, [r7, #4]
 800cac2:	f000 f962 	bl	800cd8a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2202      	movs	r2, #2
 800caca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cace:	e065      	b.n	800cb9c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 fa25 	bl	800cf20 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2203      	movs	r2, #3
 800cada:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cade:	e05d      	b.n	800cb9c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 fa1d 	bl	800cf20 <USBD_CtlSendStatus>
      break;
 800cae6:	e059      	b.n	800cb9c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cae8:	4b2f      	ldr	r3, [pc, #188]	@ (800cba8 <USBD_SetConfig+0x150>)
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d112      	bne.n	800cb16 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2202      	movs	r2, #2
 800caf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800caf8:	4b2b      	ldr	r3, [pc, #172]	@ (800cba8 <USBD_SetConfig+0x150>)
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	461a      	mov	r2, r3
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb02:	4b29      	ldr	r3, [pc, #164]	@ (800cba8 <USBD_SetConfig+0x150>)
 800cb04:	781b      	ldrb	r3, [r3, #0]
 800cb06:	4619      	mov	r1, r3
 800cb08:	6878      	ldr	r0, [r7, #4]
 800cb0a:	f7fe ffa8 	bl	800ba5e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f000 fa06 	bl	800cf20 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cb14:	e042      	b.n	800cb9c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cb16:	4b24      	ldr	r3, [pc, #144]	@ (800cba8 <USBD_SetConfig+0x150>)
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	685b      	ldr	r3, [r3, #4]
 800cb20:	429a      	cmp	r2, r3
 800cb22:	d02a      	beq.n	800cb7a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	685b      	ldr	r3, [r3, #4]
 800cb28:	b2db      	uxtb	r3, r3
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f7fe ff96 	bl	800ba5e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cb32:	4b1d      	ldr	r3, [pc, #116]	@ (800cba8 <USBD_SetConfig+0x150>)
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	461a      	mov	r2, r3
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb3c:	4b1a      	ldr	r3, [pc, #104]	@ (800cba8 <USBD_SetConfig+0x150>)
 800cb3e:	781b      	ldrb	r3, [r3, #0]
 800cb40:	4619      	mov	r1, r3
 800cb42:	6878      	ldr	r0, [r7, #4]
 800cb44:	f7fe ff6f 	bl	800ba26 <USBD_SetClassConfig>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cb4c:	7bfb      	ldrb	r3, [r7, #15]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d00f      	beq.n	800cb72 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cb52:	6839      	ldr	r1, [r7, #0]
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f000 f918 	bl	800cd8a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	685b      	ldr	r3, [r3, #4]
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	4619      	mov	r1, r3
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f7fe ff7b 	bl	800ba5e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2202      	movs	r2, #2
 800cb6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cb70:	e014      	b.n	800cb9c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f000 f9d4 	bl	800cf20 <USBD_CtlSendStatus>
      break;
 800cb78:	e010      	b.n	800cb9c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f000 f9d0 	bl	800cf20 <USBD_CtlSendStatus>
      break;
 800cb80:	e00c      	b.n	800cb9c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cb82:	6839      	ldr	r1, [r7, #0]
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 f900 	bl	800cd8a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb8a:	4b07      	ldr	r3, [pc, #28]	@ (800cba8 <USBD_SetConfig+0x150>)
 800cb8c:	781b      	ldrb	r3, [r3, #0]
 800cb8e:	4619      	mov	r1, r3
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f7fe ff64 	bl	800ba5e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cb96:	2303      	movs	r3, #3
 800cb98:	73fb      	strb	r3, [r7, #15]
      break;
 800cb9a:	bf00      	nop
  }

  return ret;
 800cb9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	3710      	adds	r7, #16
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	20003998 	.word	0x20003998

0800cbac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	88db      	ldrh	r3, [r3, #6]
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	d004      	beq.n	800cbc8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cbbe:	6839      	ldr	r1, [r7, #0]
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f000 f8e2 	bl	800cd8a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cbc6:	e023      	b.n	800cc10 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbce:	b2db      	uxtb	r3, r3
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	dc02      	bgt.n	800cbda <USBD_GetConfig+0x2e>
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	dc03      	bgt.n	800cbe0 <USBD_GetConfig+0x34>
 800cbd8:	e015      	b.n	800cc06 <USBD_GetConfig+0x5a>
 800cbda:	2b03      	cmp	r3, #3
 800cbdc:	d00b      	beq.n	800cbf6 <USBD_GetConfig+0x4a>
 800cbde:	e012      	b.n	800cc06 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	3308      	adds	r3, #8
 800cbea:	2201      	movs	r2, #1
 800cbec:	4619      	mov	r1, r3
 800cbee:	6878      	ldr	r0, [r7, #4]
 800cbf0:	f000 f93c 	bl	800ce6c <USBD_CtlSendData>
        break;
 800cbf4:	e00c      	b.n	800cc10 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	3304      	adds	r3, #4
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	4619      	mov	r1, r3
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 f934 	bl	800ce6c <USBD_CtlSendData>
        break;
 800cc04:	e004      	b.n	800cc10 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800cc06:	6839      	ldr	r1, [r7, #0]
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f000 f8be 	bl	800cd8a <USBD_CtlError>
        break;
 800cc0e:	bf00      	nop
}
 800cc10:	bf00      	nop
 800cc12:	3708      	adds	r7, #8
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b082      	sub	sp, #8
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
 800cc20:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc28:	b2db      	uxtb	r3, r3
 800cc2a:	3b01      	subs	r3, #1
 800cc2c:	2b02      	cmp	r3, #2
 800cc2e:	d81e      	bhi.n	800cc6e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	88db      	ldrh	r3, [r3, #6]
 800cc34:	2b02      	cmp	r3, #2
 800cc36:	d004      	beq.n	800cc42 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cc38:	6839      	ldr	r1, [r7, #0]
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f000 f8a5 	bl	800cd8a <USBD_CtlError>
        break;
 800cc40:	e01a      	b.n	800cc78 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2201      	movs	r2, #1
 800cc46:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d005      	beq.n	800cc5e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	68db      	ldr	r3, [r3, #12]
 800cc56:	f043 0202 	orr.w	r2, r3, #2
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	330c      	adds	r3, #12
 800cc62:	2202      	movs	r2, #2
 800cc64:	4619      	mov	r1, r3
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f000 f900 	bl	800ce6c <USBD_CtlSendData>
      break;
 800cc6c:	e004      	b.n	800cc78 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cc6e:	6839      	ldr	r1, [r7, #0]
 800cc70:	6878      	ldr	r0, [r7, #4]
 800cc72:	f000 f88a 	bl	800cd8a <USBD_CtlError>
      break;
 800cc76:	bf00      	nop
  }
}
 800cc78:	bf00      	nop
 800cc7a:	3708      	adds	r7, #8
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}

0800cc80 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	885b      	ldrh	r3, [r3, #2]
 800cc8e:	2b01      	cmp	r3, #1
 800cc90:	d107      	bne.n	800cca2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2201      	movs	r2, #1
 800cc96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f000 f940 	bl	800cf20 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cca0:	e013      	b.n	800ccca <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	885b      	ldrh	r3, [r3, #2]
 800cca6:	2b02      	cmp	r3, #2
 800cca8:	d10b      	bne.n	800ccc2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	889b      	ldrh	r3, [r3, #4]
 800ccae:	0a1b      	lsrs	r3, r3, #8
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	b2da      	uxtb	r2, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f000 f930 	bl	800cf20 <USBD_CtlSendStatus>
}
 800ccc0:	e003      	b.n	800ccca <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ccc2:	6839      	ldr	r1, [r7, #0]
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f000 f860 	bl	800cd8a <USBD_CtlError>
}
 800ccca:	bf00      	nop
 800cccc:	3708      	adds	r7, #8
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}

0800ccd2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccd2:	b580      	push	{r7, lr}
 800ccd4:	b082      	sub	sp, #8
 800ccd6:	af00      	add	r7, sp, #0
 800ccd8:	6078      	str	r0, [r7, #4]
 800ccda:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	3b01      	subs	r3, #1
 800cce6:	2b02      	cmp	r3, #2
 800cce8:	d80b      	bhi.n	800cd02 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	885b      	ldrh	r3, [r3, #2]
 800ccee:	2b01      	cmp	r3, #1
 800ccf0:	d10c      	bne.n	800cd0c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f000 f910 	bl	800cf20 <USBD_CtlSendStatus>
      }
      break;
 800cd00:	e004      	b.n	800cd0c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cd02:	6839      	ldr	r1, [r7, #0]
 800cd04:	6878      	ldr	r0, [r7, #4]
 800cd06:	f000 f840 	bl	800cd8a <USBD_CtlError>
      break;
 800cd0a:	e000      	b.n	800cd0e <USBD_ClrFeature+0x3c>
      break;
 800cd0c:	bf00      	nop
  }
}
 800cd0e:	bf00      	nop
 800cd10:	3708      	adds	r7, #8
 800cd12:	46bd      	mov	sp, r7
 800cd14:	bd80      	pop	{r7, pc}

0800cd16 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cd16:	b580      	push	{r7, lr}
 800cd18:	b084      	sub	sp, #16
 800cd1a:	af00      	add	r7, sp, #0
 800cd1c:	6078      	str	r0, [r7, #4]
 800cd1e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	781a      	ldrb	r2, [r3, #0]
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	781a      	ldrb	r2, [r3, #0]
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cd40:	68f8      	ldr	r0, [r7, #12]
 800cd42:	f7ff fa16 	bl	800c172 <SWAPBYTE>
 800cd46:	4603      	mov	r3, r0
 800cd48:	461a      	mov	r2, r3
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	3301      	adds	r3, #1
 800cd52:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	3301      	adds	r3, #1
 800cd58:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cd5a:	68f8      	ldr	r0, [r7, #12]
 800cd5c:	f7ff fa09 	bl	800c172 <SWAPBYTE>
 800cd60:	4603      	mov	r3, r0
 800cd62:	461a      	mov	r2, r3
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	3301      	adds	r3, #1
 800cd72:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cd74:	68f8      	ldr	r0, [r7, #12]
 800cd76:	f7ff f9fc 	bl	800c172 <SWAPBYTE>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	461a      	mov	r2, r3
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	80da      	strh	r2, [r3, #6]
}
 800cd82:	bf00      	nop
 800cd84:	3710      	adds	r7, #16
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}

0800cd8a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd8a:	b580      	push	{r7, lr}
 800cd8c:	b082      	sub	sp, #8
 800cd8e:	af00      	add	r7, sp, #0
 800cd90:	6078      	str	r0, [r7, #4]
 800cd92:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd94:	2180      	movs	r1, #128	@ 0x80
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f000 fd8e 	bl	800d8b8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cd9c:	2100      	movs	r1, #0
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f000 fd8a 	bl	800d8b8 <USBD_LL_StallEP>
}
 800cda4:	bf00      	nop
 800cda6:	3708      	adds	r7, #8
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	bd80      	pop	{r7, pc}

0800cdac <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b086      	sub	sp, #24
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	60f8      	str	r0, [r7, #12]
 800cdb4:	60b9      	str	r1, [r7, #8]
 800cdb6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d036      	beq.n	800ce30 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cdc6:	6938      	ldr	r0, [r7, #16]
 800cdc8:	f000 f836 	bl	800ce38 <USBD_GetLen>
 800cdcc:	4603      	mov	r3, r0
 800cdce:	3301      	adds	r3, #1
 800cdd0:	b29b      	uxth	r3, r3
 800cdd2:	005b      	lsls	r3, r3, #1
 800cdd4:	b29a      	uxth	r2, r3
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cdda:	7dfb      	ldrb	r3, [r7, #23]
 800cddc:	68ba      	ldr	r2, [r7, #8]
 800cdde:	4413      	add	r3, r2
 800cde0:	687a      	ldr	r2, [r7, #4]
 800cde2:	7812      	ldrb	r2, [r2, #0]
 800cde4:	701a      	strb	r2, [r3, #0]
  idx++;
 800cde6:	7dfb      	ldrb	r3, [r7, #23]
 800cde8:	3301      	adds	r3, #1
 800cdea:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cdec:	7dfb      	ldrb	r3, [r7, #23]
 800cdee:	68ba      	ldr	r2, [r7, #8]
 800cdf0:	4413      	add	r3, r2
 800cdf2:	2203      	movs	r2, #3
 800cdf4:	701a      	strb	r2, [r3, #0]
  idx++;
 800cdf6:	7dfb      	ldrb	r3, [r7, #23]
 800cdf8:	3301      	adds	r3, #1
 800cdfa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cdfc:	e013      	b.n	800ce26 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cdfe:	7dfb      	ldrb	r3, [r7, #23]
 800ce00:	68ba      	ldr	r2, [r7, #8]
 800ce02:	4413      	add	r3, r2
 800ce04:	693a      	ldr	r2, [r7, #16]
 800ce06:	7812      	ldrb	r2, [r2, #0]
 800ce08:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	3301      	adds	r3, #1
 800ce0e:	613b      	str	r3, [r7, #16]
    idx++;
 800ce10:	7dfb      	ldrb	r3, [r7, #23]
 800ce12:	3301      	adds	r3, #1
 800ce14:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ce16:	7dfb      	ldrb	r3, [r7, #23]
 800ce18:	68ba      	ldr	r2, [r7, #8]
 800ce1a:	4413      	add	r3, r2
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ce20:	7dfb      	ldrb	r3, [r7, #23]
 800ce22:	3301      	adds	r3, #1
 800ce24:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	781b      	ldrb	r3, [r3, #0]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d1e7      	bne.n	800cdfe <USBD_GetString+0x52>
 800ce2e:	e000      	b.n	800ce32 <USBD_GetString+0x86>
    return;
 800ce30:	bf00      	nop
  }
}
 800ce32:	3718      	adds	r7, #24
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b085      	sub	sp, #20
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ce40:	2300      	movs	r3, #0
 800ce42:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ce48:	e005      	b.n	800ce56 <USBD_GetLen+0x1e>
  {
    len++;
 800ce4a:	7bfb      	ldrb	r3, [r7, #15]
 800ce4c:	3301      	adds	r3, #1
 800ce4e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	3301      	adds	r3, #1
 800ce54:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	781b      	ldrb	r3, [r3, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d1f5      	bne.n	800ce4a <USBD_GetLen+0x12>
  }

  return len;
 800ce5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	3714      	adds	r7, #20
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr

0800ce6c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b084      	sub	sp, #16
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	60f8      	str	r0, [r7, #12]
 800ce74:	60b9      	str	r1, [r7, #8]
 800ce76:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	2202      	movs	r2, #2
 800ce7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	687a      	ldr	r2, [r7, #4]
 800ce8a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	68ba      	ldr	r2, [r7, #8]
 800ce90:	2100      	movs	r1, #0
 800ce92:	68f8      	ldr	r0, [r7, #12]
 800ce94:	f000 fdde 	bl	800da54 <USBD_LL_Transmit>

  return USBD_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3710      	adds	r7, #16
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}

0800cea2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cea2:	b580      	push	{r7, lr}
 800cea4:	b084      	sub	sp, #16
 800cea6:	af00      	add	r7, sp, #0
 800cea8:	60f8      	str	r0, [r7, #12]
 800ceaa:	60b9      	str	r1, [r7, #8]
 800ceac:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	68ba      	ldr	r2, [r7, #8]
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	68f8      	ldr	r0, [r7, #12]
 800ceb6:	f000 fdcd 	bl	800da54 <USBD_LL_Transmit>

  return USBD_OK;
 800ceba:	2300      	movs	r3, #0
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3710      	adds	r7, #16
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}

0800cec4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b084      	sub	sp, #16
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	60f8      	str	r0, [r7, #12]
 800cecc:	60b9      	str	r1, [r7, #8]
 800cece:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	2203      	movs	r2, #3
 800ced4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	687a      	ldr	r2, [r7, #4]
 800cedc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	68ba      	ldr	r2, [r7, #8]
 800ceec:	2100      	movs	r1, #0
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f000 fde8 	bl	800dac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cef4:	2300      	movs	r3, #0
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3710      	adds	r7, #16
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}

0800cefe <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cefe:	b580      	push	{r7, lr}
 800cf00:	b084      	sub	sp, #16
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	60f8      	str	r0, [r7, #12]
 800cf06:	60b9      	str	r1, [r7, #8]
 800cf08:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	68ba      	ldr	r2, [r7, #8]
 800cf0e:	2100      	movs	r1, #0
 800cf10:	68f8      	ldr	r0, [r7, #12]
 800cf12:	f000 fdd7 	bl	800dac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf16:	2300      	movs	r3, #0
}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	3710      	adds	r7, #16
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bd80      	pop	{r7, pc}

0800cf20 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2204      	movs	r2, #4
 800cf2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cf30:	2300      	movs	r3, #0
 800cf32:	2200      	movs	r2, #0
 800cf34:	2100      	movs	r1, #0
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f000 fd8c 	bl	800da54 <USBD_LL_Transmit>

  return USBD_OK;
 800cf3c:	2300      	movs	r3, #0
}
 800cf3e:	4618      	mov	r0, r3
 800cf40:	3708      	adds	r7, #8
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}

0800cf46 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b082      	sub	sp, #8
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2205      	movs	r2, #5
 800cf52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf56:	2300      	movs	r3, #0
 800cf58:	2200      	movs	r2, #0
 800cf5a:	2100      	movs	r1, #0
 800cf5c:	6878      	ldr	r0, [r7, #4]
 800cf5e:	f000 fdb1 	bl	800dac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf62:	2300      	movs	r3, #0
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	3708      	adds	r7, #8
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	bd80      	pop	{r7, pc}

0800cf6c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cf70:	2200      	movs	r2, #0
 800cf72:	4912      	ldr	r1, [pc, #72]	@ (800cfbc <MX_USB_DEVICE_Init+0x50>)
 800cf74:	4812      	ldr	r0, [pc, #72]	@ (800cfc0 <MX_USB_DEVICE_Init+0x54>)
 800cf76:	f7fe fcd9 	bl	800b92c <USBD_Init>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d001      	beq.n	800cf84 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cf80:	f7f4 fab7 	bl	80014f2 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cf84:	490f      	ldr	r1, [pc, #60]	@ (800cfc4 <MX_USB_DEVICE_Init+0x58>)
 800cf86:	480e      	ldr	r0, [pc, #56]	@ (800cfc0 <MX_USB_DEVICE_Init+0x54>)
 800cf88:	f7fe fd00 	bl	800b98c <USBD_RegisterClass>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d001      	beq.n	800cf96 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cf92:	f7f4 faae 	bl	80014f2 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cf96:	490c      	ldr	r1, [pc, #48]	@ (800cfc8 <MX_USB_DEVICE_Init+0x5c>)
 800cf98:	4809      	ldr	r0, [pc, #36]	@ (800cfc0 <MX_USB_DEVICE_Init+0x54>)
 800cf9a:	f7fe fbf7 	bl	800b78c <USBD_CDC_RegisterInterface>
 800cf9e:	4603      	mov	r3, r0
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d001      	beq.n	800cfa8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cfa4:	f7f4 faa5 	bl	80014f2 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cfa8:	4805      	ldr	r0, [pc, #20]	@ (800cfc0 <MX_USB_DEVICE_Init+0x54>)
 800cfaa:	f7fe fd25 	bl	800b9f8 <USBD_Start>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d001      	beq.n	800cfb8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cfb4:	f7f4 fa9d 	bl	80014f2 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cfb8:	bf00      	nop
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	200000ac 	.word	0x200000ac
 800cfc0:	2000399c 	.word	0x2000399c
 800cfc4:	20000018 	.word	0x20000018
 800cfc8:	20000098 	.word	0x20000098

0800cfcc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	4905      	ldr	r1, [pc, #20]	@ (800cfe8 <CDC_Init_FS+0x1c>)
 800cfd4:	4805      	ldr	r0, [pc, #20]	@ (800cfec <CDC_Init_FS+0x20>)
 800cfd6:	f7fe fbf3 	bl	800b7c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cfda:	4905      	ldr	r1, [pc, #20]	@ (800cff0 <CDC_Init_FS+0x24>)
 800cfdc:	4803      	ldr	r0, [pc, #12]	@ (800cfec <CDC_Init_FS+0x20>)
 800cfde:	f7fe fc11 	bl	800b804 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cfe2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	bd80      	pop	{r7, pc}
 800cfe8:	20004478 	.word	0x20004478
 800cfec:	2000399c 	.word	0x2000399c
 800cff0:	20003c78 	.word	0x20003c78

0800cff4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cff4:	b480      	push	{r7}
 800cff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cff8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	46bd      	mov	sp, r7
 800cffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d002:	4770      	bx	lr

0800d004 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d004:	b480      	push	{r7}
 800d006:	b083      	sub	sp, #12
 800d008:	af00      	add	r7, sp, #0
 800d00a:	4603      	mov	r3, r0
 800d00c:	6039      	str	r1, [r7, #0]
 800d00e:	71fb      	strb	r3, [r7, #7]
 800d010:	4613      	mov	r3, r2
 800d012:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d014:	79fb      	ldrb	r3, [r7, #7]
 800d016:	2b23      	cmp	r3, #35	@ 0x23
 800d018:	d84a      	bhi.n	800d0b0 <CDC_Control_FS+0xac>
 800d01a:	a201      	add	r2, pc, #4	@ (adr r2, 800d020 <CDC_Control_FS+0x1c>)
 800d01c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d020:	0800d0b1 	.word	0x0800d0b1
 800d024:	0800d0b1 	.word	0x0800d0b1
 800d028:	0800d0b1 	.word	0x0800d0b1
 800d02c:	0800d0b1 	.word	0x0800d0b1
 800d030:	0800d0b1 	.word	0x0800d0b1
 800d034:	0800d0b1 	.word	0x0800d0b1
 800d038:	0800d0b1 	.word	0x0800d0b1
 800d03c:	0800d0b1 	.word	0x0800d0b1
 800d040:	0800d0b1 	.word	0x0800d0b1
 800d044:	0800d0b1 	.word	0x0800d0b1
 800d048:	0800d0b1 	.word	0x0800d0b1
 800d04c:	0800d0b1 	.word	0x0800d0b1
 800d050:	0800d0b1 	.word	0x0800d0b1
 800d054:	0800d0b1 	.word	0x0800d0b1
 800d058:	0800d0b1 	.word	0x0800d0b1
 800d05c:	0800d0b1 	.word	0x0800d0b1
 800d060:	0800d0b1 	.word	0x0800d0b1
 800d064:	0800d0b1 	.word	0x0800d0b1
 800d068:	0800d0b1 	.word	0x0800d0b1
 800d06c:	0800d0b1 	.word	0x0800d0b1
 800d070:	0800d0b1 	.word	0x0800d0b1
 800d074:	0800d0b1 	.word	0x0800d0b1
 800d078:	0800d0b1 	.word	0x0800d0b1
 800d07c:	0800d0b1 	.word	0x0800d0b1
 800d080:	0800d0b1 	.word	0x0800d0b1
 800d084:	0800d0b1 	.word	0x0800d0b1
 800d088:	0800d0b1 	.word	0x0800d0b1
 800d08c:	0800d0b1 	.word	0x0800d0b1
 800d090:	0800d0b1 	.word	0x0800d0b1
 800d094:	0800d0b1 	.word	0x0800d0b1
 800d098:	0800d0b1 	.word	0x0800d0b1
 800d09c:	0800d0b1 	.word	0x0800d0b1
 800d0a0:	0800d0b1 	.word	0x0800d0b1
 800d0a4:	0800d0b1 	.word	0x0800d0b1
 800d0a8:	0800d0b1 	.word	0x0800d0b1
 800d0ac:	0800d0b1 	.word	0x0800d0b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d0b0:	bf00      	nop
  }

  return (USBD_OK);
 800d0b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	370c      	adds	r7, #12
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0be:	4770      	bx	lr

0800d0c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b082      	sub	sp, #8
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
 800d0c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d0ca:	6879      	ldr	r1, [r7, #4]
 800d0cc:	4808      	ldr	r0, [pc, #32]	@ (800d0f0 <CDC_Receive_FS+0x30>)
 800d0ce:	f7fe fb99 	bl	800b804 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d0d2:	4807      	ldr	r0, [pc, #28]	@ (800d0f0 <CDC_Receive_FS+0x30>)
 800d0d4:	f7fe fbf4 	bl	800b8c0 <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); // byvala funkce v main.c
  //USB_My_Receive(Buf, *Len);
  comms_cdc_rx_callback(Buf, *Len);
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	4619      	mov	r1, r3
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f7f3 fcfc 	bl	8000adc <comms_cdc_rx_callback>

  return (USBD_OK);
 800d0e4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	3708      	adds	r7, #8
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd80      	pop	{r7, pc}
 800d0ee:	bf00      	nop
 800d0f0:	2000399c 	.word	0x2000399c

0800d0f4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d100:	2300      	movs	r3, #0
 800d102:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d104:	4b0d      	ldr	r3, [pc, #52]	@ (800d13c <CDC_Transmit_FS+0x48>)
 800d106:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d10a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d112:	2b00      	cmp	r3, #0
 800d114:	d001      	beq.n	800d11a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d116:	2301      	movs	r3, #1
 800d118:	e00b      	b.n	800d132 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d11a:	887b      	ldrh	r3, [r7, #2]
 800d11c:	461a      	mov	r2, r3
 800d11e:	6879      	ldr	r1, [r7, #4]
 800d120:	4806      	ldr	r0, [pc, #24]	@ (800d13c <CDC_Transmit_FS+0x48>)
 800d122:	f7fe fb4d 	bl	800b7c0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d126:	4805      	ldr	r0, [pc, #20]	@ (800d13c <CDC_Transmit_FS+0x48>)
 800d128:	f7fe fb8a 	bl	800b840 <USBD_CDC_TransmitPacket>
 800d12c:	4603      	mov	r3, r0
 800d12e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d130:	7bfb      	ldrb	r3, [r7, #15]
}
 800d132:	4618      	mov	r0, r3
 800d134:	3710      	adds	r7, #16
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	2000399c 	.word	0x2000399c

0800d140 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d140:	b480      	push	{r7}
 800d142:	b087      	sub	sp, #28
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	4613      	mov	r3, r2
 800d14c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d14e:	2300      	movs	r3, #0
 800d150:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d152:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d156:	4618      	mov	r0, r3
 800d158:	371c      	adds	r7, #28
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr
	...

0800d164 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d164:	b480      	push	{r7}
 800d166:	b083      	sub	sp, #12
 800d168:	af00      	add	r7, sp, #0
 800d16a:	4603      	mov	r3, r0
 800d16c:	6039      	str	r1, [r7, #0]
 800d16e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	2212      	movs	r2, #18
 800d174:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d176:	4b03      	ldr	r3, [pc, #12]	@ (800d184 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d178:	4618      	mov	r0, r3
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr
 800d184:	200000cc 	.word	0x200000cc

0800d188 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d188:	b480      	push	{r7}
 800d18a:	b083      	sub	sp, #12
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	4603      	mov	r3, r0
 800d190:	6039      	str	r1, [r7, #0]
 800d192:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	2204      	movs	r2, #4
 800d198:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d19a:	4b03      	ldr	r3, [pc, #12]	@ (800d1a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	370c      	adds	r7, #12
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a6:	4770      	bx	lr
 800d1a8:	200000ec 	.word	0x200000ec

0800d1ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b082      	sub	sp, #8
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	6039      	str	r1, [r7, #0]
 800d1b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d1b8:	79fb      	ldrb	r3, [r7, #7]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d105      	bne.n	800d1ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d1be:	683a      	ldr	r2, [r7, #0]
 800d1c0:	4907      	ldr	r1, [pc, #28]	@ (800d1e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800d1c2:	4808      	ldr	r0, [pc, #32]	@ (800d1e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800d1c4:	f7ff fdf2 	bl	800cdac <USBD_GetString>
 800d1c8:	e004      	b.n	800d1d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d1ca:	683a      	ldr	r2, [r7, #0]
 800d1cc:	4904      	ldr	r1, [pc, #16]	@ (800d1e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800d1ce:	4805      	ldr	r0, [pc, #20]	@ (800d1e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800d1d0:	f7ff fdec 	bl	800cdac <USBD_GetString>
  }
  return USBD_StrDesc;
 800d1d4:	4b02      	ldr	r3, [pc, #8]	@ (800d1e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3708      	adds	r7, #8
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	20004c78 	.word	0x20004c78
 800d1e4:	0800dcc0 	.word	0x0800dcc0

0800d1e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b082      	sub	sp, #8
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	6039      	str	r1, [r7, #0]
 800d1f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d1f4:	683a      	ldr	r2, [r7, #0]
 800d1f6:	4904      	ldr	r1, [pc, #16]	@ (800d208 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d1f8:	4804      	ldr	r0, [pc, #16]	@ (800d20c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d1fa:	f7ff fdd7 	bl	800cdac <USBD_GetString>
  return USBD_StrDesc;
 800d1fe:	4b02      	ldr	r3, [pc, #8]	@ (800d208 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d200:	4618      	mov	r0, r3
 800d202:	3708      	adds	r7, #8
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}
 800d208:	20004c78 	.word	0x20004c78
 800d20c:	0800dcd8 	.word	0x0800dcd8

0800d210 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
 800d216:	4603      	mov	r3, r0
 800d218:	6039      	str	r1, [r7, #0]
 800d21a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	221a      	movs	r2, #26
 800d220:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d222:	f000 f855 	bl	800d2d0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d226:	4b02      	ldr	r3, [pc, #8]	@ (800d230 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3708      	adds	r7, #8
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}
 800d230:	200000f0 	.word	0x200000f0

0800d234 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b082      	sub	sp, #8
 800d238:	af00      	add	r7, sp, #0
 800d23a:	4603      	mov	r3, r0
 800d23c:	6039      	str	r1, [r7, #0]
 800d23e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d240:	79fb      	ldrb	r3, [r7, #7]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d105      	bne.n	800d252 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d246:	683a      	ldr	r2, [r7, #0]
 800d248:	4907      	ldr	r1, [pc, #28]	@ (800d268 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d24a:	4808      	ldr	r0, [pc, #32]	@ (800d26c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d24c:	f7ff fdae 	bl	800cdac <USBD_GetString>
 800d250:	e004      	b.n	800d25c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d252:	683a      	ldr	r2, [r7, #0]
 800d254:	4904      	ldr	r1, [pc, #16]	@ (800d268 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d256:	4805      	ldr	r0, [pc, #20]	@ (800d26c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d258:	f7ff fda8 	bl	800cdac <USBD_GetString>
  }
  return USBD_StrDesc;
 800d25c:	4b02      	ldr	r3, [pc, #8]	@ (800d268 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d25e:	4618      	mov	r0, r3
 800d260:	3708      	adds	r7, #8
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}
 800d266:	bf00      	nop
 800d268:	20004c78 	.word	0x20004c78
 800d26c:	0800dcec 	.word	0x0800dcec

0800d270 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b082      	sub	sp, #8
 800d274:	af00      	add	r7, sp, #0
 800d276:	4603      	mov	r3, r0
 800d278:	6039      	str	r1, [r7, #0]
 800d27a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d27c:	79fb      	ldrb	r3, [r7, #7]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d105      	bne.n	800d28e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d282:	683a      	ldr	r2, [r7, #0]
 800d284:	4907      	ldr	r1, [pc, #28]	@ (800d2a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d286:	4808      	ldr	r0, [pc, #32]	@ (800d2a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d288:	f7ff fd90 	bl	800cdac <USBD_GetString>
 800d28c:	e004      	b.n	800d298 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d28e:	683a      	ldr	r2, [r7, #0]
 800d290:	4904      	ldr	r1, [pc, #16]	@ (800d2a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d292:	4805      	ldr	r0, [pc, #20]	@ (800d2a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d294:	f7ff fd8a 	bl	800cdac <USBD_GetString>
  }
  return USBD_StrDesc;
 800d298:	4b02      	ldr	r3, [pc, #8]	@ (800d2a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d29a:	4618      	mov	r0, r3
 800d29c:	3708      	adds	r7, #8
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	bd80      	pop	{r7, pc}
 800d2a2:	bf00      	nop
 800d2a4:	20004c78 	.word	0x20004c78
 800d2a8:	0800dcf8 	.word	0x0800dcf8

0800d2ac <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b083      	sub	sp, #12
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	6039      	str	r1, [r7, #0]
 800d2b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	220c      	movs	r2, #12
 800d2bc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d2be:	4b03      	ldr	r3, [pc, #12]	@ (800d2cc <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	370c      	adds	r7, #12
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ca:	4770      	bx	lr
 800d2cc:	200000e0 	.word	0x200000e0

0800d2d0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d2d6:	4b0f      	ldr	r3, [pc, #60]	@ (800d314 <Get_SerialNum+0x44>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d2dc:	4b0e      	ldr	r3, [pc, #56]	@ (800d318 <Get_SerialNum+0x48>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d2e2:	4b0e      	ldr	r3, [pc, #56]	@ (800d31c <Get_SerialNum+0x4c>)
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d2e8:	68fa      	ldr	r2, [r7, #12]
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	4413      	add	r3, r2
 800d2ee:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d009      	beq.n	800d30a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d2f6:	2208      	movs	r2, #8
 800d2f8:	4909      	ldr	r1, [pc, #36]	@ (800d320 <Get_SerialNum+0x50>)
 800d2fa:	68f8      	ldr	r0, [r7, #12]
 800d2fc:	f000 f814 	bl	800d328 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d300:	2204      	movs	r2, #4
 800d302:	4908      	ldr	r1, [pc, #32]	@ (800d324 <Get_SerialNum+0x54>)
 800d304:	68b8      	ldr	r0, [r7, #8]
 800d306:	f000 f80f 	bl	800d328 <IntToUnicode>
  }
}
 800d30a:	bf00      	nop
 800d30c:	3710      	adds	r7, #16
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}
 800d312:	bf00      	nop
 800d314:	1fff7590 	.word	0x1fff7590
 800d318:	1fff7594 	.word	0x1fff7594
 800d31c:	1fff7598 	.word	0x1fff7598
 800d320:	200000f2 	.word	0x200000f2
 800d324:	20000102 	.word	0x20000102

0800d328 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d328:	b480      	push	{r7}
 800d32a:	b087      	sub	sp, #28
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	60f8      	str	r0, [r7, #12]
 800d330:	60b9      	str	r1, [r7, #8]
 800d332:	4613      	mov	r3, r2
 800d334:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d336:	2300      	movs	r3, #0
 800d338:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d33a:	2300      	movs	r3, #0
 800d33c:	75fb      	strb	r3, [r7, #23]
 800d33e:	e027      	b.n	800d390 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	0f1b      	lsrs	r3, r3, #28
 800d344:	2b09      	cmp	r3, #9
 800d346:	d80b      	bhi.n	800d360 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	0f1b      	lsrs	r3, r3, #28
 800d34c:	b2da      	uxtb	r2, r3
 800d34e:	7dfb      	ldrb	r3, [r7, #23]
 800d350:	005b      	lsls	r3, r3, #1
 800d352:	4619      	mov	r1, r3
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	440b      	add	r3, r1
 800d358:	3230      	adds	r2, #48	@ 0x30
 800d35a:	b2d2      	uxtb	r2, r2
 800d35c:	701a      	strb	r2, [r3, #0]
 800d35e:	e00a      	b.n	800d376 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	0f1b      	lsrs	r3, r3, #28
 800d364:	b2da      	uxtb	r2, r3
 800d366:	7dfb      	ldrb	r3, [r7, #23]
 800d368:	005b      	lsls	r3, r3, #1
 800d36a:	4619      	mov	r1, r3
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	440b      	add	r3, r1
 800d370:	3237      	adds	r2, #55	@ 0x37
 800d372:	b2d2      	uxtb	r2, r2
 800d374:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	011b      	lsls	r3, r3, #4
 800d37a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d37c:	7dfb      	ldrb	r3, [r7, #23]
 800d37e:	005b      	lsls	r3, r3, #1
 800d380:	3301      	adds	r3, #1
 800d382:	68ba      	ldr	r2, [r7, #8]
 800d384:	4413      	add	r3, r2
 800d386:	2200      	movs	r2, #0
 800d388:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d38a:	7dfb      	ldrb	r3, [r7, #23]
 800d38c:	3301      	adds	r3, #1
 800d38e:	75fb      	strb	r3, [r7, #23]
 800d390:	7dfa      	ldrb	r2, [r7, #23]
 800d392:	79fb      	ldrb	r3, [r7, #7]
 800d394:	429a      	cmp	r2, r3
 800d396:	d3d3      	bcc.n	800d340 <IntToUnicode+0x18>
  }
}
 800d398:	bf00      	nop
 800d39a:	bf00      	nop
 800d39c:	371c      	adds	r7, #28
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a4:	4770      	bx	lr
	...

0800d3a8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b0b0      	sub	sp, #192	@ 0xc0
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3b0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	601a      	str	r2, [r3, #0]
 800d3b8:	605a      	str	r2, [r3, #4]
 800d3ba:	609a      	str	r2, [r3, #8]
 800d3bc:	60da      	str	r2, [r3, #12]
 800d3be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d3c0:	f107 0318 	add.w	r3, r7, #24
 800d3c4:	2294      	movs	r2, #148	@ 0x94
 800d3c6:	2100      	movs	r1, #0
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f000 fc33 	bl	800dc34 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d3d6:	d174      	bne.n	800d4c2 <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d3d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d3dc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d3de:	2300      	movs	r3, #0
 800d3e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d3e4:	f107 0318 	add.w	r3, r7, #24
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7f9 f829 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d001      	beq.n	800d3f8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800d3f4:	f7f4 f87d 	bl	80014f2 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d3f8:	4b34      	ldr	r3, [pc, #208]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d3fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3fc:	4a33      	ldr	r2, [pc, #204]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d3fe:	f043 0301 	orr.w	r3, r3, #1
 800d402:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d404:	4b31      	ldr	r3, [pc, #196]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d408:	f003 0301 	and.w	r3, r3, #1
 800d40c:	617b      	str	r3, [r7, #20]
 800d40e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800d410:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800d414:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d418:	2302      	movs	r3, #2
 800d41a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d41e:	2300      	movs	r3, #0
 800d420:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d424:	2303      	movs	r3, #3
 800d426:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d42a:	230a      	movs	r3, #10
 800d42c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d430:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d434:	4619      	mov	r1, r3
 800d436:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d43a:	f7f6 fca9 	bl	8003d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800d43e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d442:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d446:	2300      	movs	r3, #0
 800d448:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d44c:	2300      	movs	r3, #0
 800d44e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800d452:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d456:	4619      	mov	r1, r3
 800d458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d45c:	f7f6 fc98 	bl	8003d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d460:	4b1a      	ldr	r3, [pc, #104]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d464:	4a19      	ldr	r2, [pc, #100]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d466:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d46a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d46c:	4b17      	ldr	r3, [pc, #92]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d46e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d470:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d474:	613b      	str	r3, [r7, #16]
 800d476:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d478:	4b14      	ldr	r3, [pc, #80]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d47a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d47c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d480:	2b00      	cmp	r3, #0
 800d482:	d114      	bne.n	800d4ae <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d484:	4b11      	ldr	r3, [pc, #68]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d488:	4a10      	ldr	r2, [pc, #64]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d48a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d48e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d490:	4b0e      	ldr	r3, [pc, #56]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d494:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d498:	60fb      	str	r3, [r7, #12]
 800d49a:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800d49c:	f7f8 f8d8 	bl	8005650 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800d4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d4a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4a4:	4a09      	ldr	r2, [pc, #36]	@ (800d4cc <HAL_PCD_MspInit+0x124>)
 800d4a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d4aa:	6593      	str	r3, [r2, #88]	@ 0x58
 800d4ac:	e001      	b.n	800d4b2 <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800d4ae:	f7f8 f8cf 	bl	8005650 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	2100      	movs	r1, #0
 800d4b6:	2043      	movs	r0, #67	@ 0x43
 800d4b8:	f7f6 f8bd 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d4bc:	2043      	movs	r0, #67	@ 0x43
 800d4be:	f7f6 f8d6 	bl	800366e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d4c2:	bf00      	nop
 800d4c4:	37c0      	adds	r7, #192	@ 0xc0
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	40021000 	.word	0x40021000

0800d4d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b082      	sub	sp, #8
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800d4e4:	4619      	mov	r1, r3
 800d4e6:	4610      	mov	r0, r2
 800d4e8:	f7fe fad3 	bl	800ba92 <USBD_LL_SetupStage>
}
 800d4ec:	bf00      	nop
 800d4ee:	3708      	adds	r7, #8
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}

0800d4f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b082      	sub	sp, #8
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d506:	78fa      	ldrb	r2, [r7, #3]
 800d508:	6879      	ldr	r1, [r7, #4]
 800d50a:	4613      	mov	r3, r2
 800d50c:	00db      	lsls	r3, r3, #3
 800d50e:	4413      	add	r3, r2
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	440b      	add	r3, r1
 800d514:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800d518:	681a      	ldr	r2, [r3, #0]
 800d51a:	78fb      	ldrb	r3, [r7, #3]
 800d51c:	4619      	mov	r1, r3
 800d51e:	f7fe fb0d 	bl	800bb3c <USBD_LL_DataOutStage>
}
 800d522:	bf00      	nop
 800d524:	3708      	adds	r7, #8
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}

0800d52a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d52a:	b580      	push	{r7, lr}
 800d52c:	b082      	sub	sp, #8
 800d52e:	af00      	add	r7, sp, #0
 800d530:	6078      	str	r0, [r7, #4]
 800d532:	460b      	mov	r3, r1
 800d534:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d53c:	78fa      	ldrb	r2, [r7, #3]
 800d53e:	6879      	ldr	r1, [r7, #4]
 800d540:	4613      	mov	r3, r2
 800d542:	00db      	lsls	r3, r3, #3
 800d544:	4413      	add	r3, r2
 800d546:	009b      	lsls	r3, r3, #2
 800d548:	440b      	add	r3, r1
 800d54a:	3348      	adds	r3, #72	@ 0x48
 800d54c:	681a      	ldr	r2, [r3, #0]
 800d54e:	78fb      	ldrb	r3, [r7, #3]
 800d550:	4619      	mov	r1, r3
 800d552:	f7fe fba6 	bl	800bca2 <USBD_LL_DataInStage>
}
 800d556:	bf00      	nop
 800d558:	3708      	adds	r7, #8
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}

0800d55e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d55e:	b580      	push	{r7, lr}
 800d560:	b082      	sub	sp, #8
 800d562:	af00      	add	r7, sp, #0
 800d564:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d56c:	4618      	mov	r0, r3
 800d56e:	f7fe fce0 	bl	800bf32 <USBD_LL_SOF>
}
 800d572:	bf00      	nop
 800d574:	3708      	adds	r7, #8
 800d576:	46bd      	mov	sp, r7
 800d578:	bd80      	pop	{r7, pc}

0800d57a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d57a:	b580      	push	{r7, lr}
 800d57c:	b084      	sub	sp, #16
 800d57e:	af00      	add	r7, sp, #0
 800d580:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d582:	2301      	movs	r3, #1
 800d584:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	691b      	ldr	r3, [r3, #16]
 800d58a:	2b02      	cmp	r3, #2
 800d58c:	d001      	beq.n	800d592 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d58e:	f7f3 ffb0 	bl	80014f2 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d598:	7bfa      	ldrb	r2, [r7, #15]
 800d59a:	4611      	mov	r1, r2
 800d59c:	4618      	mov	r0, r3
 800d59e:	f7fe fc84 	bl	800beaa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f7fe fc2c 	bl	800be06 <USBD_LL_Reset>
}
 800d5ae:	bf00      	nop
 800d5b0:	3710      	adds	r7, #16
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}
	...

0800d5b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b082      	sub	sp, #8
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	687a      	ldr	r2, [r7, #4]
 800d5cc:	6812      	ldr	r2, [r2, #0]
 800d5ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d5d2:	f043 0301 	orr.w	r3, r3, #1
 800d5d6:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7fe fc73 	bl	800beca <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	6a1b      	ldr	r3, [r3, #32]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d005      	beq.n	800d5f8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d5ec:	4b04      	ldr	r3, [pc, #16]	@ (800d600 <HAL_PCD_SuspendCallback+0x48>)
 800d5ee:	691b      	ldr	r3, [r3, #16]
 800d5f0:	4a03      	ldr	r2, [pc, #12]	@ (800d600 <HAL_PCD_SuspendCallback+0x48>)
 800d5f2:	f043 0306 	orr.w	r3, r3, #6
 800d5f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d5f8:	bf00      	nop
 800d5fa:	3708      	adds	r7, #8
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}
 800d600:	e000ed00 	.word	0xe000ed00

0800d604 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b082      	sub	sp, #8
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	687a      	ldr	r2, [r7, #4]
 800d618:	6812      	ldr	r2, [r2, #0]
 800d61a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d61e:	f023 0301 	bic.w	r3, r3, #1
 800d622:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	6a1b      	ldr	r3, [r3, #32]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d007      	beq.n	800d63c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d62c:	4b08      	ldr	r3, [pc, #32]	@ (800d650 <HAL_PCD_ResumeCallback+0x4c>)
 800d62e:	691b      	ldr	r3, [r3, #16]
 800d630:	4a07      	ldr	r2, [pc, #28]	@ (800d650 <HAL_PCD_ResumeCallback+0x4c>)
 800d632:	f023 0306 	bic.w	r3, r3, #6
 800d636:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d638:	f000 faf6 	bl	800dc28 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d642:	4618      	mov	r0, r3
 800d644:	f7fe fc5d 	bl	800bf02 <USBD_LL_Resume>
}
 800d648:	bf00      	nop
 800d64a:	3708      	adds	r7, #8
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}
 800d650:	e000ed00 	.word	0xe000ed00

0800d654 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b082      	sub	sp, #8
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	460b      	mov	r3, r1
 800d65e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d666:	78fa      	ldrb	r2, [r7, #3]
 800d668:	4611      	mov	r1, r2
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7fe fcb3 	bl	800bfd6 <USBD_LL_IsoOUTIncomplete>
}
 800d670:	bf00      	nop
 800d672:	3708      	adds	r7, #8
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}

0800d678 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b082      	sub	sp, #8
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	460b      	mov	r3, r1
 800d682:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d68a:	78fa      	ldrb	r2, [r7, #3]
 800d68c:	4611      	mov	r1, r2
 800d68e:	4618      	mov	r0, r3
 800d690:	f7fe fc6f 	bl	800bf72 <USBD_LL_IsoINIncomplete>
}
 800d694:	bf00      	nop
 800d696:	3708      	adds	r7, #8
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b082      	sub	sp, #8
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fe fcc5 	bl	800c03a <USBD_LL_DevConnected>
}
 800d6b0:	bf00      	nop
 800d6b2:	3708      	adds	r7, #8
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f7fe fcc2 	bl	800c050 <USBD_LL_DevDisconnected>
}
 800d6cc:	bf00      	nop
 800d6ce:	3708      	adds	r7, #8
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b082      	sub	sp, #8
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d13c      	bne.n	800d75e <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d6e4:	4a20      	ldr	r2, [pc, #128]	@ (800d768 <USBD_LL_Init+0x94>)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	4a1e      	ldr	r2, [pc, #120]	@ (800d768 <USBD_LL_Init+0x94>)
 800d6f0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d6f4:	4b1c      	ldr	r3, [pc, #112]	@ (800d768 <USBD_LL_Init+0x94>)
 800d6f6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d6fa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800d6fc:	4b1a      	ldr	r3, [pc, #104]	@ (800d768 <USBD_LL_Init+0x94>)
 800d6fe:	2206      	movs	r2, #6
 800d700:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d702:	4b19      	ldr	r3, [pc, #100]	@ (800d768 <USBD_LL_Init+0x94>)
 800d704:	2202      	movs	r2, #2
 800d706:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d708:	4b17      	ldr	r3, [pc, #92]	@ (800d768 <USBD_LL_Init+0x94>)
 800d70a:	2202      	movs	r2, #2
 800d70c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d70e:	4b16      	ldr	r3, [pc, #88]	@ (800d768 <USBD_LL_Init+0x94>)
 800d710:	2200      	movs	r2, #0
 800d712:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d714:	4b14      	ldr	r3, [pc, #80]	@ (800d768 <USBD_LL_Init+0x94>)
 800d716:	2200      	movs	r2, #0
 800d718:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d71a:	4b13      	ldr	r3, [pc, #76]	@ (800d768 <USBD_LL_Init+0x94>)
 800d71c:	2200      	movs	r2, #0
 800d71e:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800d720:	4b11      	ldr	r3, [pc, #68]	@ (800d768 <USBD_LL_Init+0x94>)
 800d722:	2200      	movs	r2, #0
 800d724:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d726:	4b10      	ldr	r3, [pc, #64]	@ (800d768 <USBD_LL_Init+0x94>)
 800d728:	2200      	movs	r2, #0
 800d72a:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d72c:	4b0e      	ldr	r3, [pc, #56]	@ (800d768 <USBD_LL_Init+0x94>)
 800d72e:	2200      	movs	r2, #0
 800d730:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d732:	480d      	ldr	r0, [pc, #52]	@ (800d768 <USBD_LL_Init+0x94>)
 800d734:	f7f6 fd20 	bl	8004178 <HAL_PCD_Init>
 800d738:	4603      	mov	r3, r0
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d001      	beq.n	800d742 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d73e:	f7f3 fed8 	bl	80014f2 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d742:	2180      	movs	r1, #128	@ 0x80
 800d744:	4808      	ldr	r0, [pc, #32]	@ (800d768 <USBD_LL_Init+0x94>)
 800d746:	f7f7 fe8a 	bl	800545e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d74a:	2240      	movs	r2, #64	@ 0x40
 800d74c:	2100      	movs	r1, #0
 800d74e:	4806      	ldr	r0, [pc, #24]	@ (800d768 <USBD_LL_Init+0x94>)
 800d750:	f7f7 fe3e 	bl	80053d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d754:	2280      	movs	r2, #128	@ 0x80
 800d756:	2101      	movs	r1, #1
 800d758:	4803      	ldr	r0, [pc, #12]	@ (800d768 <USBD_LL_Init+0x94>)
 800d75a:	f7f7 fe39 	bl	80053d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d75e:	2300      	movs	r3, #0
}
 800d760:	4618      	mov	r0, r3
 800d762:	3708      	adds	r7, #8
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}
 800d768:	20004e78 	.word	0x20004e78

0800d76c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	b084      	sub	sp, #16
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d774:	2300      	movs	r3, #0
 800d776:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d778:	2300      	movs	r3, #0
 800d77a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d782:	4618      	mov	r0, r3
 800d784:	f7f6 fe1c 	bl	80043c0 <HAL_PCD_Start>
 800d788:	4603      	mov	r3, r0
 800d78a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d78c:	7bbb      	ldrb	r3, [r7, #14]
 800d78e:	2b03      	cmp	r3, #3
 800d790:	d816      	bhi.n	800d7c0 <USBD_LL_Start+0x54>
 800d792:	a201      	add	r2, pc, #4	@ (adr r2, 800d798 <USBD_LL_Start+0x2c>)
 800d794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d798:	0800d7a9 	.word	0x0800d7a9
 800d79c:	0800d7af 	.word	0x0800d7af
 800d7a0:	0800d7b5 	.word	0x0800d7b5
 800d7a4:	0800d7bb 	.word	0x0800d7bb
    case HAL_OK :
      usb_status = USBD_OK;
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	73fb      	strb	r3, [r7, #15]
    break;
 800d7ac:	e00b      	b.n	800d7c6 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7ae:	2303      	movs	r3, #3
 800d7b0:	73fb      	strb	r3, [r7, #15]
    break;
 800d7b2:	e008      	b.n	800d7c6 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	73fb      	strb	r3, [r7, #15]
    break;
 800d7b8:	e005      	b.n	800d7c6 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d7ba:	2303      	movs	r3, #3
 800d7bc:	73fb      	strb	r3, [r7, #15]
    break;
 800d7be:	e002      	b.n	800d7c6 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800d7c0:	2303      	movs	r3, #3
 800d7c2:	73fb      	strb	r3, [r7, #15]
    break;
 800d7c4:	bf00      	nop
  }
  return usb_status;
 800d7c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	3710      	adds	r7, #16
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bd80      	pop	{r7, pc}

0800d7d0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b084      	sub	sp, #16
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	4608      	mov	r0, r1
 800d7da:	4611      	mov	r1, r2
 800d7dc:	461a      	mov	r2, r3
 800d7de:	4603      	mov	r3, r0
 800d7e0:	70fb      	strb	r3, [r7, #3]
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	70bb      	strb	r3, [r7, #2]
 800d7e6:	4613      	mov	r3, r2
 800d7e8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d7f8:	78bb      	ldrb	r3, [r7, #2]
 800d7fa:	883a      	ldrh	r2, [r7, #0]
 800d7fc:	78f9      	ldrb	r1, [r7, #3]
 800d7fe:	f7f7 fac6 	bl	8004d8e <HAL_PCD_EP_Open>
 800d802:	4603      	mov	r3, r0
 800d804:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d806:	7bbb      	ldrb	r3, [r7, #14]
 800d808:	2b03      	cmp	r3, #3
 800d80a:	d817      	bhi.n	800d83c <USBD_LL_OpenEP+0x6c>
 800d80c:	a201      	add	r2, pc, #4	@ (adr r2, 800d814 <USBD_LL_OpenEP+0x44>)
 800d80e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d812:	bf00      	nop
 800d814:	0800d825 	.word	0x0800d825
 800d818:	0800d82b 	.word	0x0800d82b
 800d81c:	0800d831 	.word	0x0800d831
 800d820:	0800d837 	.word	0x0800d837
    case HAL_OK :
      usb_status = USBD_OK;
 800d824:	2300      	movs	r3, #0
 800d826:	73fb      	strb	r3, [r7, #15]
    break;
 800d828:	e00b      	b.n	800d842 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d82a:	2303      	movs	r3, #3
 800d82c:	73fb      	strb	r3, [r7, #15]
    break;
 800d82e:	e008      	b.n	800d842 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d830:	2301      	movs	r3, #1
 800d832:	73fb      	strb	r3, [r7, #15]
    break;
 800d834:	e005      	b.n	800d842 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d836:	2303      	movs	r3, #3
 800d838:	73fb      	strb	r3, [r7, #15]
    break;
 800d83a:	e002      	b.n	800d842 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d83c:	2303      	movs	r3, #3
 800d83e:	73fb      	strb	r3, [r7, #15]
    break;
 800d840:	bf00      	nop
  }
  return usb_status;
 800d842:	7bfb      	ldrb	r3, [r7, #15]
}
 800d844:	4618      	mov	r0, r3
 800d846:	3710      	adds	r7, #16
 800d848:	46bd      	mov	sp, r7
 800d84a:	bd80      	pop	{r7, pc}

0800d84c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b084      	sub	sp, #16
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	460b      	mov	r3, r1
 800d856:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d858:	2300      	movs	r3, #0
 800d85a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d85c:	2300      	movs	r3, #0
 800d85e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d866:	78fa      	ldrb	r2, [r7, #3]
 800d868:	4611      	mov	r1, r2
 800d86a:	4618      	mov	r0, r3
 800d86c:	f7f7 faf7 	bl	8004e5e <HAL_PCD_EP_Close>
 800d870:	4603      	mov	r3, r0
 800d872:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d874:	7bbb      	ldrb	r3, [r7, #14]
 800d876:	2b03      	cmp	r3, #3
 800d878:	d816      	bhi.n	800d8a8 <USBD_LL_CloseEP+0x5c>
 800d87a:	a201      	add	r2, pc, #4	@ (adr r2, 800d880 <USBD_LL_CloseEP+0x34>)
 800d87c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d880:	0800d891 	.word	0x0800d891
 800d884:	0800d897 	.word	0x0800d897
 800d888:	0800d89d 	.word	0x0800d89d
 800d88c:	0800d8a3 	.word	0x0800d8a3
    case HAL_OK :
      usb_status = USBD_OK;
 800d890:	2300      	movs	r3, #0
 800d892:	73fb      	strb	r3, [r7, #15]
    break;
 800d894:	e00b      	b.n	800d8ae <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d896:	2303      	movs	r3, #3
 800d898:	73fb      	strb	r3, [r7, #15]
    break;
 800d89a:	e008      	b.n	800d8ae <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d89c:	2301      	movs	r3, #1
 800d89e:	73fb      	strb	r3, [r7, #15]
    break;
 800d8a0:	e005      	b.n	800d8ae <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d8a2:	2303      	movs	r3, #3
 800d8a4:	73fb      	strb	r3, [r7, #15]
    break;
 800d8a6:	e002      	b.n	800d8ae <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d8a8:	2303      	movs	r3, #3
 800d8aa:	73fb      	strb	r3, [r7, #15]
    break;
 800d8ac:	bf00      	nop
  }
  return usb_status;
 800d8ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	3710      	adds	r7, #16
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}

0800d8b8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b084      	sub	sp, #16
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
 800d8c0:	460b      	mov	r3, r1
 800d8c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8d2:	78fa      	ldrb	r2, [r7, #3]
 800d8d4:	4611      	mov	r1, r2
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7f7 fb86 	bl	8004fe8 <HAL_PCD_EP_SetStall>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d8e0:	7bbb      	ldrb	r3, [r7, #14]
 800d8e2:	2b03      	cmp	r3, #3
 800d8e4:	d816      	bhi.n	800d914 <USBD_LL_StallEP+0x5c>
 800d8e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d8ec <USBD_LL_StallEP+0x34>)
 800d8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8ec:	0800d8fd 	.word	0x0800d8fd
 800d8f0:	0800d903 	.word	0x0800d903
 800d8f4:	0800d909 	.word	0x0800d909
 800d8f8:	0800d90f 	.word	0x0800d90f
    case HAL_OK :
      usb_status = USBD_OK;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d900:	e00b      	b.n	800d91a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d902:	2303      	movs	r3, #3
 800d904:	73fb      	strb	r3, [r7, #15]
    break;
 800d906:	e008      	b.n	800d91a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d908:	2301      	movs	r3, #1
 800d90a:	73fb      	strb	r3, [r7, #15]
    break;
 800d90c:	e005      	b.n	800d91a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d90e:	2303      	movs	r3, #3
 800d910:	73fb      	strb	r3, [r7, #15]
    break;
 800d912:	e002      	b.n	800d91a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d914:	2303      	movs	r3, #3
 800d916:	73fb      	strb	r3, [r7, #15]
    break;
 800d918:	bf00      	nop
  }
  return usb_status;
 800d91a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	3710      	adds	r7, #16
 800d920:	46bd      	mov	sp, r7
 800d922:	bd80      	pop	{r7, pc}

0800d924 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b084      	sub	sp, #16
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
 800d92c:	460b      	mov	r3, r1
 800d92e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d930:	2300      	movs	r3, #0
 800d932:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d934:	2300      	movs	r3, #0
 800d936:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d93e:	78fa      	ldrb	r2, [r7, #3]
 800d940:	4611      	mov	r1, r2
 800d942:	4618      	mov	r0, r3
 800d944:	f7f7 fbb2 	bl	80050ac <HAL_PCD_EP_ClrStall>
 800d948:	4603      	mov	r3, r0
 800d94a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d94c:	7bbb      	ldrb	r3, [r7, #14]
 800d94e:	2b03      	cmp	r3, #3
 800d950:	d816      	bhi.n	800d980 <USBD_LL_ClearStallEP+0x5c>
 800d952:	a201      	add	r2, pc, #4	@ (adr r2, 800d958 <USBD_LL_ClearStallEP+0x34>)
 800d954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d958:	0800d969 	.word	0x0800d969
 800d95c:	0800d96f 	.word	0x0800d96f
 800d960:	0800d975 	.word	0x0800d975
 800d964:	0800d97b 	.word	0x0800d97b
    case HAL_OK :
      usb_status = USBD_OK;
 800d968:	2300      	movs	r3, #0
 800d96a:	73fb      	strb	r3, [r7, #15]
    break;
 800d96c:	e00b      	b.n	800d986 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d96e:	2303      	movs	r3, #3
 800d970:	73fb      	strb	r3, [r7, #15]
    break;
 800d972:	e008      	b.n	800d986 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d974:	2301      	movs	r3, #1
 800d976:	73fb      	strb	r3, [r7, #15]
    break;
 800d978:	e005      	b.n	800d986 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d97a:	2303      	movs	r3, #3
 800d97c:	73fb      	strb	r3, [r7, #15]
    break;
 800d97e:	e002      	b.n	800d986 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d980:	2303      	movs	r3, #3
 800d982:	73fb      	strb	r3, [r7, #15]
    break;
 800d984:	bf00      	nop
  }
  return usb_status;
 800d986:	7bfb      	ldrb	r3, [r7, #15]
}
 800d988:	4618      	mov	r0, r3
 800d98a:	3710      	adds	r7, #16
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d990:	b480      	push	{r7}
 800d992:	b085      	sub	sp, #20
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	460b      	mov	r3, r1
 800d99a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d9a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d9a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	da0b      	bge.n	800d9c4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d9ac:	78fb      	ldrb	r3, [r7, #3]
 800d9ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d9b2:	68f9      	ldr	r1, [r7, #12]
 800d9b4:	4613      	mov	r3, r2
 800d9b6:	00db      	lsls	r3, r3, #3
 800d9b8:	4413      	add	r3, r2
 800d9ba:	009b      	lsls	r3, r3, #2
 800d9bc:	440b      	add	r3, r1
 800d9be:	333e      	adds	r3, #62	@ 0x3e
 800d9c0:	781b      	ldrb	r3, [r3, #0]
 800d9c2:	e00b      	b.n	800d9dc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d9c4:	78fb      	ldrb	r3, [r7, #3]
 800d9c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d9ca:	68f9      	ldr	r1, [r7, #12]
 800d9cc:	4613      	mov	r3, r2
 800d9ce:	00db      	lsls	r3, r3, #3
 800d9d0:	4413      	add	r3, r2
 800d9d2:	009b      	lsls	r3, r3, #2
 800d9d4:	440b      	add	r3, r1
 800d9d6:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800d9da:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	3714      	adds	r7, #20
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr

0800d9e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	460b      	mov	r3, r1
 800d9f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da02:	78fa      	ldrb	r2, [r7, #3]
 800da04:	4611      	mov	r1, r2
 800da06:	4618      	mov	r0, r3
 800da08:	f7f7 f99c 	bl	8004d44 <HAL_PCD_SetAddress>
 800da0c:	4603      	mov	r3, r0
 800da0e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800da10:	7bbb      	ldrb	r3, [r7, #14]
 800da12:	2b03      	cmp	r3, #3
 800da14:	d816      	bhi.n	800da44 <USBD_LL_SetUSBAddress+0x5c>
 800da16:	a201      	add	r2, pc, #4	@ (adr r2, 800da1c <USBD_LL_SetUSBAddress+0x34>)
 800da18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da1c:	0800da2d 	.word	0x0800da2d
 800da20:	0800da33 	.word	0x0800da33
 800da24:	0800da39 	.word	0x0800da39
 800da28:	0800da3f 	.word	0x0800da3f
    case HAL_OK :
      usb_status = USBD_OK;
 800da2c:	2300      	movs	r3, #0
 800da2e:	73fb      	strb	r3, [r7, #15]
    break;
 800da30:	e00b      	b.n	800da4a <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800da32:	2303      	movs	r3, #3
 800da34:	73fb      	strb	r3, [r7, #15]
    break;
 800da36:	e008      	b.n	800da4a <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800da38:	2301      	movs	r3, #1
 800da3a:	73fb      	strb	r3, [r7, #15]
    break;
 800da3c:	e005      	b.n	800da4a <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800da3e:	2303      	movs	r3, #3
 800da40:	73fb      	strb	r3, [r7, #15]
    break;
 800da42:	e002      	b.n	800da4a <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800da44:	2303      	movs	r3, #3
 800da46:	73fb      	strb	r3, [r7, #15]
    break;
 800da48:	bf00      	nop
  }
  return usb_status;
 800da4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da4c:	4618      	mov	r0, r3
 800da4e:	3710      	adds	r7, #16
 800da50:	46bd      	mov	sp, r7
 800da52:	bd80      	pop	{r7, pc}

0800da54 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b086      	sub	sp, #24
 800da58:	af00      	add	r7, sp, #0
 800da5a:	60f8      	str	r0, [r7, #12]
 800da5c:	607a      	str	r2, [r7, #4]
 800da5e:	603b      	str	r3, [r7, #0]
 800da60:	460b      	mov	r3, r1
 800da62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da64:	2300      	movs	r3, #0
 800da66:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da68:	2300      	movs	r3, #0
 800da6a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800da72:	7af9      	ldrb	r1, [r7, #11]
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	687a      	ldr	r2, [r7, #4]
 800da78:	f7f7 fa85 	bl	8004f86 <HAL_PCD_EP_Transmit>
 800da7c:	4603      	mov	r3, r0
 800da7e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800da80:	7dbb      	ldrb	r3, [r7, #22]
 800da82:	2b03      	cmp	r3, #3
 800da84:	d816      	bhi.n	800dab4 <USBD_LL_Transmit+0x60>
 800da86:	a201      	add	r2, pc, #4	@ (adr r2, 800da8c <USBD_LL_Transmit+0x38>)
 800da88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da8c:	0800da9d 	.word	0x0800da9d
 800da90:	0800daa3 	.word	0x0800daa3
 800da94:	0800daa9 	.word	0x0800daa9
 800da98:	0800daaf 	.word	0x0800daaf
    case HAL_OK :
      usb_status = USBD_OK;
 800da9c:	2300      	movs	r3, #0
 800da9e:	75fb      	strb	r3, [r7, #23]
    break;
 800daa0:	e00b      	b.n	800daba <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800daa2:	2303      	movs	r3, #3
 800daa4:	75fb      	strb	r3, [r7, #23]
    break;
 800daa6:	e008      	b.n	800daba <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800daa8:	2301      	movs	r3, #1
 800daaa:	75fb      	strb	r3, [r7, #23]
    break;
 800daac:	e005      	b.n	800daba <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800daae:	2303      	movs	r3, #3
 800dab0:	75fb      	strb	r3, [r7, #23]
    break;
 800dab2:	e002      	b.n	800daba <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800dab4:	2303      	movs	r3, #3
 800dab6:	75fb      	strb	r3, [r7, #23]
    break;
 800dab8:	bf00      	nop
  }
  return usb_status;
 800daba:	7dfb      	ldrb	r3, [r7, #23]
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	3718      	adds	r7, #24
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bd80      	pop	{r7, pc}

0800dac4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b086      	sub	sp, #24
 800dac8:	af00      	add	r7, sp, #0
 800daca:	60f8      	str	r0, [r7, #12]
 800dacc:	607a      	str	r2, [r7, #4]
 800dace:	603b      	str	r3, [r7, #0]
 800dad0:	460b      	mov	r3, r1
 800dad2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dad4:	2300      	movs	r3, #0
 800dad6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dad8:	2300      	movs	r3, #0
 800dada:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dae2:	7af9      	ldrb	r1, [r7, #11]
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	687a      	ldr	r2, [r7, #4]
 800dae8:	f7f7 fa03 	bl	8004ef2 <HAL_PCD_EP_Receive>
 800daec:	4603      	mov	r3, r0
 800daee:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800daf0:	7dbb      	ldrb	r3, [r7, #22]
 800daf2:	2b03      	cmp	r3, #3
 800daf4:	d816      	bhi.n	800db24 <USBD_LL_PrepareReceive+0x60>
 800daf6:	a201      	add	r2, pc, #4	@ (adr r2, 800dafc <USBD_LL_PrepareReceive+0x38>)
 800daf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dafc:	0800db0d 	.word	0x0800db0d
 800db00:	0800db13 	.word	0x0800db13
 800db04:	0800db19 	.word	0x0800db19
 800db08:	0800db1f 	.word	0x0800db1f
    case HAL_OK :
      usb_status = USBD_OK;
 800db0c:	2300      	movs	r3, #0
 800db0e:	75fb      	strb	r3, [r7, #23]
    break;
 800db10:	e00b      	b.n	800db2a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800db12:	2303      	movs	r3, #3
 800db14:	75fb      	strb	r3, [r7, #23]
    break;
 800db16:	e008      	b.n	800db2a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800db18:	2301      	movs	r3, #1
 800db1a:	75fb      	strb	r3, [r7, #23]
    break;
 800db1c:	e005      	b.n	800db2a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800db1e:	2303      	movs	r3, #3
 800db20:	75fb      	strb	r3, [r7, #23]
    break;
 800db22:	e002      	b.n	800db2a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800db24:	2303      	movs	r3, #3
 800db26:	75fb      	strb	r3, [r7, #23]
    break;
 800db28:	bf00      	nop
  }
  return usb_status;
 800db2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	3718      	adds	r7, #24
 800db30:	46bd      	mov	sp, r7
 800db32:	bd80      	pop	{r7, pc}

0800db34 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b082      	sub	sp, #8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
 800db3c:	460b      	mov	r3, r1
 800db3e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800db46:	78fa      	ldrb	r2, [r7, #3]
 800db48:	4611      	mov	r1, r2
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7f7 fa03 	bl	8004f56 <HAL_PCD_EP_GetRxCount>
 800db50:	4603      	mov	r3, r0
}
 800db52:	4618      	mov	r0, r3
 800db54:	3708      	adds	r7, #8
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
	...

0800db5c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	460b      	mov	r3, r1
 800db66:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800db68:	78fb      	ldrb	r3, [r7, #3]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d002      	beq.n	800db74 <HAL_PCDEx_LPM_Callback+0x18>
 800db6e:	2b01      	cmp	r3, #1
 800db70:	d01f      	beq.n	800dbb2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800db72:	e03b      	b.n	800dbec <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6a1b      	ldr	r3, [r3, #32]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d007      	beq.n	800db8c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800db7c:	f000 f854 	bl	800dc28 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800db80:	4b1c      	ldr	r3, [pc, #112]	@ (800dbf4 <HAL_PCDEx_LPM_Callback+0x98>)
 800db82:	691b      	ldr	r3, [r3, #16]
 800db84:	4a1b      	ldr	r2, [pc, #108]	@ (800dbf4 <HAL_PCDEx_LPM_Callback+0x98>)
 800db86:	f023 0306 	bic.w	r3, r3, #6
 800db8a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	687a      	ldr	r2, [r7, #4]
 800db98:	6812      	ldr	r2, [r2, #0]
 800db9a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db9e:	f023 0301 	bic.w	r3, r3, #1
 800dba2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f7fe f9a9 	bl	800bf02 <USBD_LL_Resume>
    break;
 800dbb0:	e01c      	b.n	800dbec <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	687a      	ldr	r2, [r7, #4]
 800dbbe:	6812      	ldr	r2, [r2, #0]
 800dbc0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dbc4:	f043 0301 	orr.w	r3, r3, #1
 800dbc8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	f7fe f97a 	bl	800beca <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6a1b      	ldr	r3, [r3, #32]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d005      	beq.n	800dbea <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dbde:	4b05      	ldr	r3, [pc, #20]	@ (800dbf4 <HAL_PCDEx_LPM_Callback+0x98>)
 800dbe0:	691b      	ldr	r3, [r3, #16]
 800dbe2:	4a04      	ldr	r2, [pc, #16]	@ (800dbf4 <HAL_PCDEx_LPM_Callback+0x98>)
 800dbe4:	f043 0306 	orr.w	r3, r3, #6
 800dbe8:	6113      	str	r3, [r2, #16]
    break;
 800dbea:	bf00      	nop
}
 800dbec:	bf00      	nop
 800dbee:	3708      	adds	r7, #8
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}
 800dbf4:	e000ed00 	.word	0xe000ed00

0800dbf8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dbf8:	b480      	push	{r7}
 800dbfa:	b083      	sub	sp, #12
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dc00:	4b03      	ldr	r3, [pc, #12]	@ (800dc10 <USBD_static_malloc+0x18>)
}
 800dc02:	4618      	mov	r0, r3
 800dc04:	370c      	adds	r7, #12
 800dc06:	46bd      	mov	sp, r7
 800dc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0c:	4770      	bx	lr
 800dc0e:	bf00      	nop
 800dc10:	20005384 	.word	0x20005384

0800dc14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dc14:	b480      	push	{r7}
 800dc16:	b083      	sub	sp, #12
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]

}
 800dc1c:	bf00      	nop
 800dc1e:	370c      	adds	r7, #12
 800dc20:	46bd      	mov	sp, r7
 800dc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc26:	4770      	bx	lr

0800dc28 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dc2c:	f7f3 fc0e 	bl	800144c <SystemClock_Config>
}
 800dc30:	bf00      	nop
 800dc32:	bd80      	pop	{r7, pc}

0800dc34 <memset>:
 800dc34:	4402      	add	r2, r0
 800dc36:	4603      	mov	r3, r0
 800dc38:	4293      	cmp	r3, r2
 800dc3a:	d100      	bne.n	800dc3e <memset+0xa>
 800dc3c:	4770      	bx	lr
 800dc3e:	f803 1b01 	strb.w	r1, [r3], #1
 800dc42:	e7f9      	b.n	800dc38 <memset+0x4>

0800dc44 <__libc_init_array>:
 800dc44:	b570      	push	{r4, r5, r6, lr}
 800dc46:	4d0d      	ldr	r5, [pc, #52]	@ (800dc7c <__libc_init_array+0x38>)
 800dc48:	4c0d      	ldr	r4, [pc, #52]	@ (800dc80 <__libc_init_array+0x3c>)
 800dc4a:	1b64      	subs	r4, r4, r5
 800dc4c:	10a4      	asrs	r4, r4, #2
 800dc4e:	2600      	movs	r6, #0
 800dc50:	42a6      	cmp	r6, r4
 800dc52:	d109      	bne.n	800dc68 <__libc_init_array+0x24>
 800dc54:	4d0b      	ldr	r5, [pc, #44]	@ (800dc84 <__libc_init_array+0x40>)
 800dc56:	4c0c      	ldr	r4, [pc, #48]	@ (800dc88 <__libc_init_array+0x44>)
 800dc58:	f000 f826 	bl	800dca8 <_init>
 800dc5c:	1b64      	subs	r4, r4, r5
 800dc5e:	10a4      	asrs	r4, r4, #2
 800dc60:	2600      	movs	r6, #0
 800dc62:	42a6      	cmp	r6, r4
 800dc64:	d105      	bne.n	800dc72 <__libc_init_array+0x2e>
 800dc66:	bd70      	pop	{r4, r5, r6, pc}
 800dc68:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc6c:	4798      	blx	r3
 800dc6e:	3601      	adds	r6, #1
 800dc70:	e7ee      	b.n	800dc50 <__libc_init_array+0xc>
 800dc72:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc76:	4798      	blx	r3
 800dc78:	3601      	adds	r6, #1
 800dc7a:	e7f2      	b.n	800dc62 <__libc_init_array+0x1e>
 800dc7c:	0800dd80 	.word	0x0800dd80
 800dc80:	0800dd80 	.word	0x0800dd80
 800dc84:	0800dd80 	.word	0x0800dd80
 800dc88:	0800dd84 	.word	0x0800dd84

0800dc8c <memcpy>:
 800dc8c:	440a      	add	r2, r1
 800dc8e:	4291      	cmp	r1, r2
 800dc90:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dc94:	d100      	bne.n	800dc98 <memcpy+0xc>
 800dc96:	4770      	bx	lr
 800dc98:	b510      	push	{r4, lr}
 800dc9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dca2:	4291      	cmp	r1, r2
 800dca4:	d1f9      	bne.n	800dc9a <memcpy+0xe>
 800dca6:	bd10      	pop	{r4, pc}

0800dca8 <_init>:
 800dca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcaa:	bf00      	nop
 800dcac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcae:	bc08      	pop	{r3}
 800dcb0:	469e      	mov	lr, r3
 800dcb2:	4770      	bx	lr

0800dcb4 <_fini>:
 800dcb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcb6:	bf00      	nop
 800dcb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcba:	bc08      	pop	{r3}
 800dcbc:	469e      	mov	lr, r3
 800dcbe:	4770      	bx	lr
