<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gumbo: ulp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gumbo
   &#160;<span id="projectnumber">{{VERSION}}</span>
   </div>
   <div id="projectbrief">A C library for parsing HTML.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5c982d53a68cdbcd421152b4020263a9.html">main</a></li><li class="navelem"><a class="el" href="dir_bad007344d42f4b5340fab5412b591e5.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ulp.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2016-2018 Espressif Systems (Shanghai) PTE LTD</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// You may obtain a copy of the License at</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// limitations under the License.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;esp_err.h&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;soc/soc.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define ULP_FSM_PREPARE_SLEEP_CYCLES 2    </span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define ULP_FSM_WAKEUP_SLEEP_CYCLES  2    </span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group__ulp__registers.html#ga30ab9da60435727bc80839d416461b8f">   35</a></span>&#160;<span class="preprocessor">#define R0 0    </span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group__ulp__registers.html#ga918f64eb53db8e8dc694f36a87646476">   36</a></span>&#160;<span class="preprocessor">#define R1 1    </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group__ulp__registers.html#ga7a255a2815b9453060f51c6eb22cfed8">   37</a></span>&#160;<span class="preprocessor">#define R2 2    </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group__ulp__registers.html#ga48c945e21828118c1d6fab15405b7fca">   38</a></span>&#160;<span class="preprocessor">#define R3 3    </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga1734e65414a1e1e60701da9ca8e57326">   49</a></span>&#160;<span class="preprocessor">#define OPCODE_WR_REG 1         </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga1bccfc71921e48d161b0b44ad24a7936">   51</a></span>&#160;<span class="preprocessor">#define OPCODE_RD_REG 2         </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga2404ccb9db5f3ccab0b54858df7b79a7">   53</a></span>&#160;<span class="preprocessor">#define RD_REG_PERIPH_RTC_CNTL 0    </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga0399727302ddd4b356afea74b4eaa8fe">   54</a></span>&#160;<span class="preprocessor">#define RD_REG_PERIPH_RTC_IO   1    </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaf68e6389eafa572bac95d2c2608195cb">   55</a></span>&#160;<span class="preprocessor">#define RD_REG_PERIPH_SENS     2    </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga1d66307549244f40568765fa8efdd82d">   56</a></span>&#160;<span class="preprocessor">#define RD_REG_PERIPH_RTC_I2C  3    </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gad8d8a3861ddaae2c97ef5b27ada93ed1">   58</a></span>&#160;<span class="preprocessor">#define OPCODE_I2C 3            </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga9c1a205ab1aeb698f1536e5ff9cf5b75">   60</a></span>&#160;<span class="preprocessor">#define OPCODE_DELAY 4          </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga7a69d74762dab3e6dbb91aeb86bad4c8">   62</a></span>&#160;<span class="preprocessor">#define OPCODE_ADC 5            </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gae7a3cec06a3043e00877672c491e963c">   64</a></span>&#160;<span class="preprocessor">#define OPCODE_ST 6             </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga023799a03d479717e367a48d31f5bd04">   65</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_ST 4         </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga6b3880e46bf440bfb734d715502eb9c8">   67</a></span>&#160;<span class="preprocessor">#define OPCODE_ALU 7            </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gadfe2873a10bf29a68aec0949512dd086">   68</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_ALU_REG 0    </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga1329375cfbb6ebf4dfafb2e9a100a4dc">   69</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_ALU_IMM 1    </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga813d817f129ae5e048156c0ebef7f221">   70</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_ALU_CNT 2    </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaaf1e27be5ccbfdf032d4fc1764dad680">   71</a></span>&#160;<span class="preprocessor">#define ALU_SEL_ADD 0           </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gae683025fdcfa78081e273e3a077b87f7">   72</a></span>&#160;<span class="preprocessor">#define ALU_SEL_SUB 1           </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaeae5a5d3773bd2ecb3aa8d275cac8ff9">   73</a></span>&#160;<span class="preprocessor">#define ALU_SEL_AND 2           </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga1fa9d1f9acca361addbdc95f9e94323e">   74</a></span>&#160;<span class="preprocessor">#define ALU_SEL_OR  3           </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaf43710e197656ef4aa44f854ad5542fa">   75</a></span>&#160;<span class="preprocessor">#define ALU_SEL_MOV 4           </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga11ed08867459a8045f9a3a50f150dfc7">   76</a></span>&#160;<span class="preprocessor">#define ALU_SEL_LSH 5           </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga9f58582add111ac1a199d38d90e2acea">   77</a></span>&#160;<span class="preprocessor">#define ALU_SEL_RSH 6           </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaa368b2be5bd482b7b59d9343befd5952">   79</a></span>&#160;<span class="preprocessor">#define OPCODE_BRANCH 8         </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga621c51bda2a834d1fbcad865a8c469a5">   80</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_BX  0        </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gae6f8080a38d4600d0aad9b0e325626bd">   81</a></span>&#160;<span class="preprocessor">#define BX_JUMP_TYPE_DIRECT 0   </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga99312ea5229dd2c7a7c7041d79737799">   82</a></span>&#160;<span class="preprocessor">#define BX_JUMP_TYPE_ZERO 1     </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gae37bb11313859d9523aeff93cccf7b42">   83</a></span>&#160;<span class="preprocessor">#define BX_JUMP_TYPE_OVF 2      </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga726bebe51a674189ce8086041f931e31">   84</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_B  1         </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gae19865aa1e3f7f174a96ce2e4a5f53f0">   85</a></span>&#160;<span class="preprocessor">#define B_CMP_L 0               </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga7a99e38a0cb3ead3db087455f89ccc3c">   86</a></span>&#160;<span class="preprocessor">#define B_CMP_GE 1              </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gacde3a60ffe5c653abf2193469a6203f5">   88</a></span>&#160;<span class="preprocessor">#define OPCODE_END 9            </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga356a7d875cfb7783deb3c5d273da6967">   89</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_END 0        </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga0005d08eebbca3381b8c16b4136c7d34">   90</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_SLEEP 1      </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga230bee1a4f617b8256b05be6f26dbda6">   92</a></span>&#160;<span class="preprocessor">#define OPCODE_TSENS 10         </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga18d23aa56c3a94db2174fb0b4e682f27">   94</a></span>&#160;<span class="preprocessor">#define OPCODE_HALT 11          </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga12771ce79843e892f1d1f5d19096be75">   96</a></span>&#160;<span class="preprocessor">#define OPCODE_LD 13            </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaf6019bddca278bc3e86d541375497de5">   98</a></span>&#160;<span class="preprocessor">#define OPCODE_MACRO 15         </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gaf7c15b913de4f127128427345f0e46b2">   99</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_MACRO_LABEL 0    </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga0845bc8fafa862ec2a969c4c23f695ae">  100</a></span>&#160;<span class="preprocessor">#define SUB_OPCODE_MACRO_BRANCH 1   </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga9fd342707859b511e21201874bcf9fc7">  104</a></span>&#160;<span class="preprocessor">#define ESP_ERR_ULP_BASE                0x1200                  </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#gad6b47fb36fbddf27964436f965d20391">  105</a></span>&#160;<span class="preprocessor">#define ESP_ERR_ULP_SIZE_TOO_BIG        (ESP_ERR_ULP_BASE + 1)  </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga8c605d5c9fd40d9a7a68824a3a707b93">  106</a></span>&#160;<span class="preprocessor">#define ESP_ERR_ULP_INVALID_LOAD_ADDR   (ESP_ERR_ULP_BASE + 2)  </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga9fdfca0fa7a107d5f8a0750c7e017bee">  107</a></span>&#160;<span class="preprocessor">#define ESP_ERR_ULP_DUPLICATE_LABEL     (ESP_ERR_ULP_BASE + 3)  </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga85b2a62956b07b3021129c60fb5a507a">  108</a></span>&#160;<span class="preprocessor">#define ESP_ERR_ULP_UNDEFINED_LABEL     (ESP_ERR_ULP_BASE + 4)  </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__ulp__opcodes.html#ga58661d53437e40d4f8319505dfbf23b7">  109</a></span>&#160;<span class="preprocessor">#define ESP_ERR_ULP_BRANCH_OUT_OF_RANGE (ESP_ERR_ULP_BASE + 5)  </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html">  127</a></span>&#160;<span class="preprocessor">typedef union {</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ae67199fb46e25f10a9c09c1b19e84f73">  130</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ae67199fb46e25f10a9c09c1b19e84f73">cycles</a> : 16;       </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">  131</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">unused</a> : 12;       </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">  132</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">opcode</a> : 4;        </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } delay;                        </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">  136</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">dreg</a> : 2;          </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">  137</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">sreg</a> : 2;          </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a4c4faf7e3aea4035321199a7ebd44fff">  138</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a4c4faf7e3aea4035321199a7ebd44fff">unused1</a> : 6;       </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a1d3476e1ced400c553a069c080512a93">  139</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a1d3476e1ced400c553a069c080512a93">offset</a> : 11;       </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a976dc183194a637d00bfab90df25c508">  140</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a976dc183194a637d00bfab90df25c508">unused2</a> : 4;       </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">  141</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">sub_opcode</a> : 3;    </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    } st;                           </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        uint32_t dreg : 2;          </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        uint32_t sreg : 2;          </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        uint32_t unused1 : 6;       </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        uint32_t offset : 11;       </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        uint32_t unused2 : 7;       </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    } ld;                           </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        uint32_t unused : 28;       </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    } halt;                         </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        uint32_t dreg : 2;          </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ad63920004ecaf9694faf0bd6b17eca84">  161</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ad63920004ecaf9694faf0bd6b17eca84">addr</a> : 11;         </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        uint32_t unused : 8;        </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a81a31ae1561c6c1c485c22db6bc2d3e5">  163</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a81a31ae1561c6c1c485c22db6bc2d3e5">reg</a> : 1;           </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a1100a249e10f7c3da0f1da973e977f22">  164</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a1100a249e10f7c3da0f1da973e977f22">type</a> : 3;          </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        uint32_t sub_opcode : 3;    </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    } bx;                           </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a438d6205fc4927912dfe296b66895589">  170</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a438d6205fc4927912dfe296b66895589">imm</a> : 16;          </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a46a25f03afb96983f46381c4b5ed11ee">  171</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a46a25f03afb96983f46381c4b5ed11ee">cmp</a> : 1;           </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        uint32_t offset : 7;        </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ad0efe34563a4d34047cd60cd4a287786">  173</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ad0efe34563a4d34047cd60cd4a287786">sign</a> : 1;          </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        uint32_t sub_opcode : 3;    </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    } b;                            </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        uint32_t dreg : 2;          </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        uint32_t sreg : 2;          </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a33e5e08bda16093bab2eda4892a86507">  181</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a33e5e08bda16093bab2eda4892a86507">treg</a> : 2;          </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        uint32_t unused : 15;       </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ab8a9946b6cebfabf4f65badcddbc32d5">  183</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ab8a9946b6cebfabf4f65badcddbc32d5">sel</a> : 4;           </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        uint32_t sub_opcode : 3;    </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    } alu_reg;                      </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        uint32_t dreg : 2;          </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        uint32_t sreg : 2;          </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        uint32_t imm : 16;          </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        uint32_t unused : 1;        </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        uint32_t sel : 4;           </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        uint32_t sub_opcode : 3;    </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    } alu_imm;                      </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        uint32_t addr : 8;          </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a9cfe41c7eb7a4306303802ce7d0b6ac2">  200</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a9cfe41c7eb7a4306303802ce7d0b6ac2">periph_sel</a> : 2;    </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ac08ce94198afbba05faf9608b8e16ae7">  201</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ac08ce94198afbba05faf9608b8e16ae7">data</a> : 8;          </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#af2132f34ac76a1a125ad6871faaf4a4d">  202</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#af2132f34ac76a1a125ad6871faaf4a4d">low</a> : 5;           </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a99a1d6816f5cfbff9514f3ee4f030498">  203</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a99a1d6816f5cfbff9514f3ee4f030498">high</a> : 5;          </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    } wr_reg;                       </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        uint32_t addr : 8;          </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        uint32_t periph_sel : 2;    </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        uint32_t unused : 8;        </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        uint32_t low : 5;           </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        uint32_t high : 5;          </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    } rd_reg;                       </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        uint32_t dreg : 2;          </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a1bda7f41120bc1f285b058ebfc652627">  218</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a1bda7f41120bc1f285b058ebfc652627">mux</a> : 4;           </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#acc3b94a3749efef0482cadc9c39c1da7">  219</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#acc3b94a3749efef0482cadc9c39c1da7">sar_sel</a> : 1;       </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        uint32_t unused1 : 1;       </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        uint32_t cycles : 16;       </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        uint32_t unused2 : 4;       </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        uint32_t opcode: 4;         </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    } adc;                          </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        uint32_t dreg : 2;          </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a3e4f62385457061506ba9daf52ad42bc">  228</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a3e4f62385457061506ba9daf52ad42bc">wait_delay</a>: 14;    </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ac95a3f2daf9f0eac5f6a14663e940dbb">  229</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ac95a3f2daf9f0eac5f6a14663e940dbb">reserved</a>: 12;      </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        uint32_t opcode: 4;         </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    } tsens;                        </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#abe0cbc41b5d6d4d43dde20c7bfafcaa3">  234</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#abe0cbc41b5d6d4d43dde20c7bfafcaa3">i2c_addr</a> : 8;      </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        uint32_t data : 8;          </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#ab0ef1a48ddd1c319e7a083eba6a62dab">  236</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#ab0ef1a48ddd1c319e7a083eba6a62dab">low_bits</a> : 3;      </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#abc2e6760d3abb204b27198250af09878">  237</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#abc2e6760d3abb204b27198250af09878">high_bits</a> : 3;     </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#aac16543f09b9d17bf5dd1d7990689bf0">  238</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#aac16543f09b9d17bf5dd1d7990689bf0">i2c_sel</a> : 4;       </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        uint32_t unused : 1;        </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a25890c5e17123ad6d0a778284d291489">  240</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a25890c5e17123ad6d0a778284d291489">rw</a> : 1;            </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    } i2c;                          </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a8b19b759beb43a3d8e45e49525972411">  245</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a8b19b759beb43a3d8e45e49525972411">wakeup</a> : 1;        </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        uint32_t unused : 24;       </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        uint32_t sub_opcode : 3;    </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    } end;                          </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#a63eb6d61a9fc814b6b1de258f1761029">  252</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#a63eb6d61a9fc814b6b1de258f1761029">cycle_sel</a> : 4;     </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        uint32_t unused : 21;       </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        uint32_t sub_opcode : 3;    </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        uint32_t opcode : 4;        </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    } sleep;                        </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="unionulp__insn__t.html#aac760a2653dd38df1db361fc4687b306">  259</a></span>&#160;        uint32_t <a class="code" href="unionulp__insn__t.html#aac760a2653dd38df1db361fc4687b306">label</a> : 16;        </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        uint32_t unused : 8;        </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        uint32_t sub_opcode : 4;    </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        uint32_t opcode: 4;         </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    } macro;                        </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;} <a class="code" href="unionulp__insn__t.html">ulp_insn_t</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;_Static_assert(<span class="keyword">sizeof</span>(<a class="code" href="unionulp__insn__t.html">ulp_insn_t</a>) == 4, <span class="stringliteral">&quot;ULP coprocessor instruction size should be 4 bytes&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define I_DELAY(cycles_) { .delay = {\</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">    .cycles = cycles_, \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">    .opcode = OPCODE_DELAY } }</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define I_HALT() { .halt = {\</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">    .opcode = OPCODE_HALT } }</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t SOC_REG_TO_ULP_PERIPH_SEL(uint32_t reg) {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    uint32_t ret = 3;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">if</span> (reg &lt; DR_REG_RTCCNTL_BASE) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        assert(0 &amp;&amp; <span class="stringliteral">&quot;invalid register base&quot;</span>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &lt; DR_REG_RTCIO_BASE) {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        ret = <a class="code" href="group__ulp__opcodes.html#ga2404ccb9db5f3ccab0b54858df7b79a7">RD_REG_PERIPH_RTC_CNTL</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &lt; DR_REG_SENS_BASE) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        ret = <a class="code" href="group__ulp__opcodes.html#ga0399727302ddd4b356afea74b4eaa8fe">RD_REG_PERIPH_RTC_IO</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &lt; DR_REG_RTC_I2C_BASE){</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        ret = <a class="code" href="group__ulp__opcodes.html#gaf68e6389eafa572bac95d2c2608195cb">RD_REG_PERIPH_SENS</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &lt; DR_REG_IO_MUX_BASE){</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        ret = <a class="code" href="group__ulp__opcodes.html#ga1d66307549244f40568765fa8efdd82d">RD_REG_PERIPH_RTC_I2C</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        assert(0 &amp;&amp; <span class="stringliteral">&quot;invalid register base&quot;</span>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define I_WR_REG(reg, low_bit, high_bit, val) {.wr_reg = {\</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">    .addr = (reg &amp; 0xff) / sizeof(uint32_t), \</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">    .periph_sel = SOC_REG_TO_ULP_PERIPH_SEL(reg), \</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">    .data = val, \</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">    .low = low_bit, \</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">    .high = high_bit, \</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">    .opcode = OPCODE_WR_REG } }</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define I_RD_REG(reg, low_bit, high_bit) {.rd_reg = {\</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">    .addr = (reg &amp; 0xff) / sizeof(uint32_t), \</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">    .periph_sel = SOC_REG_TO_ULP_PERIPH_SEL(reg), \</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">    .low = low_bit, \</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">    .high = high_bit, \</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">    .opcode = OPCODE_RD_REG } }</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define I_WR_REG_BIT(reg, shift, val) I_WR_REG(reg, shift, shift, val)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define I_WAKE() { .end = { \</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">        .wakeup = 1, \</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">        .unused = 0, \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">        .sub_opcode = SUB_OPCODE_END, \</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">        .opcode = OPCODE_END } }</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define I_END() \</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">    I_WR_REG_BIT(RTC_CNTL_STATE0_REG, RTC_CNTL_ULP_CP_SLP_TIMER_EN_S, 0)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define I_SLEEP_CYCLE_SEL(timer_idx) { .sleep = { \</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">        .cycle_sel = timer_idx, \</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">        .unused = 0, \</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">        .sub_opcode = SUB_OPCODE_SLEEP, \</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">        .opcode = OPCODE_END } }</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define I_TSENS(reg_dest, delay) { .tsens = { \</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">        .dreg = reg_dest, \</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">        .wait_delay = delay, \</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">        .reserved = 0, \</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">        .opcode = OPCODE_TSENS } }</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define I_ADC(reg_dest, adc_idx, pad_idx) { .adc = {\</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">        .dreg = reg_dest, \</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">        .mux = pad_idx + 1, \</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">        .sar_sel = adc_idx, \</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">        .unused1 = 0, \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">        .cycles = 0, \</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">        .unused2 = 0, \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">        .opcode = OPCODE_ADC } }</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define I_ST(reg_val, reg_addr, offset_) { .st = { \</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">    .dreg = reg_val, \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">    .sreg = reg_addr, \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">    .unused1 = 0, \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">    .offset = offset_, \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">    .unused2 = 0, \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ST, \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ST } }</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define I_LD(reg_dest, reg_addr, offset_) { .ld = { \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">    .sreg = reg_addr, \</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">    .unused1 = 0, \</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">    .offset = offset_, \</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">    .unused2 = 0, \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">    .opcode = OPCODE_LD } }</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define I_BL(pc_offset, imm_value) { .b = { \</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">    .imm = imm_value, \</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">    .cmp = B_CMP_L, \</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">    .offset = abs(pc_offset), \</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">    .sign = (pc_offset &gt;= 0) ? 0 : 1, \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_B, \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define I_BGE(pc_offset, imm_value) { .b = { \</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">    .imm = imm_value, \</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">    .cmp = B_CMP_GE, \</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">    .offset = abs(pc_offset), \</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">    .sign = (pc_offset &gt;= 0) ? 0 : 1, \</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_B, \</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define I_BXR(reg_pc) { .bx = { \</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">    .dreg = reg_pc, \</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">    .addr = 0, \</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">    .reg = 1, \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">    .type = BX_JUMP_TYPE_DIRECT, \</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_BX, \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define I_BXI(imm_pc) { .bx = { \</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">    .dreg = 0, \</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">    .addr = imm_pc, \</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">    .reg = 0, \</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">    .type = BX_JUMP_TYPE_DIRECT, \</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_BX, \</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define I_BXZR(reg_pc) { .bx = { \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">    .dreg = reg_pc, \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">    .addr = 0, \</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">    .reg = 1, \</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">    .type = BX_JUMP_TYPE_ZERO, \</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_BX, \</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define I_BXZI(imm_pc) { .bx = { \</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">    .dreg = 0, \</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">    .addr = imm_pc, \</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">    .reg = 0, \</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">    .type = BX_JUMP_TYPE_ZERO, \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_BX, \</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define I_BXFR(reg_pc) { .bx = { \</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">    .dreg = reg_pc, \</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">    .addr = 0, \</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">    .reg = 1, \</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">    .type = BX_JUMP_TYPE_OVF, \</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_BX, \</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define I_BXFI(imm_pc) { .bx = { \</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">    .dreg = 0, \</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">    .addr = imm_pc, \</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">    .reg = 0, \</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">    .type = BX_JUMP_TYPE_OVF, \</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_BX, \</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">    .opcode = OPCODE_BRANCH } }</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define I_ADDR(reg_dest, reg_src1, reg_src2) { .alu_reg = { \</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">    .sreg = reg_src1, \</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">    .treg = reg_src2, \</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_ADD, \</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define I_SUBR(reg_dest, reg_src1, reg_src2) { .alu_reg = { \</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">    .sreg = reg_src1, \</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">    .treg = reg_src2, \</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_SUB, \</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define I_ANDR(reg_dest, reg_src1, reg_src2) { .alu_reg = { \</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">    .sreg = reg_src1, \</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">    .treg = reg_src2, \</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_AND, \</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define I_ORR(reg_dest, reg_src1, reg_src2)  { .alu_reg = { \</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">    .sreg = reg_src1, \</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">    .treg = reg_src2, \</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_OR, \</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define I_MOVR(reg_dest, reg_src) { .alu_reg = { \</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">    .treg = 0, \</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_MOV, \</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define I_LSHR(reg_dest, reg_src, reg_shift)  { .alu_reg = { \</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">    .treg = reg_shift, \</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_LSH, \</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define I_RSHR(reg_dest, reg_src, reg_shift)  { .alu_reg = { \</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">    .treg = reg_shift, \</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_RSH, \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_REG, \</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define I_ADDI(reg_dest, reg_src, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_ADD, \</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define I_SUBI(reg_dest, reg_src, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_SUB, \</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define I_ANDI(reg_dest, reg_src, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_AND, \</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define I_ORI(reg_dest, reg_src, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_OR, \</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define I_MOVI(reg_dest, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">    .sreg = 0, \</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_MOV, \</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define I_LSHI(reg_dest, reg_src, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_LSH, \</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define I_RSHI(reg_dest, reg_src, imm_) { .alu_imm = { \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">    .dreg = reg_dest, \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">    .sreg = reg_src, \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">    .imm = imm_, \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">    .sel = ALU_SEL_RSH, \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_ALU_IMM, \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">    .opcode = OPCODE_ALU } }</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define M_LABEL(label_num) { .macro = { \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">    .label = label_num, \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_MACRO_LABEL, \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">    .opcode = OPCODE_MACRO } }</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define M_BRANCH(label_num) { .macro = { \</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">    .label = label_num, \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">    .unused = 0, \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">    .sub_opcode = SUB_OPCODE_MACRO_BRANCH, \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">    .opcode = OPCODE_MACRO } }</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define M_BL(label_num, imm_value) \</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">    M_BRANCH(label_num), \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">    I_BL(0, imm_value)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define M_BGE(label_num, imm_value) \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">    M_BRANCH(label_num), \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">    I_BGE(0, imm_value)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define M_BX(label_num) \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">    M_BRANCH(label_num), \</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">    I_BXI(0)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define M_BXZ(label_num) \</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">    M_BRANCH(label_num), \</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">    I_BXZI(0)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define M_BXF(label_num) \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">    M_BRANCH(label_num), \</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">    I_BXFI(0)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define RTC_SLOW_MEM ((uint32_t*) 0x50000000)       </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">esp_err_t ulp_process_macros_and_load(uint32_t load_addr, const ulp_insn_t* program, size_t* psize);</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;esp_err_t ulp_load_binary(uint32_t load_addr, <span class="keyword">const</span> uint8_t* program_binary, <span class="keywordtype">size_t</span> program_size);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;esp_err_t ulp_run(uint32_t entry_point);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;esp_err_t ulp_set_wakeup_period(<span class="keywordtype">size_t</span> period_index, uint32_t period_us);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;}</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="unionulp__insn__t_html_ab8a9946b6cebfabf4f65badcddbc32d5"><div class="ttname"><a href="unionulp__insn__t.html#ab8a9946b6cebfabf4f65badcddbc32d5">ulp_insn_t::sel</a></div><div class="ttdeci">uint32_t sel</div><div class="ttdef"><b>Definition:</b> ulp.h:183</div></div>
<div class="ttc" id="unionulp__insn__t_html_ade60469ad4a1276b213ac0eead5af401"><div class="ttname"><a href="unionulp__insn__t.html#ade60469ad4a1276b213ac0eead5af401">ulp_insn_t::opcode</a></div><div class="ttdeci">uint32_t opcode</div><div class="ttdef"><b>Definition:</b> ulp.h:132</div></div>
<div class="ttc" id="unionulp__insn__t_html_a87d4e8635e02840ec88d2cc8321ca05d"><div class="ttname"><a href="unionulp__insn__t.html#a87d4e8635e02840ec88d2cc8321ca05d">ulp_insn_t::sreg</a></div><div class="ttdeci">uint32_t sreg</div><div class="ttdef"><b>Definition:</b> ulp.h:137</div></div>
<div class="ttc" id="unionulp__insn__t_html_ad63920004ecaf9694faf0bd6b17eca84"><div class="ttname"><a href="unionulp__insn__t.html#ad63920004ecaf9694faf0bd6b17eca84">ulp_insn_t::addr</a></div><div class="ttdeci">uint32_t addr</div><div class="ttdef"><b>Definition:</b> ulp.h:161</div></div>
<div class="ttc" id="unionulp__insn__t_html_a99a1d6816f5cfbff9514f3ee4f030498"><div class="ttname"><a href="unionulp__insn__t.html#a99a1d6816f5cfbff9514f3ee4f030498">ulp_insn_t::high</a></div><div class="ttdeci">uint32_t high</div><div class="ttdef"><b>Definition:</b> ulp.h:203</div></div>
<div class="ttc" id="unionulp__insn__t_html_a25890c5e17123ad6d0a778284d291489"><div class="ttname"><a href="unionulp__insn__t.html#a25890c5e17123ad6d0a778284d291489">ulp_insn_t::rw</a></div><div class="ttdeci">uint32_t rw</div><div class="ttdef"><b>Definition:</b> ulp.h:240</div></div>
<div class="ttc" id="unionulp__insn__t_html_a92c13cb8152edfc4d5cdc5613c04b80d"><div class="ttname"><a href="unionulp__insn__t.html#a92c13cb8152edfc4d5cdc5613c04b80d">ulp_insn_t::dreg</a></div><div class="ttdeci">uint32_t dreg</div><div class="ttdef"><b>Definition:</b> ulp.h:136</div></div>
<div class="ttc" id="unionulp__insn__t_html_a1100a249e10f7c3da0f1da973e977f22"><div class="ttname"><a href="unionulp__insn__t.html#a1100a249e10f7c3da0f1da973e977f22">ulp_insn_t::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdef"><b>Definition:</b> ulp.h:164</div></div>
<div class="ttc" id="unionulp__insn__t_html_ac95a3f2daf9f0eac5f6a14663e940dbb"><div class="ttname"><a href="unionulp__insn__t.html#ac95a3f2daf9f0eac5f6a14663e940dbb">ulp_insn_t::reserved</a></div><div class="ttdeci">uint32_t reserved</div><div class="ttdef"><b>Definition:</b> ulp.h:229</div></div>
<div class="ttc" id="unionulp__insn__t_html_a33e5e08bda16093bab2eda4892a86507"><div class="ttname"><a href="unionulp__insn__t.html#a33e5e08bda16093bab2eda4892a86507">ulp_insn_t::treg</a></div><div class="ttdeci">uint32_t treg</div><div class="ttdef"><b>Definition:</b> ulp.h:181</div></div>
<div class="ttc" id="group__ulp__opcodes_html_ga1d66307549244f40568765fa8efdd82d"><div class="ttname"><a href="group__ulp__opcodes.html#ga1d66307549244f40568765fa8efdd82d">RD_REG_PERIPH_RTC_I2C</a></div><div class="ttdeci">#define RD_REG_PERIPH_RTC_I2C</div><div class="ttdef"><b>Definition:</b> ulp.h:56</div></div>
<div class="ttc" id="unionulp__insn__t_html_a81a31ae1561c6c1c485c22db6bc2d3e5"><div class="ttname"><a href="unionulp__insn__t.html#a81a31ae1561c6c1c485c22db6bc2d3e5">ulp_insn_t::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> ulp.h:163</div></div>
<div class="ttc" id="group__ulp__opcodes_html_ga2404ccb9db5f3ccab0b54858df7b79a7"><div class="ttname"><a href="group__ulp__opcodes.html#ga2404ccb9db5f3ccab0b54858df7b79a7">RD_REG_PERIPH_RTC_CNTL</a></div><div class="ttdeci">#define RD_REG_PERIPH_RTC_CNTL</div><div class="ttdef"><b>Definition:</b> ulp.h:53</div></div>
<div class="ttc" id="unionulp__insn__t_html_a63eb6d61a9fc814b6b1de258f1761029"><div class="ttname"><a href="unionulp__insn__t.html#a63eb6d61a9fc814b6b1de258f1761029">ulp_insn_t::cycle_sel</a></div><div class="ttdeci">uint32_t cycle_sel</div><div class="ttdef"><b>Definition:</b> ulp.h:252</div></div>
<div class="ttc" id="unionulp__insn__t_html_ac08ce94198afbba05faf9608b8e16ae7"><div class="ttname"><a href="unionulp__insn__t.html#ac08ce94198afbba05faf9608b8e16ae7">ulp_insn_t::data</a></div><div class="ttdeci">uint32_t data</div><div class="ttdef"><b>Definition:</b> ulp.h:201</div></div>
<div class="ttc" id="unionulp__insn__t_html_a976dc183194a637d00bfab90df25c508"><div class="ttname"><a href="unionulp__insn__t.html#a976dc183194a637d00bfab90df25c508">ulp_insn_t::unused2</a></div><div class="ttdeci">uint32_t unused2</div><div class="ttdef"><b>Definition:</b> ulp.h:140</div></div>
<div class="ttc" id="unionulp__insn__t_html_acc3b94a3749efef0482cadc9c39c1da7"><div class="ttname"><a href="unionulp__insn__t.html#acc3b94a3749efef0482cadc9c39c1da7">ulp_insn_t::sar_sel</a></div><div class="ttdeci">uint32_t sar_sel</div><div class="ttdef"><b>Definition:</b> ulp.h:219</div></div>
<div class="ttc" id="group__ulp__opcodes_html_gaf68e6389eafa572bac95d2c2608195cb"><div class="ttname"><a href="group__ulp__opcodes.html#gaf68e6389eafa572bac95d2c2608195cb">RD_REG_PERIPH_SENS</a></div><div class="ttdeci">#define RD_REG_PERIPH_SENS</div><div class="ttdef"><b>Definition:</b> ulp.h:55</div></div>
<div class="ttc" id="unionulp__insn__t_html_a9cfe41c7eb7a4306303802ce7d0b6ac2"><div class="ttname"><a href="unionulp__insn__t.html#a9cfe41c7eb7a4306303802ce7d0b6ac2">ulp_insn_t::periph_sel</a></div><div class="ttdeci">uint32_t periph_sel</div><div class="ttdef"><b>Definition:</b> ulp.h:200</div></div>
<div class="ttc" id="unionulp__insn__t_html_aac760a2653dd38df1db361fc4687b306"><div class="ttname"><a href="unionulp__insn__t.html#aac760a2653dd38df1db361fc4687b306">ulp_insn_t::label</a></div><div class="ttdeci">uint32_t label</div><div class="ttdef"><b>Definition:</b> ulp.h:259</div></div>
<div class="ttc" id="unionulp__insn__t_html_a1bda7f41120bc1f285b058ebfc652627"><div class="ttname"><a href="unionulp__insn__t.html#a1bda7f41120bc1f285b058ebfc652627">ulp_insn_t::mux</a></div><div class="ttdeci">uint32_t mux</div><div class="ttdef"><b>Definition:</b> ulp.h:218</div></div>
<div class="ttc" id="unionulp__insn__t_html_aac16543f09b9d17bf5dd1d7990689bf0"><div class="ttname"><a href="unionulp__insn__t.html#aac16543f09b9d17bf5dd1d7990689bf0">ulp_insn_t::i2c_sel</a></div><div class="ttdeci">uint32_t i2c_sel</div><div class="ttdef"><b>Definition:</b> ulp.h:238</div></div>
<div class="ttc" id="unionulp__insn__t_html_abc2e6760d3abb204b27198250af09878"><div class="ttname"><a href="unionulp__insn__t.html#abc2e6760d3abb204b27198250af09878">ulp_insn_t::high_bits</a></div><div class="ttdeci">uint32_t high_bits</div><div class="ttdef"><b>Definition:</b> ulp.h:237</div></div>
<div class="ttc" id="unionulp__insn__t_html_abd9c4669e5bb2bb2a9ea73f5af7577d3"><div class="ttname"><a href="unionulp__insn__t.html#abd9c4669e5bb2bb2a9ea73f5af7577d3">ulp_insn_t::sub_opcode</a></div><div class="ttdeci">uint32_t sub_opcode</div><div class="ttdef"><b>Definition:</b> ulp.h:141</div></div>
<div class="ttc" id="unionulp__insn__t_html_a1d3476e1ced400c553a069c080512a93"><div class="ttname"><a href="unionulp__insn__t.html#a1d3476e1ced400c553a069c080512a93">ulp_insn_t::offset</a></div><div class="ttdeci">uint32_t offset</div><div class="ttdef"><b>Definition:</b> ulp.h:139</div></div>
<div class="ttc" id="unionulp__insn__t_html_a3e4f62385457061506ba9daf52ad42bc"><div class="ttname"><a href="unionulp__insn__t.html#a3e4f62385457061506ba9daf52ad42bc">ulp_insn_t::wait_delay</a></div><div class="ttdeci">uint32_t wait_delay</div><div class="ttdef"><b>Definition:</b> ulp.h:228</div></div>
<div class="ttc" id="unionulp__insn__t_html_a46a25f03afb96983f46381c4b5ed11ee"><div class="ttname"><a href="unionulp__insn__t.html#a46a25f03afb96983f46381c4b5ed11ee">ulp_insn_t::cmp</a></div><div class="ttdeci">uint32_t cmp</div><div class="ttdef"><b>Definition:</b> ulp.h:171</div></div>
<div class="ttc" id="unionulp__insn__t_html_a8b19b759beb43a3d8e45e49525972411"><div class="ttname"><a href="unionulp__insn__t.html#a8b19b759beb43a3d8e45e49525972411">ulp_insn_t::wakeup</a></div><div class="ttdeci">uint32_t wakeup</div><div class="ttdef"><b>Definition:</b> ulp.h:245</div></div>
<div class="ttc" id="unionulp__insn__t_html_ab0ef1a48ddd1c319e7a083eba6a62dab"><div class="ttname"><a href="unionulp__insn__t.html#ab0ef1a48ddd1c319e7a083eba6a62dab">ulp_insn_t::low_bits</a></div><div class="ttdeci">uint32_t low_bits</div><div class="ttdef"><b>Definition:</b> ulp.h:236</div></div>
<div class="ttc" id="unionulp__insn__t_html_ad0efe34563a4d34047cd60cd4a287786"><div class="ttname"><a href="unionulp__insn__t.html#ad0efe34563a4d34047cd60cd4a287786">ulp_insn_t::sign</a></div><div class="ttdeci">uint32_t sign</div><div class="ttdef"><b>Definition:</b> ulp.h:173</div></div>
<div class="ttc" id="unionulp__insn__t_html"><div class="ttname"><a href="unionulp__insn__t.html">ulp_insn_t</a></div><div class="ttdoc">Instruction format structure. </div><div class="ttdef"><b>Definition:</b> ulp.h:127</div></div>
<div class="ttc" id="unionulp__insn__t_html_abe0cbc41b5d6d4d43dde20c7bfafcaa3"><div class="ttname"><a href="unionulp__insn__t.html#abe0cbc41b5d6d4d43dde20c7bfafcaa3">ulp_insn_t::i2c_addr</a></div><div class="ttdeci">uint32_t i2c_addr</div><div class="ttdef"><b>Definition:</b> ulp.h:234</div></div>
<div class="ttc" id="group__ulp__opcodes_html_ga0399727302ddd4b356afea74b4eaa8fe"><div class="ttname"><a href="group__ulp__opcodes.html#ga0399727302ddd4b356afea74b4eaa8fe">RD_REG_PERIPH_RTC_IO</a></div><div class="ttdeci">#define RD_REG_PERIPH_RTC_IO</div><div class="ttdef"><b>Definition:</b> ulp.h:54</div></div>
<div class="ttc" id="unionulp__insn__t_html_abcf0de7253f789ed6b0879ed434f4f31"><div class="ttname"><a href="unionulp__insn__t.html#abcf0de7253f789ed6b0879ed434f4f31">ulp_insn_t::unused</a></div><div class="ttdeci">uint32_t unused</div><div class="ttdef"><b>Definition:</b> ulp.h:131</div></div>
<div class="ttc" id="unionulp__insn__t_html_ae67199fb46e25f10a9c09c1b19e84f73"><div class="ttname"><a href="unionulp__insn__t.html#ae67199fb46e25f10a9c09c1b19e84f73">ulp_insn_t::cycles</a></div><div class="ttdeci">uint32_t cycles</div><div class="ttdef"><b>Definition:</b> ulp.h:130</div></div>
<div class="ttc" id="unionulp__insn__t_html_af2132f34ac76a1a125ad6871faaf4a4d"><div class="ttname"><a href="unionulp__insn__t.html#af2132f34ac76a1a125ad6871faaf4a4d">ulp_insn_t::low</a></div><div class="ttdeci">uint32_t low</div><div class="ttdef"><b>Definition:</b> ulp.h:202</div></div>
<div class="ttc" id="unionulp__insn__t_html_a4c4faf7e3aea4035321199a7ebd44fff"><div class="ttname"><a href="unionulp__insn__t.html#a4c4faf7e3aea4035321199a7ebd44fff">ulp_insn_t::unused1</a></div><div class="ttdeci">uint32_t unused1</div><div class="ttdef"><b>Definition:</b> ulp.h:138</div></div>
<div class="ttc" id="unionulp__insn__t_html_a438d6205fc4927912dfe296b66895589"><div class="ttname"><a href="unionulp__insn__t.html#a438d6205fc4927912dfe296b66895589">ulp_insn_t::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> ulp.h:170</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 14 2021 16:04:58 for Gumbo by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
