$date
	Thu Feb 16 21:37:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_fsm $end
$var wire 1 ! y1 $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module fsm $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % NS [0:1] $end
$var reg 2 & PS [0:1] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
x$
1#
0"
0!
$end
#5000
1"
#10000
0"
#12000
b1 %
0$
#15000
1"
#20000
0"
#23000
0#
#25000
b1 &
1"
#30000
0"
#32000
b10 %
1!
1$
#35000
0!
b10 &
1"
#40000
0"
#45000
1"
#46000
b0 &
1#
#50000
0"
#55000
1"
#60000
0"
#62000
b1 %
0$
#65000
1"
#69000
0#
#70000
0"
#72000
b10 %
1$
#75000
b10 &
1"
#80000
0"
#82000
b1 %
1!
0$
#85000
0!
b1 &
1"
#90000
0"
#92000
b0 &
1#
#95000
1"
#100000
0"
#102000
b10 %
1$
#105000
1"
#110000
0"
#115000
b10 &
1"
0#
#120000
0"
#122000
b1 %
1!
0$
#125000
0!
b1 &
1"
#130000
0"
#132000
