
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rtcwake_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a18 <.init>:
  401a18:	stp	x29, x30, [sp, #-16]!
  401a1c:	mov	x29, sp
  401a20:	bl	401fb0 <ferror@plt+0x60>
  401a24:	ldp	x29, x30, [sp], #16
  401a28:	ret

Disassembly of section .plt:

0000000000401a30 <memcpy@plt-0x20>:
  401a30:	stp	x16, x30, [sp, #-16]!
  401a34:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401a38:	ldr	x17, [x16, #4088]
  401a3c:	add	x16, x16, #0xff8
  401a40:	br	x17
  401a44:	nop
  401a48:	nop
  401a4c:	nop

0000000000401a50 <memcpy@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401a54:	ldr	x17, [x16]
  401a58:	add	x16, x16, #0x0
  401a5c:	br	x17

0000000000401a60 <tcflush@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401a64:	ldr	x17, [x16, #8]
  401a68:	add	x16, x16, #0x8
  401a6c:	br	x17

0000000000401a70 <_exit@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401a74:	ldr	x17, [x16, #16]
  401a78:	add	x16, x16, #0x10
  401a7c:	br	x17

0000000000401a80 <strtoul@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401a84:	ldr	x17, [x16, #24]
  401a88:	add	x16, x16, #0x18
  401a8c:	br	x17

0000000000401a90 <strlen@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401a94:	ldr	x17, [x16, #32]
  401a98:	add	x16, x16, #0x20
  401a9c:	br	x17

0000000000401aa0 <fputs@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401aa4:	ldr	x17, [x16, #40]
  401aa8:	add	x16, x16, #0x28
  401aac:	br	x17

0000000000401ab0 <exit@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ab4:	ldr	x17, [x16, #48]
  401ab8:	add	x16, x16, #0x30
  401abc:	br	x17

0000000000401ac0 <dup@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ac4:	ldr	x17, [x16, #56]
  401ac8:	add	x16, x16, #0x38
  401acc:	br	x17

0000000000401ad0 <strtoll@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ad4:	ldr	x17, [x16, #64]
  401ad8:	add	x16, x16, #0x40
  401adc:	br	x17

0000000000401ae0 <strtod@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ae4:	ldr	x17, [x16, #72]
  401ae8:	add	x16, x16, #0x48
  401aec:	br	x17

0000000000401af0 <localtime_r@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401af4:	ldr	x17, [x16, #80]
  401af8:	add	x16, x16, #0x50
  401afc:	br	x17

0000000000401b00 <setenv@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b04:	ldr	x17, [x16, #88]
  401b08:	add	x16, x16, #0x58
  401b0c:	br	x17

0000000000401b10 <putc@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b14:	ldr	x17, [x16, #96]
  401b18:	add	x16, x16, #0x60
  401b1c:	br	x17

0000000000401b20 <strftime@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b24:	ldr	x17, [x16, #104]
  401b28:	add	x16, x16, #0x68
  401b2c:	br	x17

0000000000401b30 <__cxa_atexit@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b34:	ldr	x17, [x16, #112]
  401b38:	add	x16, x16, #0x70
  401b3c:	br	x17

0000000000401b40 <fputc@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b44:	ldr	x17, [x16, #120]
  401b48:	add	x16, x16, #0x78
  401b4c:	br	x17

0000000000401b50 <ctime@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b54:	ldr	x17, [x16, #128]
  401b58:	add	x16, x16, #0x80
  401b5c:	br	x17

0000000000401b60 <strptime@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b64:	ldr	x17, [x16, #136]
  401b68:	add	x16, x16, #0x88
  401b6c:	br	x17

0000000000401b70 <__fpending@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b74:	ldr	x17, [x16, #144]
  401b78:	add	x16, x16, #0x90
  401b7c:	br	x17

0000000000401b80 <snprintf@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b84:	ldr	x17, [x16, #152]
  401b88:	add	x16, x16, #0x98
  401b8c:	br	x17

0000000000401b90 <localeconv@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401b94:	ldr	x17, [x16, #160]
  401b98:	add	x16, x16, #0xa0
  401b9c:	br	x17

0000000000401ba0 <stpcpy@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ba4:	ldr	x17, [x16, #168]
  401ba8:	add	x16, x16, #0xa8
  401bac:	br	x17

0000000000401bb0 <fileno@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401bb4:	ldr	x17, [x16, #176]
  401bb8:	add	x16, x16, #0xb0
  401bbc:	br	x17

0000000000401bc0 <localtime@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401bc4:	ldr	x17, [x16, #184]
  401bc8:	add	x16, x16, #0xb8
  401bcc:	br	x17

0000000000401bd0 <fclose@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401bd4:	ldr	x17, [x16, #192]
  401bd8:	add	x16, x16, #0xc0
  401bdc:	br	x17

0000000000401be0 <fopen@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401be4:	ldr	x17, [x16, #200]
  401be8:	add	x16, x16, #0xc8
  401bec:	br	x17

0000000000401bf0 <time@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401bf4:	ldr	x17, [x16, #208]
  401bf8:	add	x16, x16, #0xd0
  401bfc:	br	x17

0000000000401c00 <malloc@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c04:	ldr	x17, [x16, #216]
  401c08:	add	x16, x16, #0xd8
  401c0c:	br	x17

0000000000401c10 <open@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c14:	ldr	x17, [x16, #224]
  401c18:	add	x16, x16, #0xe0
  401c1c:	br	x17

0000000000401c20 <poll@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c24:	ldr	x17, [x16, #232]
  401c28:	add	x16, x16, #0xe8
  401c2c:	br	x17

0000000000401c30 <tzset@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c34:	ldr	x17, [x16, #240]
  401c38:	add	x16, x16, #0xf0
  401c3c:	br	x17

0000000000401c40 <__strtol_internal@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c44:	ldr	x17, [x16, #248]
  401c48:	add	x16, x16, #0xf8
  401c4c:	br	x17

0000000000401c50 <strncmp@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c54:	ldr	x17, [x16, #256]
  401c58:	add	x16, x16, #0x100
  401c5c:	br	x17

0000000000401c60 <bindtextdomain@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c64:	ldr	x17, [x16, #264]
  401c68:	add	x16, x16, #0x108
  401c6c:	br	x17

0000000000401c70 <__libc_start_main@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c74:	ldr	x17, [x16, #272]
  401c78:	add	x16, x16, #0x110
  401c7c:	br	x17

0000000000401c80 <fgetc@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c84:	ldr	x17, [x16, #280]
  401c88:	add	x16, x16, #0x118
  401c8c:	br	x17

0000000000401c90 <memset@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401c94:	ldr	x17, [x16, #288]
  401c98:	add	x16, x16, #0x120
  401c9c:	br	x17

0000000000401ca0 <gettimeofday@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ca4:	ldr	x17, [x16, #296]
  401ca8:	add	x16, x16, #0x128
  401cac:	br	x17

0000000000401cb0 <gmtime_r@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401cb4:	ldr	x17, [x16, #304]
  401cb8:	add	x16, x16, #0x130
  401cbc:	br	x17

0000000000401cc0 <__strtoul_internal@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401cc4:	ldr	x17, [x16, #312]
  401cc8:	add	x16, x16, #0x138
  401ccc:	br	x17

0000000000401cd0 <execv@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401cd4:	ldr	x17, [x16, #320]
  401cd8:	add	x16, x16, #0x140
  401cdc:	br	x17

0000000000401ce0 <gmtime@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ce4:	ldr	x17, [x16, #328]
  401ce8:	add	x16, x16, #0x148
  401cec:	br	x17

0000000000401cf0 <realloc@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401cf4:	ldr	x17, [x16, #336]
  401cf8:	add	x16, x16, #0x150
  401cfc:	br	x17

0000000000401d00 <strdup@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d04:	ldr	x17, [x16, #344]
  401d08:	add	x16, x16, #0x158
  401d0c:	br	x17

0000000000401d10 <close@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d14:	ldr	x17, [x16, #352]
  401d18:	add	x16, x16, #0x160
  401d1c:	br	x17

0000000000401d20 <__gmon_start__@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d24:	ldr	x17, [x16, #360]
  401d28:	add	x16, x16, #0x168
  401d2c:	br	x17

0000000000401d30 <mktime@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d34:	ldr	x17, [x16, #368]
  401d38:	add	x16, x16, #0x170
  401d3c:	br	x17

0000000000401d40 <abort@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d44:	ldr	x17, [x16, #376]
  401d48:	add	x16, x16, #0x178
  401d4c:	br	x17

0000000000401d50 <access@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d54:	ldr	x17, [x16, #384]
  401d58:	add	x16, x16, #0x180
  401d5c:	br	x17

0000000000401d60 <memcmp@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d64:	ldr	x17, [x16, #392]
  401d68:	add	x16, x16, #0x188
  401d6c:	br	x17

0000000000401d70 <textdomain@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d74:	ldr	x17, [x16, #400]
  401d78:	add	x16, x16, #0x190
  401d7c:	br	x17

0000000000401d80 <getopt_long@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d84:	ldr	x17, [x16, #408]
  401d88:	add	x16, x16, #0x198
  401d8c:	br	x17

0000000000401d90 <strcmp@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401d94:	ldr	x17, [x16, #416]
  401d98:	add	x16, x16, #0x1a0
  401d9c:	br	x17

0000000000401da0 <warn@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401da4:	ldr	x17, [x16, #424]
  401da8:	add	x16, x16, #0x1a8
  401dac:	br	x17

0000000000401db0 <__ctype_b_loc@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401db4:	ldr	x17, [x16, #432]
  401db8:	add	x16, x16, #0x1b0
  401dbc:	br	x17

0000000000401dc0 <strtol@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401dc4:	ldr	x17, [x16, #440]
  401dc8:	add	x16, x16, #0x1b8
  401dcc:	br	x17

0000000000401dd0 <free@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401dd4:	ldr	x17, [x16, #448]
  401dd8:	add	x16, x16, #0x1c0
  401ddc:	br	x17

0000000000401de0 <sync@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401de4:	ldr	x17, [x16, #456]
  401de8:	add	x16, x16, #0x1c8
  401dec:	br	x17

0000000000401df0 <strncasecmp@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401df4:	ldr	x17, [x16, #464]
  401df8:	add	x16, x16, #0x1d0
  401dfc:	br	x17

0000000000401e00 <nanosleep@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e04:	ldr	x17, [x16, #472]
  401e08:	add	x16, x16, #0x1d8
  401e0c:	br	x17

0000000000401e10 <vasprintf@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e14:	ldr	x17, [x16, #480]
  401e18:	add	x16, x16, #0x1e0
  401e1c:	br	x17

0000000000401e20 <strndup@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e24:	ldr	x17, [x16, #488]
  401e28:	add	x16, x16, #0x1e8
  401e2c:	br	x17

0000000000401e30 <strspn@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e34:	ldr	x17, [x16, #496]
  401e38:	add	x16, x16, #0x1f0
  401e3c:	br	x17

0000000000401e40 <strchr@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e44:	ldr	x17, [x16, #504]
  401e48:	add	x16, x16, #0x1f8
  401e4c:	br	x17

0000000000401e50 <fflush@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e54:	ldr	x17, [x16, #512]
  401e58:	add	x16, x16, #0x200
  401e5c:	br	x17

0000000000401e60 <warnx@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e64:	ldr	x17, [x16, #520]
  401e68:	add	x16, x16, #0x208
  401e6c:	br	x17

0000000000401e70 <read@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e74:	ldr	x17, [x16, #528]
  401e78:	add	x16, x16, #0x210
  401e7c:	br	x17

0000000000401e80 <isatty@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e84:	ldr	x17, [x16, #536]
  401e88:	add	x16, x16, #0x218
  401e8c:	br	x17

0000000000401e90 <asctime@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401e94:	ldr	x17, [x16, #544]
  401e98:	add	x16, x16, #0x220
  401e9c:	br	x17

0000000000401ea0 <dcgettext@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ea4:	ldr	x17, [x16, #552]
  401ea8:	add	x16, x16, #0x228
  401eac:	br	x17

0000000000401eb0 <errx@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401eb4:	ldr	x17, [x16, #560]
  401eb8:	add	x16, x16, #0x230
  401ebc:	br	x17

0000000000401ec0 <strcspn@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ec4:	ldr	x17, [x16, #568]
  401ec8:	add	x16, x16, #0x238
  401ecc:	br	x17

0000000000401ed0 <printf@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ed4:	ldr	x17, [x16, #576]
  401ed8:	add	x16, x16, #0x240
  401edc:	br	x17

0000000000401ee0 <__assert_fail@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ee4:	ldr	x17, [x16, #584]
  401ee8:	add	x16, x16, #0x248
  401eec:	br	x17

0000000000401ef0 <__errno_location@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401ef4:	ldr	x17, [x16, #592]
  401ef8:	add	x16, x16, #0x250
  401efc:	br	x17

0000000000401f00 <fprintf@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401f04:	ldr	x17, [x16, #600]
  401f08:	add	x16, x16, #0x258
  401f0c:	br	x17

0000000000401f10 <fgets@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401f14:	ldr	x17, [x16, #608]
  401f18:	add	x16, x16, #0x260
  401f1c:	br	x17

0000000000401f20 <err@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401f24:	ldr	x17, [x16, #616]
  401f28:	add	x16, x16, #0x268
  401f2c:	br	x17

0000000000401f30 <ioctl@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401f34:	ldr	x17, [x16, #624]
  401f38:	add	x16, x16, #0x270
  401f3c:	br	x17

0000000000401f40 <setlocale@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401f44:	ldr	x17, [x16, #632]
  401f48:	add	x16, x16, #0x278
  401f4c:	br	x17

0000000000401f50 <ferror@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x180b0>
  401f54:	ldr	x17, [x16, #640]
  401f58:	add	x16, x16, #0x280
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <.text>:
  401f60:	mov	x29, #0x0                   	// #0
  401f64:	mov	x30, #0x0                   	// #0
  401f68:	mov	x5, x0
  401f6c:	ldr	x1, [sp]
  401f70:	add	x2, sp, #0x8
  401f74:	mov	x6, sp
  401f78:	movz	x0, #0x0, lsl #48
  401f7c:	movk	x0, #0x0, lsl #32
  401f80:	movk	x0, #0x40, lsl #16
  401f84:	movk	x0, #0x2380
  401f88:	movz	x3, #0x0, lsl #48
  401f8c:	movk	x3, #0x0, lsl #32
  401f90:	movk	x3, #0x40, lsl #16
  401f94:	movk	x3, #0x6ba8
  401f98:	movz	x4, #0x0, lsl #48
  401f9c:	movk	x4, #0x0, lsl #32
  401fa0:	movk	x4, #0x40, lsl #16
  401fa4:	movk	x4, #0x6c28
  401fa8:	bl	401c70 <__libc_start_main@plt>
  401fac:	bl	401d40 <abort@plt>
  401fb0:	adrp	x0, 419000 <ferror@plt+0x170b0>
  401fb4:	ldr	x0, [x0, #4064]
  401fb8:	cbz	x0, 401fc0 <ferror@plt+0x70>
  401fbc:	b	401d20 <__gmon_start__@plt>
  401fc0:	ret
  401fc4:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  401fc8:	add	x0, x0, #0x2a0
  401fcc:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  401fd0:	add	x1, x1, #0x2a0
  401fd4:	cmp	x0, x1
  401fd8:	b.eq	40200c <ferror@plt+0xbc>  // b.none
  401fdc:	stp	x29, x30, [sp, #-32]!
  401fe0:	mov	x29, sp
  401fe4:	adrp	x0, 406000 <ferror@plt+0x40b0>
  401fe8:	ldr	x0, [x0, #3160]
  401fec:	str	x0, [sp, #24]
  401ff0:	mov	x1, x0
  401ff4:	cbz	x1, 402004 <ferror@plt+0xb4>
  401ff8:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  401ffc:	add	x0, x0, #0x2a0
  402000:	blr	x1
  402004:	ldp	x29, x30, [sp], #32
  402008:	ret
  40200c:	ret
  402010:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402014:	add	x0, x0, #0x2a0
  402018:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  40201c:	add	x1, x1, #0x2a0
  402020:	sub	x0, x0, x1
  402024:	lsr	x1, x0, #63
  402028:	add	x0, x1, x0, asr #3
  40202c:	cmp	xzr, x0, asr #1
  402030:	b.eq	402068 <ferror@plt+0x118>  // b.none
  402034:	stp	x29, x30, [sp, #-32]!
  402038:	mov	x29, sp
  40203c:	asr	x1, x0, #1
  402040:	adrp	x0, 406000 <ferror@plt+0x40b0>
  402044:	ldr	x0, [x0, #3168]
  402048:	str	x0, [sp, #24]
  40204c:	mov	x2, x0
  402050:	cbz	x2, 402060 <ferror@plt+0x110>
  402054:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402058:	add	x0, x0, #0x2a0
  40205c:	blr	x2
  402060:	ldp	x29, x30, [sp], #32
  402064:	ret
  402068:	ret
  40206c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402070:	ldrb	w0, [x0, #736]
  402074:	cbnz	w0, 402098 <ferror@plt+0x148>
  402078:	stp	x29, x30, [sp, #-16]!
  40207c:	mov	x29, sp
  402080:	bl	401fc4 <ferror@plt+0x74>
  402084:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402088:	mov	w1, #0x1                   	// #1
  40208c:	strb	w1, [x0, #736]
  402090:	ldp	x29, x30, [sp], #16
  402094:	ret
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-16]!
  4020a0:	mov	x29, sp
  4020a4:	bl	402010 <ferror@plt+0xc0>
  4020a8:	ldp	x29, x30, [sp], #16
  4020ac:	ret
  4020b0:	stp	x29, x30, [sp, #-304]!
  4020b4:	mov	x29, sp
  4020b8:	stp	x19, x20, [sp, #16]
  4020bc:	mov	x19, x0
  4020c0:	ldr	x20, [x0, #8]
  4020c4:	cbz	x20, 4020dc <ferror@plt+0x18c>
  4020c8:	ldr	x20, [x19, #8]
  4020cc:	mov	x0, x20
  4020d0:	ldp	x19, x20, [sp, #16]
  4020d4:	ldp	x29, x30, [sp], #304
  4020d8:	ret
  4020dc:	str	x21, [sp, #32]
  4020e0:	stp	xzr, xzr, [sp, #48]
  4020e4:	mov	x2, #0xf0                  	// #240
  4020e8:	mov	w1, #0x0                   	// #0
  4020ec:	add	x0, sp, #0x40
  4020f0:	bl	401c90 <memset@plt>
  4020f4:	mov	w1, #0x0                   	// #0
  4020f8:	adrp	x0, 406000 <ferror@plt+0x40b0>
  4020fc:	add	x0, x0, #0xc68
  402100:	bl	401c10 <open@plt>
  402104:	mov	w21, w0
  402108:	tbnz	w0, #31, 40215c <ferror@plt+0x20c>
  40210c:	mov	x2, #0xff                  	// #255
  402110:	add	x1, sp, #0x30
  402114:	bl	401e70 <read@plt>
  402118:	mov	x1, x0
  40211c:	cmp	x0, #0x0
  402120:	b.le	40214c <ferror@plt+0x1fc>
  402124:	add	x0, sp, #0x30
  402128:	strb	wzr, [x0, x1]
  40212c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402130:	add	x1, x1, #0xc80
  402134:	bl	4064fc <ferror@plt+0x45ac>
  402138:	str	x0, [x19, #8]
  40213c:	mov	w0, w21
  402140:	bl	401d10 <close@plt>
  402144:	ldr	x21, [sp, #32]
  402148:	b	4020c8 <ferror@plt+0x178>
  40214c:	mov	w0, w21
  402150:	bl	401d10 <close@plt>
  402154:	ldr	x21, [sp, #32]
  402158:	b	4020cc <ferror@plt+0x17c>
  40215c:	ldr	x21, [sp, #32]
  402160:	b	4020cc <ferror@plt+0x17c>
  402164:	stp	x29, x30, [sp, #-48]!
  402168:	mov	x29, sp
  40216c:	stp	x19, x20, [sp, #16]
  402170:	mov	x19, x1
  402174:	cbz	x1, 4021c4 <ferror@plt+0x274>
  402178:	str	x21, [sp, #32]
  40217c:	mov	x20, x0
  402180:	mov	x0, x1
  402184:	bl	401a90 <strlen@plt>
  402188:	mov	x21, x0
  40218c:	cmp	x20, #0x0
  402190:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402194:	b.eq	4021cc <ferror@plt+0x27c>  // b.none
  402198:	mov	x2, x0
  40219c:	mov	x1, x19
  4021a0:	mov	x0, x20
  4021a4:	bl	401c50 <strncmp@plt>
  4021a8:	add	x19, x20, x21
  4021ac:	cmp	w0, #0x0
  4021b0:	csel	x0, x19, xzr, eq  // eq = none
  4021b4:	ldr	x21, [sp, #32]
  4021b8:	ldp	x19, x20, [sp, #16]
  4021bc:	ldp	x29, x30, [sp], #48
  4021c0:	ret
  4021c4:	mov	x0, x1
  4021c8:	b	4021b8 <ferror@plt+0x268>
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	ldr	x21, [sp, #32]
  4021d4:	b	4021b8 <ferror@plt+0x268>
  4021d8:	stp	x29, x30, [sp, #-256]!
  4021dc:	mov	x29, sp
  4021e0:	str	x2, [sp, #208]
  4021e4:	str	x3, [sp, #216]
  4021e8:	str	x4, [sp, #224]
  4021ec:	str	x5, [sp, #232]
  4021f0:	str	x6, [sp, #240]
  4021f4:	str	x7, [sp, #248]
  4021f8:	str	q0, [sp, #80]
  4021fc:	str	q1, [sp, #96]
  402200:	str	q2, [sp, #112]
  402204:	str	q3, [sp, #128]
  402208:	str	q4, [sp, #144]
  40220c:	str	q5, [sp, #160]
  402210:	str	q6, [sp, #176]
  402214:	str	q7, [sp, #192]
  402218:	add	x2, sp, #0x100
  40221c:	str	x2, [sp, #48]
  402220:	str	x2, [sp, #56]
  402224:	add	x2, sp, #0xd0
  402228:	str	x2, [sp, #64]
  40222c:	mov	w2, #0xffffffd0            	// #-48
  402230:	str	w2, [sp, #72]
  402234:	mov	w2, #0xffffff80            	// #-128
  402238:	str	w2, [sp, #76]
  40223c:	ldp	x2, x3, [sp, #48]
  402240:	stp	x2, x3, [sp, #16]
  402244:	ldp	x2, x3, [sp, #64]
  402248:	stp	x2, x3, [sp, #32]
  40224c:	add	x2, sp, #0x10
  402250:	bl	401e10 <vasprintf@plt>
  402254:	tbnz	w0, #31, 402260 <ferror@plt+0x310>
  402258:	ldp	x29, x30, [sp], #256
  40225c:	ret
  402260:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402264:	add	x1, x1, #0xc88
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	401f20 <err@plt>
  402270:	stp	x29, x30, [sp, #-32]!
  402274:	mov	x29, sp
  402278:	stp	x19, x20, [sp, #16]
  40227c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402280:	ldr	x20, [x0, #696]
  402284:	bl	401ef0 <__errno_location@plt>
  402288:	mov	x19, x0
  40228c:	str	wzr, [x0]
  402290:	mov	x0, x20
  402294:	bl	401f50 <ferror@plt>
  402298:	cbz	w0, 4022e0 <ferror@plt+0x390>
  40229c:	ldr	w0, [x19]
  4022a0:	cmp	w0, #0x9
  4022a4:	b.eq	4022b0 <ferror@plt+0x360>  // b.none
  4022a8:	cmp	w0, #0x20
  4022ac:	b.ne	40230c <ferror@plt+0x3bc>  // b.any
  4022b0:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4022b4:	ldr	x20, [x0, #672]
  4022b8:	str	wzr, [x19]
  4022bc:	mov	x0, x20
  4022c0:	bl	401f50 <ferror@plt>
  4022c4:	cbz	w0, 40234c <ferror@plt+0x3fc>
  4022c8:	ldr	w0, [x19]
  4022cc:	cmp	w0, #0x9
  4022d0:	b.ne	402378 <ferror@plt+0x428>  // b.any
  4022d4:	ldp	x19, x20, [sp, #16]
  4022d8:	ldp	x29, x30, [sp], #32
  4022dc:	ret
  4022e0:	mov	x0, x20
  4022e4:	bl	401e50 <fflush@plt>
  4022e8:	cbnz	w0, 40229c <ferror@plt+0x34c>
  4022ec:	mov	x0, x20
  4022f0:	bl	401bb0 <fileno@plt>
  4022f4:	tbnz	w0, #31, 40229c <ferror@plt+0x34c>
  4022f8:	bl	401ac0 <dup@plt>
  4022fc:	tbnz	w0, #31, 40229c <ferror@plt+0x34c>
  402300:	bl	401d10 <close@plt>
  402304:	cbz	w0, 4022b0 <ferror@plt+0x360>
  402308:	b	40229c <ferror@plt+0x34c>
  40230c:	cbz	w0, 402330 <ferror@plt+0x3e0>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402318:	add	x1, x1, #0xca0
  40231c:	mov	x0, #0x0                   	// #0
  402320:	bl	401ea0 <dcgettext@plt>
  402324:	bl	401da0 <warn@plt>
  402328:	mov	w0, #0x1                   	// #1
  40232c:	bl	401a70 <_exit@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402338:	add	x1, x1, #0xca0
  40233c:	mov	x0, #0x0                   	// #0
  402340:	bl	401ea0 <dcgettext@plt>
  402344:	bl	401e60 <warnx@plt>
  402348:	b	402328 <ferror@plt+0x3d8>
  40234c:	mov	x0, x20
  402350:	bl	401e50 <fflush@plt>
  402354:	cbnz	w0, 4022c8 <ferror@plt+0x378>
  402358:	mov	x0, x20
  40235c:	bl	401bb0 <fileno@plt>
  402360:	tbnz	w0, #31, 4022c8 <ferror@plt+0x378>
  402364:	bl	401ac0 <dup@plt>
  402368:	tbnz	w0, #31, 4022c8 <ferror@plt+0x378>
  40236c:	bl	401d10 <close@plt>
  402370:	cbz	w0, 4022d4 <ferror@plt+0x384>
  402374:	b	4022c8 <ferror@plt+0x378>
  402378:	mov	w0, #0x1                   	// #1
  40237c:	bl	401a70 <_exit@plt>
  402380:	stp	x29, x30, [sp, #-368]!
  402384:	mov	x29, sp
  402388:	stp	x19, x20, [sp, #16]
  40238c:	stp	x21, x22, [sp, #32]
  402390:	stp	x23, x24, [sp, #48]
  402394:	stp	x25, x26, [sp, #64]
  402398:	stp	x27, x28, [sp, #80]
  40239c:	mov	w24, w0
  4023a0:	mov	x23, x1
  4023a4:	stp	xzr, xzr, [sp, #320]
  4023a8:	stp	xzr, xzr, [sp, #336]
  4023ac:	stp	xzr, xzr, [sp, #352]
  4023b0:	adrp	x0, 406000 <ferror@plt+0x40b0>
  4023b4:	add	x0, x0, #0xcc8
  4023b8:	str	x0, [sp, #312]
  4023bc:	adrp	x0, 406000 <ferror@plt+0x40b0>
  4023c0:	add	x0, x0, #0xcd0
  4023c4:	str	x0, [sp, #328]
  4023c8:	str	xzr, [sp, #304]
  4023cc:	str	xzr, [sp, #288]
  4023d0:	str	wzr, [sp, #296]
  4023d4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4023d8:	add	x1, x1, #0x260
  4023dc:	mov	w0, #0x6                   	// #6
  4023e0:	bl	401f40 <setlocale@plt>
  4023e4:	adrp	x19, 406000 <ferror@plt+0x40b0>
  4023e8:	add	x19, x19, #0xd08
  4023ec:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4023f0:	add	x1, x1, #0xcf0
  4023f4:	mov	x0, x19
  4023f8:	bl	401c60 <bindtextdomain@plt>
  4023fc:	mov	x0, x19
  402400:	bl	401d70 <textdomain@plt>
  402404:	adrp	x0, 402000 <ferror@plt+0xb0>
  402408:	add	x0, x0, #0x270
  40240c:	bl	406c30 <ferror@plt+0x4ce0>
  402410:	mov	w26, #0x5                   	// #5
  402414:	str	wzr, [sp, #108]
  402418:	adrp	x25, 406000 <ferror@plt+0x40b0>
  40241c:	add	x25, x25, #0xcb8
  402420:	adrp	x21, 407000 <ferror@plt+0x50b0>
  402424:	add	x21, x21, #0x810
  402428:	adrp	x22, 407000 <ferror@plt+0x50b0>
  40242c:	add	x22, x22, #0x1f8
  402430:	mov	x28, #0x4240                	// #16960
  402434:	movk	x28, #0xf, lsl #16
  402438:	add	x27, x21, #0x2a0
  40243c:	mov	x4, #0x0                   	// #0
  402440:	mov	x3, x21
  402444:	mov	x2, x22
  402448:	mov	x1, x23
  40244c:	mov	w0, w24
  402450:	bl	401d80 <getopt_long@plt>
  402454:	mov	w19, w0
  402458:	cmn	w0, #0x1
  40245c:	b.eq	402b58 <ferror@plt+0xc08>  // b.none
  402460:	cmp	w0, #0x60
  402464:	b.le	4025a0 <ferror@plt+0x650>
  402468:	add	x1, sp, #0x120
  40246c:	add	x20, x21, #0x1e0
  402470:	b	4024a4 <ferror@plt+0x554>
  402474:	ldr	w0, [x2, #4]!
  402478:	cmp	w0, #0x0
  40247c:	ccmp	w19, w0, #0x1, ne  // ne = any
  402480:	b.ge	4024b8 <ferror@plt+0x568>  // b.tcont
  402484:	b	402490 <ferror@plt+0x540>
  402488:	cmp	w19, w0
  40248c:	b.ne	4024d0 <ferror@plt+0x580>  // b.any
  402490:	ldr	w0, [x20, #64]!
  402494:	add	x1, x1, #0x4
  402498:	cmp	w0, #0x0
  40249c:	ccmp	w19, w0, #0x1, ne  // ne = any
  4024a0:	b.lt	4025a0 <ferror@plt+0x650>  // b.tstop
  4024a4:	ldr	w0, [x20]
  4024a8:	cmp	w0, #0x0
  4024ac:	mov	x2, x20
  4024b0:	ccmp	w19, w0, #0x1, ne  // ne = any
  4024b4:	b.lt	402490 <ferror@plt+0x540>  // b.tstop
  4024b8:	cmp	w19, w0
  4024bc:	b.ne	402474 <ferror@plt+0x524>  // b.any
  4024c0:	ldr	w0, [x1]
  4024c4:	cbnz	w0, 402488 <ferror@plt+0x538>
  4024c8:	str	w19, [x1]
  4024cc:	b	402490 <ferror@plt+0x540>
  4024d0:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4024d4:	ldr	x19, [x0, #672]
  4024d8:	mov	w2, #0x5                   	// #5
  4024dc:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4024e0:	add	x1, x1, #0xd18
  4024e4:	mov	x0, #0x0                   	// #0
  4024e8:	bl	401ea0 <dcgettext@plt>
  4024ec:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  4024f0:	ldr	x2, [x1, #712]
  4024f4:	mov	x1, x0
  4024f8:	mov	x0, x19
  4024fc:	bl	401f00 <fprintf@plt>
  402500:	mov	x19, #0x0                   	// #0
  402504:	adrp	x21, 406000 <ferror@plt+0x40b0>
  402508:	add	x21, x21, #0xcb0
  40250c:	adrp	x22, 407000 <ferror@plt+0x50b0>
  402510:	adrp	x23, 406000 <ferror@plt+0x40b0>
  402514:	add	x23, x23, #0xd48
  402518:	b	402540 <ferror@plt+0x5f0>
  40251c:	cbz	x2, 402564 <ferror@plt+0x614>
  402520:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402524:	add	x1, x1, #0xd40
  402528:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  40252c:	ldr	x0, [x0, #672]
  402530:	bl	401f00 <fprintf@plt>
  402534:	add	x19, x19, #0x4
  402538:	cmp	x19, #0x3c
  40253c:	b.eq	402588 <ferror@plt+0x638>  // b.none
  402540:	ldr	w3, [x20, x19]
  402544:	cbz	w3, 402588 <ferror@plt+0x638>
  402548:	mov	x2, x21
  40254c:	add	x0, x22, #0x810
  402550:	ldr	w1, [x0, #24]
  402554:	cmp	w3, w1
  402558:	b.eq	40251c <ferror@plt+0x5cc>  // b.none
  40255c:	ldr	x2, [x0, #32]!
  402560:	cbnz	x2, 402550 <ferror@plt+0x600>
  402564:	sub	w0, w3, #0x21
  402568:	cmp	w0, #0x5d
  40256c:	b.hi	402534 <ferror@plt+0x5e4>  // b.pmore
  402570:	mov	w2, w3
  402574:	mov	x1, x23
  402578:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  40257c:	ldr	x0, [x0, #672]
  402580:	bl	401f00 <fprintf@plt>
  402584:	b	402534 <ferror@plt+0x5e4>
  402588:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  40258c:	ldr	x1, [x0, #672]
  402590:	mov	w0, #0xa                   	// #10
  402594:	bl	401b40 <fputc@plt>
  402598:	mov	w0, #0x1                   	// #1
  40259c:	bl	401ab0 <exit@plt>
  4025a0:	cmp	w19, #0x6e
  4025a4:	b.eq	402a50 <ferror@plt+0xb00>  // b.none
  4025a8:	b.gt	4028a4 <ferror@plt+0x954>
  4025ac:	cmp	w19, #0x64
  4025b0:	b.eq	402930 <ferror@plt+0x9e0>  // b.none
  4025b4:	b.le	4025fc <ferror@plt+0x6ac>
  4025b8:	cmp	w19, #0x6c
  4025bc:	b.eq	40293c <ferror@plt+0x9ec>  // b.none
  4025c0:	cmp	w19, #0x6d
  4025c4:	b.ne	40262c <ferror@plt+0x6dc>  // b.any
  4025c8:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4025cc:	ldr	x20, [x0, #680]
  4025d0:	add	x0, sp, #0x138
  4025d4:	bl	4020b0 <ferror@plt+0x160>
  4025d8:	mov	x19, x0
  4025dc:	cbz	x0, 4029ec <ferror@plt+0xa9c>
  4025e0:	ldr	x1, [x19]
  4025e4:	cbz	x1, 4029e8 <ferror@plt+0xa98>
  4025e8:	mov	x0, x20
  4025ec:	bl	401d90 <strcmp@plt>
  4025f0:	cbz	w0, 402a48 <ferror@plt+0xaf8>
  4025f4:	add	x19, x19, #0x8
  4025f8:	b	4025e0 <ferror@plt+0x690>
  4025fc:	cmp	w19, #0x56
  402600:	b.eq	402af0 <ferror@plt+0xba0>  // b.none
  402604:	cmp	w19, #0x61
  402608:	b.ne	402614 <ferror@plt+0x6c4>  // b.any
  40260c:	str	wzr, [sp, #336]
  402610:	b	40243c <ferror@plt+0x4ec>
  402614:	cmp	w19, #0x41
  402618:	b.ne	402b20 <ferror@plt+0xbd0>  // b.any
  40261c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402620:	ldr	x0, [x0, #680]
  402624:	str	x0, [sp, #328]
  402628:	b	40243c <ferror@plt+0x4ec>
  40262c:	cmp	w19, #0x68
  402630:	b.ne	402b20 <ferror@plt+0xbd0>  // b.any
  402634:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402638:	ldr	x19, [x0, #696]
  40263c:	mov	w2, #0x5                   	// #5
  402640:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402644:	add	x1, x1, #0xe08
  402648:	mov	x0, #0x0                   	// #0
  40264c:	bl	401ea0 <dcgettext@plt>
  402650:	mov	x1, x19
  402654:	bl	401aa0 <fputs@plt>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402660:	add	x1, x1, #0xe18
  402664:	mov	x0, #0x0                   	// #0
  402668:	bl	401ea0 <dcgettext@plt>
  40266c:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  402670:	ldr	x2, [x1, #712]
  402674:	mov	x1, x0
  402678:	mov	x0, x19
  40267c:	bl	401f00 <fprintf@plt>
  402680:	mov	x1, x19
  402684:	mov	w0, #0xa                   	// #10
  402688:	bl	401b40 <fputc@plt>
  40268c:	mov	w2, #0x5                   	// #5
  402690:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402694:	add	x1, x1, #0xe28
  402698:	mov	x0, #0x0                   	// #0
  40269c:	bl	401ea0 <dcgettext@plt>
  4026a0:	mov	x1, x19
  4026a4:	bl	401aa0 <fputs@plt>
  4026a8:	mov	w2, #0x5                   	// #5
  4026ac:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4026b0:	add	x1, x1, #0xe68
  4026b4:	mov	x0, #0x0                   	// #0
  4026b8:	bl	401ea0 <dcgettext@plt>
  4026bc:	mov	x1, x19
  4026c0:	bl	401aa0 <fputs@plt>
  4026c4:	mov	w2, #0x5                   	// #5
  4026c8:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4026cc:	add	x1, x1, #0xe78
  4026d0:	mov	x0, #0x0                   	// #0
  4026d4:	bl	401ea0 <dcgettext@plt>
  4026d8:	mov	x1, x19
  4026dc:	bl	401aa0 <fputs@plt>
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4026e8:	add	x1, x1, #0xec8
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	bl	401ea0 <dcgettext@plt>
  4026f4:	adrp	x2, 406000 <ferror@plt+0x40b0>
  4026f8:	add	x2, x2, #0xcd0
  4026fc:	mov	x1, x0
  402700:	mov	x0, x19
  402704:	bl	401f00 <fprintf@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402710:	add	x1, x1, #0xf38
  402714:	mov	x0, #0x0                   	// #0
  402718:	bl	401ea0 <dcgettext@plt>
  40271c:	mov	x1, x19
  402720:	bl	401aa0 <fputs@plt>
  402724:	mov	w2, #0x5                   	// #5
  402728:	adrp	x1, 406000 <ferror@plt+0x40b0>
  40272c:	add	x1, x1, #0xf78
  402730:	mov	x0, #0x0                   	// #0
  402734:	bl	401ea0 <dcgettext@plt>
  402738:	mov	x1, x19
  40273c:	bl	401aa0 <fputs@plt>
  402740:	mov	w2, #0x5                   	// #5
  402744:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402748:	add	x1, x1, #0xfb8
  40274c:	mov	x0, #0x0                   	// #0
  402750:	bl	401ea0 <dcgettext@plt>
  402754:	mov	x1, x19
  402758:	bl	401aa0 <fputs@plt>
  40275c:	mov	w2, #0x5                   	// #5
  402760:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402764:	add	x1, x1, #0xff0
  402768:	mov	x0, #0x0                   	// #0
  40276c:	bl	401ea0 <dcgettext@plt>
  402770:	mov	x1, x19
  402774:	bl	401aa0 <fputs@plt>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402780:	add	x1, x1, #0x28
  402784:	mov	x0, #0x0                   	// #0
  402788:	bl	401ea0 <dcgettext@plt>
  40278c:	mov	x1, x19
  402790:	bl	401aa0 <fputs@plt>
  402794:	mov	w2, #0x5                   	// #5
  402798:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40279c:	add	x1, x1, #0x58
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	bl	401ea0 <dcgettext@plt>
  4027a8:	mov	x1, x19
  4027ac:	bl	401aa0 <fputs@plt>
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4027b8:	add	x1, x1, #0x90
  4027bc:	mov	x0, #0x0                   	// #0
  4027c0:	bl	401ea0 <dcgettext@plt>
  4027c4:	mov	x1, x19
  4027c8:	bl	401aa0 <fputs@plt>
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4027d4:	add	x1, x1, #0xc0
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	bl	401ea0 <dcgettext@plt>
  4027e0:	mov	x1, x19
  4027e4:	bl	401aa0 <fputs@plt>
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4027f0:	add	x1, x1, #0xe8
  4027f4:	mov	x0, #0x0                   	// #0
  4027f8:	bl	401ea0 <dcgettext@plt>
  4027fc:	mov	x1, x19
  402800:	bl	401aa0 <fputs@plt>
  402804:	mov	w2, #0x5                   	// #5
  402808:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40280c:	add	x1, x1, #0x110
  402810:	mov	x0, #0x0                   	// #0
  402814:	bl	401ea0 <dcgettext@plt>
  402818:	mov	x1, x19
  40281c:	bl	401aa0 <fputs@plt>
  402820:	mov	x1, x19
  402824:	mov	w0, #0xa                   	// #10
  402828:	bl	401b40 <fputc@plt>
  40282c:	mov	w2, #0x5                   	// #5
  402830:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402834:	add	x1, x1, #0x140
  402838:	mov	x0, #0x0                   	// #0
  40283c:	bl	401ea0 <dcgettext@plt>
  402840:	mov	x19, x0
  402844:	mov	w2, #0x5                   	// #5
  402848:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40284c:	add	x1, x1, #0x158
  402850:	mov	x0, #0x0                   	// #0
  402854:	bl	401ea0 <dcgettext@plt>
  402858:	mov	x4, x0
  40285c:	adrp	x3, 407000 <ferror@plt+0x50b0>
  402860:	add	x3, x3, #0x168
  402864:	mov	x2, x19
  402868:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40286c:	add	x1, x1, #0x178
  402870:	adrp	x0, 407000 <ferror@plt+0x50b0>
  402874:	add	x0, x0, #0x188
  402878:	bl	401ed0 <printf@plt>
  40287c:	mov	w2, #0x5                   	// #5
  402880:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402884:	add	x1, x1, #0x1a0
  402888:	mov	x0, #0x0                   	// #0
  40288c:	bl	401ea0 <dcgettext@plt>
  402890:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402894:	add	x1, x1, #0x1c0
  402898:	bl	401ed0 <printf@plt>
  40289c:	mov	w0, #0x0                   	// #0
  4028a0:	bl	401ab0 <exit@plt>
  4028a4:	cmp	w19, #0x76
  4028a8:	b.eq	402ae0 <ferror@plt+0xb90>  // b.none
  4028ac:	b.le	4028dc <ferror@plt+0x98c>
  4028b0:	cmp	w19, #0x80
  4028b4:	b.eq	402a94 <ferror@plt+0xb44>  // b.none
  4028b8:	cmp	w19, #0x81
  4028bc:	b.ne	402b20 <ferror@plt+0xbd0>  // b.any
  4028c0:	add	x0, sp, #0x138
  4028c4:	bl	4020b0 <ferror@plt+0x160>
  4028c8:	mov	x19, x0
  4028cc:	cbz	x0, 402948 <ferror@plt+0x9f8>
  4028d0:	adrp	x20, 406000 <ferror@plt+0x40b0>
  4028d4:	add	x20, x20, #0xd68
  4028d8:	b	40297c <ferror@plt+0xa2c>
  4028dc:	cmp	w19, #0x74
  4028e0:	b.eq	402a60 <ferror@plt+0xb10>  // b.none
  4028e4:	cmp	w19, #0x75
  4028e8:	b.ne	4028f8 <ferror@plt+0x9a8>  // b.any
  4028ec:	mov	w0, #0x1                   	// #1
  4028f0:	str	w0, [sp, #336]
  4028f4:	b	40243c <ferror@plt+0x4ec>
  4028f8:	cmp	w19, #0x73
  4028fc:	b.ne	402b20 <ferror@plt+0xbd0>  // b.any
  402900:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402904:	ldr	x19, [x0, #680]
  402908:	mov	w2, #0x5                   	// #5
  40290c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402910:	add	x1, x1, #0xd90
  402914:	mov	x0, #0x0                   	// #0
  402918:	bl	401ea0 <dcgettext@plt>
  40291c:	mov	x1, x0
  402920:	mov	x0, x19
  402924:	bl	404254 <ferror@plt+0x2304>
  402928:	str	w0, [sp, #108]
  40292c:	b	40243c <ferror@plt+0x4ec>
  402930:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402934:	ldr	x25, [x0, #680]
  402938:	b	40243c <ferror@plt+0x4ec>
  40293c:	mov	w0, #0x2                   	// #2
  402940:	str	w0, [sp, #336]
  402944:	b	40243c <ferror@plt+0x4ec>
  402948:	mov	w2, #0x5                   	// #5
  40294c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402950:	add	x1, x1, #0xd50
  402954:	mov	x0, #0x0                   	// #0
  402958:	bl	401ea0 <dcgettext@plt>
  40295c:	adrp	x2, 406000 <ferror@plt+0x40b0>
  402960:	add	x2, x2, #0xc68
  402964:	mov	x1, x0
  402968:	mov	w0, #0x1                   	// #1
  40296c:	bl	401eb0 <errx@plt>
  402970:	mov	x0, x20
  402974:	bl	401ed0 <printf@plt>
  402978:	add	x19, x19, #0x8
  40297c:	ldr	x1, [x19]
  402980:	cbnz	x1, 402970 <ferror@plt+0xa20>
  402984:	mov	x19, #0x0                   	// #0
  402988:	adrp	x20, 407000 <ferror@plt+0x50b0>
  40298c:	add	x20, x20, #0x810
  402990:	add	x20, x20, #0x2a0
  402994:	adrp	x21, 406000 <ferror@plt+0x40b0>
  402998:	add	x21, x21, #0xd68
  40299c:	ldr	x1, [x20, x19, lsl #3]
  4029a0:	mov	x0, x21
  4029a4:	bl	401ed0 <printf@plt>
  4029a8:	add	x19, x19, #0x1
  4029ac:	cmp	x19, #0x5
  4029b0:	b.ne	40299c <ferror@plt+0xa4c>  // b.any
  4029b4:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4029b8:	ldr	x1, [x0, #696]
  4029bc:	mov	w0, #0xa                   	// #10
  4029c0:	bl	401b10 <putc@plt>
  4029c4:	mov	w26, #0x0                   	// #0
  4029c8:	mov	w0, w26
  4029cc:	ldp	x19, x20, [sp, #16]
  4029d0:	ldp	x21, x22, [sp, #32]
  4029d4:	ldp	x23, x24, [sp, #48]
  4029d8:	ldp	x25, x26, [sp, #64]
  4029dc:	ldp	x27, x28, [sp, #80]
  4029e0:	ldp	x29, x30, [sp], #368
  4029e4:	ret
  4029e8:	mov	x19, #0x0                   	// #0
  4029ec:	ldr	x1, [x27, x19, lsl #3]
  4029f0:	mov	x0, x20
  4029f4:	bl	401d90 <strcmp@plt>
  4029f8:	cbz	w0, 402a30 <ferror@plt+0xae0>
  4029fc:	add	x19, x19, #0x1
  402a00:	cmp	x19, #0x5
  402a04:	b.ne	4029ec <ferror@plt+0xa9c>  // b.any
  402a08:	mov	w2, #0x5                   	// #5
  402a0c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402a10:	add	x1, x1, #0xd70
  402a14:	mov	x0, #0x0                   	// #0
  402a18:	bl	401ea0 <dcgettext@plt>
  402a1c:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  402a20:	ldr	x2, [x1, #680]
  402a24:	mov	x1, x0
  402a28:	mov	w0, #0x1                   	// #1
  402a2c:	bl	401eb0 <errx@plt>
  402a30:	mov	w26, w19
  402a34:	tbnz	w19, #31, 402a08 <ferror@plt+0xab8>
  402a38:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402a3c:	ldr	x0, [x0, #680]
  402a40:	str	x0, [sp, #312]
  402a44:	b	40243c <ferror@plt+0x4ec>
  402a48:	mov	w26, #0x5                   	// #5
  402a4c:	b	402a38 <ferror@plt+0xae8>
  402a50:	ldrb	w0, [sp, #360]
  402a54:	orr	w0, w0, #0x2
  402a58:	strb	w0, [sp, #360]
  402a5c:	b	40243c <ferror@plt+0x4ec>
  402a60:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402a64:	ldr	x19, [x0, #680]
  402a68:	mov	w2, #0x5                   	// #5
  402a6c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402a70:	add	x1, x1, #0xdb0
  402a74:	mov	x0, #0x0                   	// #0
  402a78:	bl	401ea0 <dcgettext@plt>
  402a7c:	mov	x1, x0
  402a80:	mov	x0, x19
  402a84:	bl	404254 <ferror@plt+0x2304>
  402a88:	mov	w0, w0
  402a8c:	str	x0, [sp, #304]
  402a90:	b	40243c <ferror@plt+0x4ec>
  402a94:	add	x1, sp, #0xa0
  402a98:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402a9c:	ldr	x0, [x0, #680]
  402aa0:	bl	405730 <ferror@plt+0x37e0>
  402aa4:	tbnz	w0, #31, 402ab8 <ferror@plt+0xb68>
  402aa8:	ldr	x0, [sp, #160]
  402aac:	udiv	x0, x0, x28
  402ab0:	str	x0, [sp, #304]
  402ab4:	b	40243c <ferror@plt+0x4ec>
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402ac0:	add	x1, x1, #0xdc8
  402ac4:	mov	x0, #0x0                   	// #0
  402ac8:	bl	401ea0 <dcgettext@plt>
  402acc:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  402ad0:	ldr	x2, [x1, #680]
  402ad4:	mov	x1, x0
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	bl	401eb0 <errx@plt>
  402ae0:	ldrb	w0, [sp, #360]
  402ae4:	orr	w0, w0, #0x1
  402ae8:	strb	w0, [sp, #360]
  402aec:	b	40243c <ferror@plt+0x4ec>
  402af0:	mov	w2, #0x5                   	// #5
  402af4:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402af8:	add	x1, x1, #0xde0
  402afc:	mov	x0, #0x0                   	// #0
  402b00:	bl	401ea0 <dcgettext@plt>
  402b04:	adrp	x2, 406000 <ferror@plt+0x40b0>
  402b08:	add	x2, x2, #0xdf0
  402b0c:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  402b10:	ldr	x1, [x1, #712]
  402b14:	bl	401ed0 <printf@plt>
  402b18:	mov	w0, #0x0                   	// #0
  402b1c:	bl	401ab0 <exit@plt>
  402b20:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  402b24:	ldr	x19, [x0, #672]
  402b28:	mov	w2, #0x5                   	// #5
  402b2c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402b30:	add	x1, x1, #0x1d0
  402b34:	mov	x0, #0x0                   	// #0
  402b38:	bl	401ea0 <dcgettext@plt>
  402b3c:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  402b40:	ldr	x2, [x1, #712]
  402b44:	mov	x1, x0
  402b48:	mov	x0, x19
  402b4c:	bl	401f00 <fprintf@plt>
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	bl	401ab0 <exit@plt>
  402b58:	ldr	w0, [sp, #336]
  402b5c:	cbz	w0, 402d80 <ferror@plt+0xe30>
  402b60:	ldrb	w0, [sp, #360]
  402b64:	tbz	w0, #0, 402b98 <ferror@plt+0xc48>
  402b68:	ldr	w0, [sp, #336]
  402b6c:	cmp	w0, #0x1
  402b70:	b.eq	402e24 <ferror@plt+0xed4>  // b.none
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402b7c:	add	x1, x1, #0x268
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	bl	401ea0 <dcgettext@plt>
  402b88:	mov	x1, x0
  402b8c:	adrp	x0, 406000 <ferror@plt+0x40b0>
  402b90:	add	x0, x0, #0xd60
  402b94:	bl	401ed0 <printf@plt>
  402b98:	ldr	x0, [sp, #304]
  402b9c:	cmp	x0, #0x0
  402ba0:	ldr	w0, [sp, #108]
  402ba4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402ba8:	b.ne	402bb8 <ferror@plt+0xc68>  // b.any
  402bac:	sub	w0, w26, #0x3
  402bb0:	cmp	w0, #0x1
  402bb4:	b.hi	402e9c <ferror@plt+0xf4c>  // b.pmore
  402bb8:	str	xzr, [sp, #160]
  402bbc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402bc0:	add	x1, x1, #0x2c8
  402bc4:	mov	x0, x25
  402bc8:	bl	402164 <ferror@plt+0x214>
  402bcc:	cbz	x0, 402ef0 <ferror@plt+0xfa0>
  402bd0:	cbz	x25, 402ebc <ferror@plt+0xf6c>
  402bd4:	mov	x0, x25
  402bd8:	bl	401d00 <strdup@plt>
  402bdc:	cbz	x0, 402ee0 <ferror@plt+0xf90>
  402be0:	str	x0, [sp, #160]
  402be4:	mov	w1, #0x80000               	// #524288
  402be8:	ldr	x0, [sp, #160]
  402bec:	bl	401c10 <open@plt>
  402bf0:	mov	w20, w0
  402bf4:	tbnz	w0, #31, 402f08 <ferror@plt+0xfb8>
  402bf8:	ldr	x0, [sp, #160]
  402bfc:	bl	401dd0 <free@plt>
  402c00:	mov	w22, w26
  402c04:	sub	w21, w26, #0x1
  402c08:	cmp	w21, #0x1
  402c0c:	b.ls	402ca4 <ferror@plt+0xd54>  // b.plast
  402c10:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c14:	add	x1, x1, #0x330
  402c18:	mov	x0, x25
  402c1c:	bl	402164 <ferror@plt+0x214>
  402c20:	cmp	x0, #0x0
  402c24:	mov	x3, #0x5                   	// #5
  402c28:	csel	x3, x3, xzr, ne  // ne = any
  402c2c:	add	x3, x25, x3
  402c30:	adrp	x2, 407000 <ferror@plt+0x50b0>
  402c34:	add	x2, x2, #0x338
  402c38:	mov	x1, #0x80                  	// #128
  402c3c:	add	x0, sp, #0xa0
  402c40:	bl	401b80 <snprintf@plt>
  402c44:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c48:	add	x1, x1, #0x210
  402c4c:	add	x0, sp, #0xa0
  402c50:	bl	401be0 <fopen@plt>
  402c54:	mov	x23, x0
  402c58:	cbz	x0, 402f2c <ferror@plt+0xfdc>
  402c5c:	mov	x2, x0
  402c60:	mov	w1, #0x80                  	// #128
  402c64:	add	x0, sp, #0xa0
  402c68:	bl	401f10 <fgets@plt>
  402c6c:	mov	x24, x0
  402c70:	mov	x0, x23
  402c74:	bl	401bd0 <fclose@plt>
  402c78:	cbz	x24, 402f48 <ferror@plt+0xff8>
  402c7c:	mov	w1, #0xa                   	// #10
  402c80:	add	x0, sp, #0xa0
  402c84:	bl	401e40 <strchr@plt>
  402c88:	cbz	x0, 402f48 <ferror@plt+0xff8>
  402c8c:	strb	wzr, [x0]
  402c90:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c94:	add	x1, x1, #0x370
  402c98:	add	x0, sp, #0xa0
  402c9c:	bl	401d90 <strcmp@plt>
  402ca0:	cbnz	w0, 402f48 <ferror@plt+0xff8>
  402ca4:	stp	xzr, xzr, [sp, #160]
  402ca8:	stp	xzr, xzr, [sp, #176]
  402cac:	stp	xzr, xzr, [sp, #192]
  402cb0:	str	xzr, [sp, #208]
  402cb4:	ldr	w0, [sp, #336]
  402cb8:	cmp	w0, #0x1
  402cbc:	b.eq	402f6c <ferror@plt+0x101c>  // b.none
  402cc0:	bl	401c30 <tzset@plt>
  402cc4:	add	x2, sp, #0x78
  402cc8:	mov	x1, #0x7009                	// #28681
  402ccc:	movk	x1, #0x8024, lsl #16
  402cd0:	mov	w0, w20
  402cd4:	bl	401f30 <ioctl@plt>
  402cd8:	tbnz	w0, #31, 402fb0 <ferror@plt+0x1060>
  402cdc:	mov	x0, #0x0                   	// #0
  402ce0:	bl	401bf0 <time@plt>
  402ce4:	str	x0, [sp, #344]
  402ce8:	cmn	x0, #0x1
  402cec:	b.eq	402fd0 <ferror@plt+0x1080>  // b.none
  402cf0:	ldr	w0, [sp, #120]
  402cf4:	str	w0, [sp, #160]
  402cf8:	ldr	w0, [sp, #124]
  402cfc:	str	w0, [sp, #164]
  402d00:	ldr	w0, [sp, #128]
  402d04:	str	w0, [sp, #168]
  402d08:	ldr	w0, [sp, #132]
  402d0c:	str	w0, [sp, #172]
  402d10:	ldr	w0, [sp, #136]
  402d14:	str	w0, [sp, #176]
  402d18:	ldr	w0, [sp, #140]
  402d1c:	str	w0, [sp, #180]
  402d20:	mov	w0, #0xffffffff            	// #-1
  402d24:	str	w0, [sp, #192]
  402d28:	add	x0, sp, #0xa0
  402d2c:	bl	401d30 <mktime@plt>
  402d30:	str	x0, [sp, #352]
  402d34:	cmn	x0, #0x1
  402d38:	b.eq	402fec <ferror@plt+0x109c>  // b.none
  402d3c:	ldrb	w1, [sp, #360]
  402d40:	tbnz	w1, #0, 403008 <ferror@plt+0x10b8>
  402d44:	ldrb	w0, [sp, #360]
  402d48:	tbnz	w0, #0, 4030a4 <ferror@plt+0x1154>
  402d4c:	sub	w22, w22, #0x3
  402d50:	cmp	w22, #0x1
  402d54:	b.ls	4031ec <ferror@plt+0x129c>  // b.plast
  402d58:	ldr	x0, [sp, #304]
  402d5c:	cbz	x0, 403100 <ferror@plt+0x11b0>
  402d60:	ldr	x1, [sp, #344]
  402d64:	cmp	x0, x1
  402d68:	b.lt	4030d0 <ferror@plt+0x1180>  // b.tstop
  402d6c:	ldr	x2, [sp, #352]
  402d70:	sub	x1, x1, x2
  402d74:	sub	x0, x0, x1
  402d78:	str	x0, [sp, #304]
  402d7c:	b	403114 <ferror@plt+0x11c4>
  402d80:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d84:	add	x1, x1, #0x210
  402d88:	ldr	x0, [sp, #328]
  402d8c:	bl	401be0 <fopen@plt>
  402d90:	mov	x20, x0
  402d94:	cbz	x0, 402df4 <ferror@plt+0xea4>
  402d98:	bl	40548c <ferror@plt+0x353c>
  402d9c:	cbnz	w0, 402dec <ferror@plt+0xe9c>
  402da0:	mov	x0, x20
  402da4:	bl	40548c <ferror@plt+0x353c>
  402da8:	cbnz	w0, 402dec <ferror@plt+0xe9c>
  402dac:	mov	x2, x20
  402db0:	mov	w1, #0x8                   	// #8
  402db4:	add	x0, sp, #0xa0
  402db8:	bl	401f10 <fgets@plt>
  402dbc:	cbz	x0, 402e40 <ferror@plt+0xef0>
  402dc0:	mov	x2, #0x3                   	// #3
  402dc4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402dc8:	add	x1, x1, #0x218
  402dcc:	add	x0, sp, #0xa0
  402dd0:	bl	401c50 <strncmp@plt>
  402dd4:	cbnz	w0, 402e4c <ferror@plt+0xefc>
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	str	w0, [sp, #336]
  402de0:	mov	x0, x20
  402de4:	bl	401bd0 <fclose@plt>
  402de8:	b	402b60 <ferror@plt+0xc10>
  402dec:	mov	x0, x20
  402df0:	bl	401bd0 <fclose@plt>
  402df4:	mov	w2, #0x5                   	// #5
  402df8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402dfc:	add	x1, x1, #0x760
  402e00:	mov	x0, #0x0                   	// #0
  402e04:	bl	401ea0 <dcgettext@plt>
  402e08:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  402e0c:	ldr	x1, [x1, #712]
  402e10:	bl	401ed0 <printf@plt>
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	str	w0, [sp, #336]
  402e1c:	ldrb	w0, [sp, #360]
  402e20:	tbz	w0, #0, 402b98 <ferror@plt+0xc48>
  402e24:	mov	w2, #0x5                   	// #5
  402e28:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402e2c:	add	x1, x1, #0x250
  402e30:	mov	x0, #0x0                   	// #0
  402e34:	bl	401ea0 <dcgettext@plt>
  402e38:	mov	x1, x0
  402e3c:	b	402b8c <ferror@plt+0xc3c>
  402e40:	mov	x0, x20
  402e44:	bl	401bd0 <fclose@plt>
  402e48:	b	402df4 <ferror@plt+0xea4>
  402e4c:	mov	x2, #0x5                   	// #5
  402e50:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402e54:	add	x1, x1, #0x220
  402e58:	add	x0, sp, #0xa0
  402e5c:	bl	401c50 <strncmp@plt>
  402e60:	cbnz	w0, 402e70 <ferror@plt+0xf20>
  402e64:	mov	w0, #0x2                   	// #2
  402e68:	str	w0, [sp, #336]
  402e6c:	b	402de0 <ferror@plt+0xe90>
  402e70:	ldrb	w0, [sp, #360]
  402e74:	tbz	w0, #0, 402de0 <ferror@plt+0xe90>
  402e78:	mov	w2, #0x5                   	// #5
  402e7c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402e80:	add	x1, x1, #0x228
  402e84:	mov	x0, #0x0                   	// #0
  402e88:	bl	401ea0 <dcgettext@plt>
  402e8c:	add	x2, sp, #0xa0
  402e90:	ldr	x1, [sp, #328]
  402e94:	bl	401e60 <warnx@plt>
  402e98:	b	402de0 <ferror@plt+0xe90>
  402e9c:	mov	w2, #0x5                   	// #5
  402ea0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ea4:	add	x1, x1, #0x280
  402ea8:	mov	x0, #0x0                   	// #0
  402eac:	bl	401ea0 <dcgettext@plt>
  402eb0:	mov	x1, x0
  402eb4:	mov	w0, #0x1                   	// #1
  402eb8:	bl	401eb0 <errx@plt>
  402ebc:	adrp	x3, 407000 <ferror@plt+0x50b0>
  402ec0:	add	x3, x3, #0x810
  402ec4:	add	x3, x3, #0x2c8
  402ec8:	mov	w2, #0x4a                  	// #74
  402ecc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ed0:	add	x1, x1, #0x2d0
  402ed4:	adrp	x0, 407000 <ferror@plt+0x50b0>
  402ed8:	add	x0, x0, #0x2e8
  402edc:	bl	401ee0 <__assert_fail@plt>
  402ee0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ee4:	add	x1, x1, #0x2f0
  402ee8:	mov	w0, #0x1                   	// #1
  402eec:	bl	401f20 <err@plt>
  402ef0:	mov	x2, x25
  402ef4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ef8:	add	x1, x1, #0x308
  402efc:	add	x0, sp, #0xa0
  402f00:	bl	4021d8 <ferror@plt+0x288>
  402f04:	b	402be4 <ferror@plt+0xc94>
  402f08:	mov	w2, #0x5                   	// #5
  402f0c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f10:	add	x1, x1, #0x310
  402f14:	mov	x0, #0x0                   	// #0
  402f18:	bl	401ea0 <dcgettext@plt>
  402f1c:	ldr	x2, [sp, #160]
  402f20:	mov	x1, x0
  402f24:	mov	w0, #0x1                   	// #1
  402f28:	bl	401f20 <err@plt>
  402f2c:	mov	w2, #0x5                   	// #5
  402f30:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f34:	add	x1, x1, #0x360
  402f38:	mov	x0, #0x0                   	// #0
  402f3c:	bl	401ea0 <dcgettext@plt>
  402f40:	add	x1, sp, #0xa0
  402f44:	bl	401da0 <warn@plt>
  402f48:	mov	w2, #0x5                   	// #5
  402f4c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f50:	add	x1, x1, #0x378
  402f54:	mov	x0, #0x0                   	// #0
  402f58:	bl	401ea0 <dcgettext@plt>
  402f5c:	mov	x2, x25
  402f60:	mov	x1, x0
  402f64:	mov	w0, #0x1                   	// #1
  402f68:	bl	401eb0 <errx@plt>
  402f6c:	mov	w2, #0x1                   	// #1
  402f70:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f74:	add	x1, x1, #0x218
  402f78:	adrp	x0, 407000 <ferror@plt+0x50b0>
  402f7c:	add	x0, x0, #0x3a0
  402f80:	bl	401b00 <setenv@plt>
  402f84:	cbz	w0, 402cc0 <ferror@plt+0xd70>
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f90:	add	x1, x1, #0x3a8
  402f94:	mov	x0, #0x0                   	// #0
  402f98:	bl	401ea0 <dcgettext@plt>
  402f9c:	adrp	x2, 407000 <ferror@plt+0x50b0>
  402fa0:	add	x2, x2, #0x3a0
  402fa4:	mov	x1, x0
  402fa8:	mov	w0, #0x1                   	// #1
  402fac:	bl	401f20 <err@plt>
  402fb0:	mov	w2, #0x5                   	// #5
  402fb4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402fb8:	add	x1, x1, #0x3d8
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	bl	401ea0 <dcgettext@plt>
  402fc4:	bl	401da0 <warn@plt>
  402fc8:	mov	w0, #0x1                   	// #1
  402fcc:	bl	401ab0 <exit@plt>
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402fd8:	add	x1, x1, #0x3f0
  402fdc:	mov	x0, #0x0                   	// #0
  402fe0:	bl	401ea0 <dcgettext@plt>
  402fe4:	bl	401da0 <warn@plt>
  402fe8:	b	402fc8 <ferror@plt+0x1078>
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ff4:	add	x1, x1, #0x408
  402ff8:	mov	x0, #0x0                   	// #0
  402ffc:	bl	401ea0 <dcgettext@plt>
  403000:	bl	401da0 <warn@plt>
  403004:	b	402fc8 <ferror@plt+0x1078>
  403008:	ldr	x1, [sp, #344]
  40300c:	sub	x1, x1, x0
  403010:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403014:	add	x0, x0, #0x420
  403018:	bl	401ed0 <printf@plt>
  40301c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  403020:	ldr	x1, [x0, #704]
  403024:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403028:	add	x0, x0, #0x430
  40302c:	bl	401ed0 <printf@plt>
  403030:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  403034:	ldrsw	x1, [x0, #688]
  403038:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  40303c:	add	x0, x0, #0x2d0
  403040:	ldr	x1, [x0, x1, lsl #3]
  403044:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403048:	add	x0, x0, #0x440
  40304c:	bl	401ed0 <printf@plt>
  403050:	add	x1, sp, #0xa0
  403054:	add	x0, sp, #0x160
  403058:	bl	401cb0 <gmtime_r@plt>
  40305c:	ldr	x23, [sp, #344]
  403060:	add	x0, sp, #0x158
  403064:	bl	401ce0 <gmtime@plt>
  403068:	bl	401e90 <asctime@plt>
  40306c:	mov	x2, x0
  403070:	mov	x1, x23
  403074:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403078:	add	x0, x0, #0x450
  40307c:	bl	401ed0 <printf@plt>
  403080:	ldr	x23, [sp, #352]
  403084:	add	x0, sp, #0xa0
  403088:	bl	401e90 <asctime@plt>
  40308c:	mov	x2, x0
  403090:	mov	x1, x23
  403094:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403098:	add	x0, x0, #0x470
  40309c:	bl	401ed0 <printf@plt>
  4030a0:	b	402d44 <ferror@plt+0xdf4>
  4030a4:	mov	w2, #0x5                   	// #5
  4030a8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4030ac:	add	x1, x1, #0x490
  4030b0:	mov	x0, #0x0                   	// #0
  4030b4:	bl	401ea0 <dcgettext@plt>
  4030b8:	ldr	w4, [sp, #108]
  4030bc:	ldr	x3, [sp, #352]
  4030c0:	ldr	x2, [sp, #344]
  4030c4:	ldr	x1, [sp, #304]
  4030c8:	bl	401ed0 <printf@plt>
  4030cc:	b	402d4c <ferror@plt+0xdfc>
  4030d0:	mov	w2, #0x5                   	// #5
  4030d4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4030d8:	add	x1, x1, #0x4c8
  4030dc:	mov	x0, #0x0                   	// #0
  4030e0:	bl	401ea0 <dcgettext@plt>
  4030e4:	mov	x19, x0
  4030e8:	add	x0, sp, #0x130
  4030ec:	bl	401b50 <ctime@plt>
  4030f0:	mov	x2, x0
  4030f4:	mov	x1, x19
  4030f8:	mov	w0, #0x1                   	// #1
  4030fc:	bl	401eb0 <errx@plt>
  403100:	ldr	x0, [sp, #352]
  403104:	ldr	w1, [sp, #108]
  403108:	add	x0, x0, w1, uxtw
  40310c:	add	x0, x0, #0x1
  403110:	str	x0, [sp, #304]
  403114:	stp	xzr, xzr, [sp, #160]
  403118:	stp	xzr, xzr, [sp, #176]
  40311c:	str	xzr, [sp, #192]
  403120:	add	x0, sp, #0x130
  403124:	bl	401bc0 <localtime@plt>
  403128:	ldr	w1, [x0]
  40312c:	str	w1, [sp, #164]
  403130:	ldr	w1, [x0, #4]
  403134:	str	w1, [sp, #168]
  403138:	ldr	w1, [x0, #8]
  40313c:	str	w1, [sp, #172]
  403140:	ldr	w1, [x0, #12]
  403144:	str	w1, [sp, #176]
  403148:	ldr	w1, [x0, #16]
  40314c:	str	w1, [sp, #180]
  403150:	ldr	w0, [x0, #20]
  403154:	str	w0, [sp, #184]
  403158:	mov	w0, #0xffffffff            	// #-1
  40315c:	str	w0, [sp, #188]
  403160:	str	w0, [sp, #192]
  403164:	str	w0, [sp, #196]
  403168:	mov	w0, #0x1                   	// #1
  40316c:	strb	w0, [sp, #160]
  403170:	ldrb	w0, [sp, #360]
  403174:	tbz	w0, #1, 403230 <ferror@plt+0x12e0>
  403178:	cmp	w21, #0x1
  40317c:	b.ls	403268 <ferror@plt+0x1318>  // b.plast
  403180:	mov	w2, #0x5                   	// #5
  403184:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403188:	add	x1, x1, #0x528
  40318c:	mov	x0, #0x0                   	// #0
  403190:	bl	401ea0 <dcgettext@plt>
  403194:	mov	x21, x0
  403198:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  40319c:	ldr	x22, [x0, #712]
  4031a0:	ldr	x23, [sp, #312]
  4031a4:	add	x0, sp, #0x130
  4031a8:	bl	401b50 <ctime@plt>
  4031ac:	mov	x4, x0
  4031b0:	mov	x3, x25
  4031b4:	mov	x2, x23
  4031b8:	mov	x1, x22
  4031bc:	mov	x0, x21
  4031c0:	bl	401ed0 <printf@plt>
  4031c4:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4031c8:	ldr	x0, [x0, #696]
  4031cc:	bl	401e50 <fflush@plt>
  4031d0:	str	xzr, [sp, #160]
  4031d4:	mov	x0, #0x9680                	// #38528
  4031d8:	movk	x0, #0x98, lsl #16
  4031dc:	str	x0, [sp, #168]
  4031e0:	mov	x1, #0x0                   	// #0
  4031e4:	add	x0, sp, #0xa0
  4031e8:	bl	401e00 <nanosleep@plt>
  4031ec:	cmp	w26, #0x2
  4031f0:	b.eq	4034a4 <ferror@plt+0x1554>  // b.none
  4031f4:	b.gt	4032a8 <ferror@plt+0x1358>
  4031f8:	cbz	w26, 4033b0 <ferror@plt+0x1460>
  4031fc:	cmp	w26, #0x1
  403200:	b.ne	4035f0 <ferror@plt+0x16a0>  // b.any
  403204:	ldrb	w0, [sp, #360]
  403208:	tbnz	w0, #0, 403394 <ferror@plt+0x1444>
  40320c:	ldrb	w0, [sp, #360]
  403210:	orr	w0, w0, #0x2
  403214:	strb	w0, [sp, #360]
  403218:	mov	w26, #0x0                   	// #0
  40321c:	ldrb	w0, [sp, #360]
  403220:	tbz	w0, #1, 403798 <ferror@plt+0x1848>
  403224:	mov	w0, w20
  403228:	bl	401d10 <close@plt>
  40322c:	b	4029c8 <ferror@plt+0xa78>
  403230:	add	x2, sp, #0xa0
  403234:	mov	x1, #0x700f                	// #28687
  403238:	movk	x1, #0x4028, lsl #16
  40323c:	mov	w0, w20
  403240:	bl	401f30 <ioctl@plt>
  403244:	tbz	w0, #31, 403178 <ferror@plt+0x1228>
  403248:	mov	w2, #0x5                   	// #5
  40324c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403250:	add	x1, x1, #0x4e8
  403254:	mov	x0, #0x0                   	// #0
  403258:	bl	401ea0 <dcgettext@plt>
  40325c:	bl	401da0 <warn@plt>
  403260:	mov	w0, #0x1                   	// #1
  403264:	bl	401ab0 <exit@plt>
  403268:	mov	w2, #0x5                   	// #5
  40326c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403270:	add	x1, x1, #0x508
  403274:	mov	x0, #0x0                   	// #0
  403278:	bl	401ea0 <dcgettext@plt>
  40327c:	mov	x21, x0
  403280:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  403284:	ldr	x22, [x0, #712]
  403288:	add	x0, sp, #0x130
  40328c:	bl	401b50 <ctime@plt>
  403290:	mov	x3, x0
  403294:	mov	x2, x25
  403298:	mov	x1, x22
  40329c:	mov	x0, x21
  4032a0:	bl	401ed0 <printf@plt>
  4032a4:	b	4031c4 <ferror@plt+0x1274>
  4032a8:	cmp	w26, #0x3
  4032ac:	b.eq	403538 <ferror@plt+0x15e8>  // b.none
  4032b0:	cmp	w26, #0x4
  4032b4:	b.ne	4035f0 <ferror@plt+0x16a0>  // b.any
  4032b8:	ldrb	w0, [sp, #360]
  4032bc:	tbnz	w0, #0, 403568 <ferror@plt+0x1618>
  4032c0:	stp	xzr, xzr, [sp, #160]
  4032c4:	stp	xzr, xzr, [sp, #176]
  4032c8:	stp	xzr, xzr, [sp, #192]
  4032cc:	str	xzr, [sp, #208]
  4032d0:	add	x2, sp, #0x78
  4032d4:	mov	x1, #0x7010                	// #28688
  4032d8:	movk	x1, #0x8028, lsl #16
  4032dc:	mov	w0, w20
  4032e0:	bl	401f30 <ioctl@plt>
  4032e4:	tbnz	w0, #31, 403584 <ferror@plt+0x1634>
  4032e8:	ldrb	w0, [sp, #120]
  4032ec:	cmp	w0, #0x1
  4032f0:	b.ne	4035a0 <ferror@plt+0x1650>  // b.any
  4032f4:	ldr	w0, [sp, #144]
  4032f8:	cmn	w0, #0x1
  4032fc:	b.eq	4035a0 <ferror@plt+0x1650>  // b.none
  403300:	ldr	w1, [sp, #124]
  403304:	str	w1, [sp, #160]
  403308:	ldr	w1, [sp, #128]
  40330c:	str	w1, [sp, #164]
  403310:	ldr	w1, [sp, #132]
  403314:	str	w1, [sp, #168]
  403318:	ldr	w1, [sp, #136]
  40331c:	str	w1, [sp, #172]
  403320:	ldr	w1, [sp, #140]
  403324:	str	w1, [sp, #176]
  403328:	str	w0, [sp, #180]
  40332c:	mov	w0, #0xffffffff            	// #-1
  403330:	str	w0, [sp, #192]
  403334:	add	x0, sp, #0xa0
  403338:	bl	401d30 <mktime@plt>
  40333c:	mov	x1, x0
  403340:	str	x0, [sp, #112]
  403344:	cmn	x0, #0x1
  403348:	b.eq	4035d4 <ferror@plt+0x1684>  // b.none
  40334c:	ldr	x0, [sp, #344]
  403350:	ldr	x2, [sp, #352]
  403354:	sub	x0, x0, x2
  403358:	add	x0, x0, x1
  40335c:	str	x0, [sp, #112]
  403360:	mov	w2, #0x5                   	// #5
  403364:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403368:	add	x1, x1, #0x6e0
  40336c:	mov	x0, #0x0                   	// #0
  403370:	bl	401ea0 <dcgettext@plt>
  403374:	mov	x19, x0
  403378:	add	x0, sp, #0x70
  40337c:	bl	401b50 <ctime@plt>
  403380:	mov	x1, x0
  403384:	mov	x0, x19
  403388:	bl	401ed0 <printf@plt>
  40338c:	mov	w19, #0x0                   	// #0
  403390:	b	4035bc <ferror@plt+0x166c>
  403394:	mov	w2, #0x5                   	// #5
  403398:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40339c:	add	x1, x1, #0x550
  4033a0:	mov	x0, #0x0                   	// #0
  4033a4:	bl	401ea0 <dcgettext@plt>
  4033a8:	bl	401ed0 <printf@plt>
  4033ac:	b	40320c <ferror@plt+0x12bc>
  4033b0:	mov	w1, #0x1                   	// #1
  4033b4:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4033b8:	add	x0, x0, #0x570
  4033bc:	bl	401d50 <access@plt>
  4033c0:	cbnz	w0, 403438 <ferror@plt+0x14e8>
  4033c4:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4033c8:	add	x0, x0, #0x570
  4033cc:	str	x0, [sp, #160]
  4033d0:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4033d4:	add	x0, x0, #0x580
  4033d8:	str	x0, [sp, #168]
  4033dc:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4033e0:	add	x0, x0, #0x588
  4033e4:	str	x0, [sp, #176]
  4033e8:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4033ec:	add	x0, x0, #0x590
  4033f0:	str	x0, [sp, #184]
  4033f4:	str	xzr, [sp, #192]
  4033f8:	ldrb	w0, [sp, #360]
  4033fc:	tbnz	w0, #0, 403484 <ferror@plt+0x1534>
  403400:	ldrb	w0, [sp, #360]
  403404:	tbnz	w0, #1, 40321c <ferror@plt+0x12cc>
  403408:	add	x1, sp, #0xa0
  40340c:	ldr	x0, [sp, #160]
  403410:	bl	401cd0 <execv@plt>
  403414:	mov	w2, #0x5                   	// #5
  403418:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40341c:	add	x1, x1, #0x5f0
  403420:	mov	x0, #0x0                   	// #0
  403424:	bl	401ea0 <dcgettext@plt>
  403428:	ldr	x1, [sp, #160]
  40342c:	bl	401da0 <warn@plt>
  403430:	mov	w26, #0x7f                  	// #127
  403434:	b	40321c <ferror@plt+0x12cc>
  403438:	mov	w1, #0x1                   	// #1
  40343c:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403440:	add	x0, x0, #0x598
  403444:	bl	401d50 <access@plt>
  403448:	cbnz	w0, 403460 <ferror@plt+0x1510>
  40344c:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403450:	add	x0, x0, #0x598
  403454:	str	x0, [sp, #160]
  403458:	str	xzr, [sp, #168]
  40345c:	b	4033f8 <ferror@plt+0x14a8>
  403460:	str	xzr, [sp, #160]
  403464:	mov	w2, #0x5                   	// #5
  403468:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40346c:	add	x1, x1, #0x5a8
  403470:	mov	x0, #0x0                   	// #0
  403474:	bl	401ea0 <dcgettext@plt>
  403478:	bl	401da0 <warn@plt>
  40347c:	mov	w26, #0x7f                  	// #127
  403480:	b	40321c <ferror@plt+0x12cc>
  403484:	mov	w2, #0x5                   	// #5
  403488:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40348c:	add	x1, x1, #0x5c8
  403490:	mov	x0, #0x0                   	// #0
  403494:	bl	401ea0 <dcgettext@plt>
  403498:	ldr	x1, [sp, #160]
  40349c:	bl	401ed0 <printf@plt>
  4034a0:	b	403400 <ferror@plt+0x14b0>
  4034a4:	ldrb	w0, [sp, #360]
  4034a8:	tbnz	w0, #0, 4034c4 <ferror@plt+0x1574>
  4034ac:	ldrb	w0, [sp, #360]
  4034b0:	tbnz	w0, #1, 4034f8 <ferror@plt+0x15a8>
  4034b4:	mov	x19, #0x8                   	// #8
  4034b8:	adrp	x21, 407000 <ferror@plt+0x50b0>
  4034bc:	add	x21, x21, #0x638
  4034c0:	b	403518 <ferror@plt+0x15c8>
  4034c4:	mov	w2, #0x5                   	// #5
  4034c8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4034cc:	add	x1, x1, #0x608
  4034d0:	mov	x0, #0x0                   	// #0
  4034d4:	bl	401ea0 <dcgettext@plt>
  4034d8:	bl	401ed0 <printf@plt>
  4034dc:	b	4034ac <ferror@plt+0x155c>
  4034e0:	mov	w2, #0x5                   	// #5
  4034e4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4034e8:	add	x1, x1, #0x628
  4034ec:	mov	x0, #0x0                   	// #0
  4034f0:	bl	401ea0 <dcgettext@plt>
  4034f4:	bl	401da0 <warn@plt>
  4034f8:	mov	w26, #0x0                   	// #0
  4034fc:	b	40321c <ferror@plt+0x12cc>
  403500:	ldr	x2, [sp, #160]
  403504:	mov	x1, x25
  403508:	mov	x0, x21
  40350c:	bl	401ed0 <printf@plt>
  403510:	ldr	x0, [sp, #160]
  403514:	tbnz	w0, #5, 4034f8 <ferror@plt+0x15a8>
  403518:	mov	x2, x19
  40351c:	add	x1, sp, #0xa0
  403520:	mov	w0, w20
  403524:	bl	401e70 <read@plt>
  403528:	tbnz	w0, #31, 4034e0 <ferror@plt+0x1590>
  40352c:	ldrb	w0, [sp, #360]
  403530:	tbz	w0, #0, 403510 <ferror@plt+0x15c0>
  403534:	b	403500 <ferror@plt+0x15b0>
  403538:	ldrb	w0, [sp, #360]
  40353c:	tbnz	w0, #0, 403548 <ferror@plt+0x15f8>
  403540:	mov	w26, #0x0                   	// #0
  403544:	b	40321c <ferror@plt+0x12cc>
  403548:	mov	w2, #0x5                   	// #5
  40354c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403550:	add	x1, x1, #0x648
  403554:	mov	x0, #0x0                   	// #0
  403558:	bl	401ea0 <dcgettext@plt>
  40355c:	bl	401ed0 <printf@plt>
  403560:	mov	w26, #0x0                   	// #0
  403564:	b	40321c <ferror@plt+0x12cc>
  403568:	mov	w2, #0x5                   	// #5
  40356c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403570:	add	x1, x1, #0x670
  403574:	mov	x0, #0x0                   	// #0
  403578:	bl	401ea0 <dcgettext@plt>
  40357c:	bl	401ed0 <printf@plt>
  403580:	b	4032c0 <ferror@plt+0x1370>
  403584:	mov	w2, #0x5                   	// #5
  403588:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40358c:	add	x1, x1, #0x6a0
  403590:	mov	x0, #0x0                   	// #0
  403594:	bl	401ea0 <dcgettext@plt>
  403598:	bl	401da0 <warn@plt>
  40359c:	b	4035bc <ferror@plt+0x166c>
  4035a0:	mov	w2, #0x5                   	// #5
  4035a4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4035a8:	add	x1, x1, #0x6b8
  4035ac:	mov	x0, #0x0                   	// #0
  4035b0:	bl	401ea0 <dcgettext@plt>
  4035b4:	bl	401ed0 <printf@plt>
  4035b8:	mov	w19, #0x0                   	// #0
  4035bc:	cmp	w19, #0x0
  4035c0:	cset	w26, ne  // ne = any
  4035c4:	ldrb	w0, [sp, #360]
  4035c8:	orr	w0, w0, #0x2
  4035cc:	strb	w0, [sp, #360]
  4035d0:	b	40321c <ferror@plt+0x12cc>
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4035dc:	add	x1, x1, #0x6c8
  4035e0:	mov	x0, #0x0                   	// #0
  4035e4:	bl	401ea0 <dcgettext@plt>
  4035e8:	bl	401da0 <warn@plt>
  4035ec:	b	4035bc <ferror@plt+0x166c>
  4035f0:	ldrb	w0, [sp, #360]
  4035f4:	tbnz	w0, #0, 403668 <ferror@plt+0x1718>
  4035f8:	bl	401de0 <sync@plt>
  4035fc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403600:	add	x1, x1, #0x718
  403604:	adrp	x0, 406000 <ferror@plt+0x40b0>
  403608:	add	x0, x0, #0xc68
  40360c:	bl	401be0 <fopen@plt>
  403610:	mov	x19, x0
  403614:	cbz	x0, 403688 <ferror@plt+0x1738>
  403618:	ldrb	w0, [sp, #360]
  40361c:	tbz	w0, #1, 4036b0 <ferror@plt+0x1760>
  403620:	mov	x0, x19
  403624:	bl	401b70 <__fpending@plt>
  403628:	mov	x22, x0
  40362c:	mov	x0, x19
  403630:	bl	401f50 <ferror@plt>
  403634:	mov	w21, w0
  403638:	mov	x0, x19
  40363c:	bl	401bd0 <fclose@plt>
  403640:	mov	w26, w0
  403644:	cbnz	w21, 403760 <ferror@plt+0x1810>
  403648:	cbz	w0, 40321c <ferror@plt+0x12cc>
  40364c:	cbnz	x22, 403778 <ferror@plt+0x1828>
  403650:	bl	401ef0 <__errno_location@plt>
  403654:	ldr	w0, [x0]
  403658:	cmp	w0, #0x9
  40365c:	b.ne	403778 <ferror@plt+0x1828>  // b.any
  403660:	mov	w26, w21
  403664:	b	40321c <ferror@plt+0x12cc>
  403668:	mov	w2, #0x5                   	// #5
  40366c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403670:	add	x1, x1, #0x6f0
  403674:	mov	x0, #0x0                   	// #0
  403678:	bl	401ea0 <dcgettext@plt>
  40367c:	ldr	x1, [sp, #312]
  403680:	bl	401ed0 <printf@plt>
  403684:	b	4035f8 <ferror@plt+0x16a8>
  403688:	mov	w2, #0x5                   	// #5
  40368c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403690:	add	x1, x1, #0x360
  403694:	mov	x0, #0x0                   	// #0
  403698:	bl	401ea0 <dcgettext@plt>
  40369c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4036a0:	add	x1, x1, #0xc68
  4036a4:	bl	401da0 <warn@plt>
  4036a8:	mov	w26, #0x0                   	// #0
  4036ac:	b	40321c <ferror@plt+0x12cc>
  4036b0:	mov	w0, #0x0                   	// #0
  4036b4:	bl	401e80 <isatty@plt>
  4036b8:	cbnz	w0, 4036dc <ferror@plt+0x178c>
  4036bc:	ldr	x2, [sp, #312]
  4036c0:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4036c4:	add	x1, x1, #0xde8
  4036c8:	mov	x0, x19
  4036cc:	bl	401f00 <fprintf@plt>
  4036d0:	mov	x0, x19
  4036d4:	bl	401e50 <fflush@plt>
  4036d8:	b	403620 <ferror@plt+0x16d0>
  4036dc:	str	xzr, [sp, #120]
  4036e0:	mov	w0, #0x1                   	// #1
  4036e4:	strh	w0, [sp, #124]
  4036e8:	mov	w22, #0x8                   	// #8
  4036ec:	adrp	x21, 407000 <ferror@plt+0x50b0>
  4036f0:	add	x21, x21, #0x720
  4036f4:	mov	x23, #0xb280                	// #45696
  4036f8:	movk	x23, #0xee6, lsl #16
  4036fc:	b	40373c <ferror@plt+0x17ec>
  403700:	mov	w2, #0x5                   	// #5
  403704:	mov	x1, x21
  403708:	mov	x0, #0x0                   	// #0
  40370c:	bl	401ea0 <dcgettext@plt>
  403710:	bl	401e60 <warnx@plt>
  403714:	str	xzr, [sp, #160]
  403718:	str	x23, [sp, #168]
  40371c:	mov	x1, #0x0                   	// #0
  403720:	add	x0, sp, #0xa0
  403724:	bl	401e00 <nanosleep@plt>
  403728:	mov	w1, #0x0                   	// #0
  40372c:	mov	w0, #0x0                   	// #0
  403730:	bl	401a60 <tcflush@plt>
  403734:	subs	w22, w22, #0x1
  403738:	b.eq	4036bc <ferror@plt+0x176c>  // b.none
  40373c:	mov	w2, #0xa                   	// #10
  403740:	mov	x1, #0x1                   	// #1
  403744:	add	x0, sp, #0x78
  403748:	bl	401c20 <poll@plt>
  40374c:	cmp	w0, #0x1
  403750:	b.ne	4036bc <ferror@plt+0x176c>  // b.any
  403754:	ldrb	w0, [sp, #360]
  403758:	tbz	w0, #0, 403714 <ferror@plt+0x17c4>
  40375c:	b	403700 <ferror@plt+0x17b0>
  403760:	cbnz	w0, 403778 <ferror@plt+0x1828>
  403764:	bl	401ef0 <__errno_location@plt>
  403768:	ldr	w1, [x0]
  40376c:	cmp	w1, #0x20
  403770:	b.eq	403778 <ferror@plt+0x1828>  // b.none
  403774:	str	wzr, [x0]
  403778:	mov	w2, #0x5                   	// #5
  40377c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  403780:	add	x1, x1, #0xca0
  403784:	mov	x0, #0x0                   	// #0
  403788:	bl	401ea0 <dcgettext@plt>
  40378c:	mov	x1, x0
  403790:	mov	w0, #0x1                   	// #1
  403794:	bl	401eb0 <errx@plt>
  403798:	add	x2, sp, #0xa0
  40379c:	mov	x1, #0x7010                	// #28688
  4037a0:	movk	x1, #0x8028, lsl #16
  4037a4:	mov	w0, w20
  4037a8:	bl	401f30 <ioctl@plt>
  4037ac:	tbnz	w0, #31, 4037ec <ferror@plt+0x189c>
  4037b0:	strb	wzr, [sp, #160]
  4037b4:	add	x2, sp, #0xa0
  4037b8:	mov	x1, #0x700f                	// #28687
  4037bc:	movk	x1, #0x4028, lsl #16
  4037c0:	mov	w0, w20
  4037c4:	bl	401f30 <ioctl@plt>
  4037c8:	tbz	w0, #31, 403224 <ferror@plt+0x12d4>
  4037cc:	mov	w2, #0x5                   	// #5
  4037d0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4037d4:	add	x1, x1, #0x738
  4037d8:	mov	x0, #0x0                   	// #0
  4037dc:	bl	401ea0 <dcgettext@plt>
  4037e0:	bl	401da0 <warn@plt>
  4037e4:	mov	w26, #0x1                   	// #1
  4037e8:	b	403224 <ferror@plt+0x12d4>
  4037ec:	mov	w2, #0x5                   	// #5
  4037f0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4037f4:	add	x1, x1, #0x6a0
  4037f8:	mov	x0, #0x0                   	// #0
  4037fc:	bl	401ea0 <dcgettext@plt>
  403800:	bl	401da0 <warn@plt>
  403804:	mov	w26, #0x1                   	// #1
  403808:	b	403224 <ferror@plt+0x12d4>
  40380c:	str	xzr, [x1]
  403810:	cbnz	x0, 40381c <ferror@plt+0x18cc>
  403814:	b	403874 <ferror@plt+0x1924>
  403818:	add	x0, x0, #0x1
  40381c:	ldrsb	w2, [x0]
  403820:	cmp	w2, #0x2f
  403824:	b.ne	403834 <ferror@plt+0x18e4>  // b.any
  403828:	ldrsb	w2, [x0, #1]
  40382c:	cmp	w2, #0x2f
  403830:	b.eq	403818 <ferror@plt+0x18c8>  // b.none
  403834:	ldrsb	w2, [x0]
  403838:	cbz	w2, 403878 <ferror@plt+0x1928>
  40383c:	mov	x2, #0x1                   	// #1
  403840:	str	x2, [x1]
  403844:	add	x3, x0, x2
  403848:	ldrsb	w2, [x0, #1]
  40384c:	cmp	w2, #0x2f
  403850:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403854:	b.eq	403874 <ferror@plt+0x1924>  // b.none
  403858:	ldr	x2, [x1]
  40385c:	add	x2, x2, #0x1
  403860:	str	x2, [x1]
  403864:	ldrsb	w2, [x3, #1]!
  403868:	cmp	w2, #0x2f
  40386c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403870:	b.ne	403858 <ferror@plt+0x1908>  // b.any
  403874:	ret
  403878:	mov	x0, #0x0                   	// #0
  40387c:	b	403874 <ferror@plt+0x1924>
  403880:	stp	x29, x30, [sp, #-80]!
  403884:	mov	x29, sp
  403888:	stp	x19, x20, [sp, #16]
  40388c:	stp	x21, x22, [sp, #32]
  403890:	stp	x23, x24, [sp, #48]
  403894:	mov	x24, x1
  403898:	ldrsb	w1, [x0]
  40389c:	cbz	w1, 40391c <ferror@plt+0x19cc>
  4038a0:	str	x25, [sp, #64]
  4038a4:	mov	x19, #0x1                   	// #1
  4038a8:	mov	w21, #0x0                   	// #0
  4038ac:	mov	w23, #0x0                   	// #0
  4038b0:	mov	w25, #0x1                   	// #1
  4038b4:	sub	x22, x0, #0x1
  4038b8:	b	4038d0 <ferror@plt+0x1980>
  4038bc:	mov	w21, w23
  4038c0:	mov	w20, w19
  4038c4:	add	x19, x19, #0x1
  4038c8:	ldrsb	w1, [x22, x19]
  4038cc:	cbz	w1, 4038fc <ferror@plt+0x19ac>
  4038d0:	sub	w20, w19, #0x1
  4038d4:	cbnz	w21, 4038bc <ferror@plt+0x196c>
  4038d8:	cmp	w1, #0x5c
  4038dc:	b.eq	4038f4 <ferror@plt+0x19a4>  // b.none
  4038e0:	mov	x0, x24
  4038e4:	bl	401e40 <strchr@plt>
  4038e8:	cbz	x0, 4038c0 <ferror@plt+0x1970>
  4038ec:	ldr	x25, [sp, #64]
  4038f0:	b	403900 <ferror@plt+0x19b0>
  4038f4:	mov	w21, w25
  4038f8:	b	4038c0 <ferror@plt+0x1970>
  4038fc:	ldr	x25, [sp, #64]
  403900:	sub	w0, w20, w21
  403904:	sxtw	x0, w0
  403908:	ldp	x19, x20, [sp, #16]
  40390c:	ldp	x21, x22, [sp, #32]
  403910:	ldp	x23, x24, [sp, #48]
  403914:	ldp	x29, x30, [sp], #80
  403918:	ret
  40391c:	mov	w20, #0x0                   	// #0
  403920:	mov	w21, #0x0                   	// #0
  403924:	b	403900 <ferror@plt+0x19b0>
  403928:	stp	x29, x30, [sp, #-64]!
  40392c:	mov	x29, sp
  403930:	stp	x19, x20, [sp, #16]
  403934:	stp	x21, x22, [sp, #32]
  403938:	mov	x19, x0
  40393c:	mov	x22, x1
  403940:	mov	w21, w2
  403944:	str	xzr, [sp, #56]
  403948:	bl	401ef0 <__errno_location@plt>
  40394c:	str	wzr, [x0]
  403950:	cbz	x19, 403960 <ferror@plt+0x1a10>
  403954:	mov	x20, x0
  403958:	ldrsb	w0, [x19]
  40395c:	cbnz	w0, 40397c <ferror@plt+0x1a2c>
  403960:	mov	x3, x19
  403964:	mov	x2, x22
  403968:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40396c:	add	x1, x1, #0xae0
  403970:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  403974:	ldr	w0, [x0, #664]
  403978:	bl	401eb0 <errx@plt>
  40397c:	mov	w3, #0x0                   	// #0
  403980:	mov	w2, w21
  403984:	add	x1, sp, #0x38
  403988:	mov	x0, x19
  40398c:	bl	401cc0 <__strtoul_internal@plt>
  403990:	ldr	w1, [x20]
  403994:	cbnz	w1, 4039c0 <ferror@plt+0x1a70>
  403998:	ldr	x1, [sp, #56]
  40399c:	cmp	x1, x19
  4039a0:	b.eq	403960 <ferror@plt+0x1a10>  // b.none
  4039a4:	cbz	x1, 4039b0 <ferror@plt+0x1a60>
  4039a8:	ldrsb	w1, [x1]
  4039ac:	cbnz	w1, 403960 <ferror@plt+0x1a10>
  4039b0:	ldp	x19, x20, [sp, #16]
  4039b4:	ldp	x21, x22, [sp, #32]
  4039b8:	ldp	x29, x30, [sp], #64
  4039bc:	ret
  4039c0:	cmp	w1, #0x22
  4039c4:	b.ne	403960 <ferror@plt+0x1a10>  // b.any
  4039c8:	mov	x3, x19
  4039cc:	mov	x2, x22
  4039d0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4039d4:	add	x1, x1, #0xae0
  4039d8:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4039dc:	ldr	w0, [x0, #664]
  4039e0:	bl	401f20 <err@plt>
  4039e4:	stp	x29, x30, [sp, #-32]!
  4039e8:	mov	x29, sp
  4039ec:	stp	x19, x20, [sp, #16]
  4039f0:	mov	x20, x0
  4039f4:	mov	x19, x1
  4039f8:	bl	403928 <ferror@plt+0x19d8>
  4039fc:	mov	x1, #0xffffffff            	// #4294967295
  403a00:	cmp	x0, x1
  403a04:	b.hi	403a14 <ferror@plt+0x1ac4>  // b.pmore
  403a08:	ldp	x19, x20, [sp, #16]
  403a0c:	ldp	x29, x30, [sp], #32
  403a10:	ret
  403a14:	bl	401ef0 <__errno_location@plt>
  403a18:	mov	w1, #0x22                  	// #34
  403a1c:	str	w1, [x0]
  403a20:	mov	x3, x20
  403a24:	mov	x2, x19
  403a28:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403a2c:	add	x1, x1, #0xae0
  403a30:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  403a34:	ldr	w0, [x0, #664]
  403a38:	bl	401f20 <err@plt>
  403a3c:	stp	x29, x30, [sp, #-32]!
  403a40:	mov	x29, sp
  403a44:	stp	x19, x20, [sp, #16]
  403a48:	mov	x20, x0
  403a4c:	mov	x19, x1
  403a50:	bl	4039e4 <ferror@plt+0x1a94>
  403a54:	mov	w1, #0xffff                	// #65535
  403a58:	cmp	w0, w1
  403a5c:	b.hi	403a6c <ferror@plt+0x1b1c>  // b.pmore
  403a60:	ldp	x19, x20, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #32
  403a68:	ret
  403a6c:	bl	401ef0 <__errno_location@plt>
  403a70:	mov	w1, #0x22                  	// #34
  403a74:	str	w1, [x0]
  403a78:	mov	x3, x20
  403a7c:	mov	x2, x19
  403a80:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403a84:	add	x1, x1, #0xae0
  403a88:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  403a8c:	ldr	w0, [x0, #664]
  403a90:	bl	401f20 <err@plt>
  403a94:	adrp	x1, 41a000 <ferror@plt+0x180b0>
  403a98:	str	w0, [x1, #664]
  403a9c:	ret
  403aa0:	stp	x29, x30, [sp, #-128]!
  403aa4:	mov	x29, sp
  403aa8:	stp	x19, x20, [sp, #16]
  403aac:	str	xzr, [x1]
  403ab0:	cbz	x0, 403ec0 <ferror@plt+0x1f70>
  403ab4:	stp	x21, x22, [sp, #32]
  403ab8:	mov	x19, x0
  403abc:	mov	x21, x1
  403ac0:	mov	x22, x2
  403ac4:	ldrsb	w0, [x0]
  403ac8:	cbz	w0, 403ec8 <ferror@plt+0x1f78>
  403acc:	stp	x23, x24, [sp, #48]
  403ad0:	bl	401db0 <__ctype_b_loc@plt>
  403ad4:	mov	x24, x0
  403ad8:	ldr	x4, [x0]
  403adc:	mov	x1, x19
  403ae0:	ldrsb	w2, [x1]
  403ae4:	and	x0, x2, #0xff
  403ae8:	ldrh	w3, [x4, x0, lsl #1]
  403aec:	tbz	w3, #13, 403af8 <ferror@plt+0x1ba8>
  403af0:	add	x1, x1, #0x1
  403af4:	b	403ae0 <ferror@plt+0x1b90>
  403af8:	cmp	w2, #0x2d
  403afc:	b.eq	403eec <ferror@plt+0x1f9c>  // b.none
  403b00:	stp	x25, x26, [sp, #64]
  403b04:	bl	401ef0 <__errno_location@plt>
  403b08:	mov	x25, x0
  403b0c:	str	wzr, [x0]
  403b10:	str	xzr, [sp, #120]
  403b14:	mov	w3, #0x0                   	// #0
  403b18:	mov	w2, #0x0                   	// #0
  403b1c:	add	x1, sp, #0x78
  403b20:	mov	x0, x19
  403b24:	bl	401cc0 <__strtoul_internal@plt>
  403b28:	mov	x26, x0
  403b2c:	ldr	x20, [sp, #120]
  403b30:	cmp	x20, x19
  403b34:	b.eq	403b70 <ferror@plt+0x1c20>  // b.none
  403b38:	ldr	w0, [x25]
  403b3c:	cbz	w0, 403b4c <ferror@plt+0x1bfc>
  403b40:	sub	x1, x26, #0x1
  403b44:	cmn	x1, #0x3
  403b48:	b.hi	403b8c <ferror@plt+0x1c3c>  // b.pmore
  403b4c:	cbz	x20, 403e8c <ferror@plt+0x1f3c>
  403b50:	ldrsb	w0, [x20]
  403b54:	cbz	w0, 403e94 <ferror@plt+0x1f44>
  403b58:	stp	x27, x28, [sp, #80]
  403b5c:	mov	w19, #0x0                   	// #0
  403b60:	mov	x27, #0x0                   	// #0
  403b64:	add	x0, sp, #0x78
  403b68:	str	x0, [sp, #104]
  403b6c:	b	403c78 <ferror@plt+0x1d28>
  403b70:	ldr	w0, [x25]
  403b74:	mov	w20, #0xffffffea            	// #-22
  403b78:	cbnz	w0, 403b8c <ferror@plt+0x1c3c>
  403b7c:	ldp	x21, x22, [sp, #32]
  403b80:	ldp	x23, x24, [sp, #48]
  403b84:	ldp	x25, x26, [sp, #64]
  403b88:	b	403ed0 <ferror@plt+0x1f80>
  403b8c:	neg	w20, w0
  403b90:	b	403e9c <ferror@plt+0x1f4c>
  403b94:	ldrsb	w0, [x20, #2]
  403b98:	and	w0, w0, #0xffffffdf
  403b9c:	cmp	w0, #0x42
  403ba0:	b.ne	403c98 <ferror@plt+0x1d48>  // b.any
  403ba4:	ldrsb	w0, [x20, #3]
  403ba8:	cbnz	w0, 403c98 <ferror@plt+0x1d48>
  403bac:	mov	w23, #0x400                 	// #1024
  403bb0:	b	403bbc <ferror@plt+0x1c6c>
  403bb4:	cbnz	w0, 403c98 <ferror@plt+0x1d48>
  403bb8:	mov	w23, #0x400                 	// #1024
  403bbc:	ldrsb	w20, [x20]
  403bc0:	mov	w1, w20
  403bc4:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403bc8:	add	x0, x0, #0xaf0
  403bcc:	bl	401e40 <strchr@plt>
  403bd0:	cbz	x0, 403d74 <ferror@plt+0x1e24>
  403bd4:	adrp	x2, 407000 <ferror@plt+0x50b0>
  403bd8:	add	x2, x2, #0xaf0
  403bdc:	sub	x0, x0, x2
  403be0:	add	w2, w0, #0x1
  403be4:	cbz	w2, 403f8c <ferror@plt+0x203c>
  403be8:	sxtw	x3, w23
  403bec:	umulh	x0, x26, x3
  403bf0:	cbnz	x0, 403dbc <ferror@plt+0x1e6c>
  403bf4:	sub	w1, w2, #0x2
  403bf8:	mul	x26, x26, x3
  403bfc:	cmn	w1, #0x1
  403c00:	b.eq	403d9c <ferror@plt+0x1e4c>  // b.none
  403c04:	umulh	x0, x26, x3
  403c08:	sub	w1, w1, #0x1
  403c0c:	cbz	x0, 403bf8 <ferror@plt+0x1ca8>
  403c10:	mov	w20, #0xffffffde            	// #-34
  403c14:	b	403da0 <ferror@plt+0x1e50>
  403c18:	ldrsb	w0, [x20]
  403c1c:	cbz	w0, 403f2c <ferror@plt+0x1fdc>
  403c20:	mov	x2, x23
  403c24:	mov	x1, x20
  403c28:	mov	x0, x28
  403c2c:	bl	401c50 <strncmp@plt>
  403c30:	cbnz	w0, 403f44 <ferror@plt+0x1ff4>
  403c34:	add	x1, x20, x23
  403c38:	ldrsb	w0, [x20, x23]
  403c3c:	cmp	w0, #0x30
  403c40:	b.ne	403cd0 <ferror@plt+0x1d80>  // b.any
  403c44:	mov	x20, x1
  403c48:	add	w2, w19, #0x1
  403c4c:	sub	w19, w20, w1
  403c50:	add	w19, w19, w2
  403c54:	ldrsb	w0, [x20, #1]!
  403c58:	cmp	w0, #0x30
  403c5c:	b.eq	403c4c <ferror@plt+0x1cfc>  // b.none
  403c60:	sxtb	x0, w0
  403c64:	ldr	x1, [x24]
  403c68:	ldrh	w0, [x1, x0, lsl #1]
  403c6c:	tbnz	w0, #11, 403cd8 <ferror@plt+0x1d88>
  403c70:	str	x20, [sp, #120]
  403c74:	ldr	x20, [sp, #120]
  403c78:	ldrsb	w0, [x20, #1]
  403c7c:	cmp	w0, #0x69
  403c80:	b.eq	403b94 <ferror@plt+0x1c44>  // b.none
  403c84:	and	w1, w0, #0xffffffdf
  403c88:	cmp	w1, #0x42
  403c8c:	b.ne	403bb4 <ferror@plt+0x1c64>  // b.any
  403c90:	ldrsb	w0, [x20, #2]
  403c94:	cbz	w0, 403d6c <ferror@plt+0x1e1c>
  403c98:	bl	401b90 <localeconv@plt>
  403c9c:	cbz	x0, 403efc <ferror@plt+0x1fac>
  403ca0:	ldr	x28, [x0]
  403ca4:	cbz	x28, 403f14 <ferror@plt+0x1fc4>
  403ca8:	mov	x0, x28
  403cac:	bl	401a90 <strlen@plt>
  403cb0:	mov	x23, x0
  403cb4:	cbz	x27, 403c18 <ferror@plt+0x1cc8>
  403cb8:	mov	w20, #0xffffffea            	// #-22
  403cbc:	ldp	x21, x22, [sp, #32]
  403cc0:	ldp	x23, x24, [sp, #48]
  403cc4:	ldp	x25, x26, [sp, #64]
  403cc8:	ldp	x27, x28, [sp, #80]
  403ccc:	b	403ed0 <ferror@plt+0x1f80>
  403cd0:	mov	x20, x1
  403cd4:	b	403c60 <ferror@plt+0x1d10>
  403cd8:	str	wzr, [x25]
  403cdc:	str	xzr, [sp, #120]
  403ce0:	mov	w3, #0x0                   	// #0
  403ce4:	mov	w2, #0x0                   	// #0
  403ce8:	ldr	x1, [sp, #104]
  403cec:	mov	x0, x20
  403cf0:	bl	401cc0 <__strtoul_internal@plt>
  403cf4:	mov	x27, x0
  403cf8:	ldr	x0, [sp, #120]
  403cfc:	cmp	x0, x20
  403d00:	b.eq	403d40 <ferror@plt+0x1df0>  // b.none
  403d04:	ldr	w1, [x25]
  403d08:	cbz	w1, 403d18 <ferror@plt+0x1dc8>
  403d0c:	sub	x2, x27, #0x1
  403d10:	cmn	x2, #0x3
  403d14:	b.hi	403d60 <ferror@plt+0x1e10>  // b.pmore
  403d18:	cbz	x27, 403c74 <ferror@plt+0x1d24>
  403d1c:	cbz	x0, 403f5c <ferror@plt+0x200c>
  403d20:	ldrsb	w0, [x0]
  403d24:	cbnz	w0, 403c74 <ferror@plt+0x1d24>
  403d28:	mov	w20, #0xffffffea            	// #-22
  403d2c:	ldp	x21, x22, [sp, #32]
  403d30:	ldp	x23, x24, [sp, #48]
  403d34:	ldp	x25, x26, [sp, #64]
  403d38:	ldp	x27, x28, [sp, #80]
  403d3c:	b	403ed0 <ferror@plt+0x1f80>
  403d40:	ldr	w1, [x25]
  403d44:	mov	w20, #0xffffffea            	// #-22
  403d48:	cbnz	w1, 403d60 <ferror@plt+0x1e10>
  403d4c:	ldp	x21, x22, [sp, #32]
  403d50:	ldp	x23, x24, [sp, #48]
  403d54:	ldp	x25, x26, [sp, #64]
  403d58:	ldp	x27, x28, [sp, #80]
  403d5c:	b	403ed0 <ferror@plt+0x1f80>
  403d60:	neg	w20, w1
  403d64:	ldp	x27, x28, [sp, #80]
  403d68:	b	403e9c <ferror@plt+0x1f4c>
  403d6c:	mov	w23, #0x3e8                 	// #1000
  403d70:	b	403bbc <ferror@plt+0x1c6c>
  403d74:	mov	w1, w20
  403d78:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403d7c:	add	x0, x0, #0xb00
  403d80:	bl	401e40 <strchr@plt>
  403d84:	cbz	x0, 403f74 <ferror@plt+0x2024>
  403d88:	adrp	x2, 407000 <ferror@plt+0x50b0>
  403d8c:	add	x2, x2, #0xb00
  403d90:	sub	x0, x0, x2
  403d94:	add	w2, w0, #0x1
  403d98:	b	403be4 <ferror@plt+0x1c94>
  403d9c:	mov	w20, #0x0                   	// #0
  403da0:	cbz	x22, 403da8 <ferror@plt+0x1e58>
  403da4:	str	w2, [x22]
  403da8:	cmp	x27, #0x0
  403dac:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403db0:	b.ne	403dc4 <ferror@plt+0x1e74>  // b.any
  403db4:	ldp	x27, x28, [sp, #80]
  403db8:	b	403e98 <ferror@plt+0x1f48>
  403dbc:	mov	w20, #0xffffffde            	// #-34
  403dc0:	b	403da0 <ferror@plt+0x1e50>
  403dc4:	sxtw	x23, w23
  403dc8:	sub	w0, w2, #0x2
  403dcc:	mov	x4, #0x1                   	// #1
  403dd0:	mul	x4, x4, x23
  403dd4:	cmn	w0, #0x1
  403dd8:	b.eq	403de8 <ferror@plt+0x1e98>  // b.none
  403ddc:	umulh	x1, x4, x23
  403de0:	sub	w0, w0, #0x1
  403de4:	cbz	x1, 403dd0 <ferror@plt+0x1e80>
  403de8:	cmp	x27, #0xa
  403dec:	b.ls	403e38 <ferror@plt+0x1ee8>  // b.plast
  403df0:	mov	x0, #0xa                   	// #10
  403df4:	add	x0, x0, x0, lsl #2
  403df8:	lsl	x1, x0, #1
  403dfc:	mov	x0, x1
  403e00:	cmp	x27, x1
  403e04:	b.hi	403df4 <ferror@plt+0x1ea4>  // b.pmore
  403e08:	cmp	w19, #0x0
  403e0c:	b.le	403e28 <ferror@plt+0x1ed8>
  403e10:	mov	w1, #0x0                   	// #0
  403e14:	add	x0, x0, x0, lsl #2
  403e18:	lsl	x0, x0, #1
  403e1c:	add	w1, w1, #0x1
  403e20:	cmp	w19, w1
  403e24:	b.ne	403e14 <ferror@plt+0x1ec4>  // b.any
  403e28:	mov	x2, #0x1                   	// #1
  403e2c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  403e30:	movk	x6, #0xcccd
  403e34:	b	403e48 <ferror@plt+0x1ef8>
  403e38:	mov	x0, #0xa                   	// #10
  403e3c:	b	403e08 <ferror@plt+0x1eb8>
  403e40:	cmp	x5, #0x9
  403e44:	b.ls	403e84 <ferror@plt+0x1f34>  // b.plast
  403e48:	umulh	x3, x27, x6
  403e4c:	lsr	x1, x3, #3
  403e50:	add	x1, x1, x1, lsl #2
  403e54:	sub	x1, x27, x1, lsl #1
  403e58:	mov	x5, x27
  403e5c:	lsr	x27, x3, #3
  403e60:	mov	x3, x2
  403e64:	add	x2, x2, x2, lsl #2
  403e68:	lsl	x2, x2, #1
  403e6c:	cbz	w1, 403e40 <ferror@plt+0x1ef0>
  403e70:	udiv	x3, x0, x3
  403e74:	udiv	x1, x3, x1
  403e78:	udiv	x1, x4, x1
  403e7c:	add	x26, x26, x1
  403e80:	b	403e40 <ferror@plt+0x1ef0>
  403e84:	ldp	x27, x28, [sp, #80]
  403e88:	b	403e98 <ferror@plt+0x1f48>
  403e8c:	mov	w20, #0x0                   	// #0
  403e90:	b	403e98 <ferror@plt+0x1f48>
  403e94:	mov	w20, #0x0                   	// #0
  403e98:	str	x26, [x21]
  403e9c:	tbnz	w20, #31, 403eb0 <ferror@plt+0x1f60>
  403ea0:	ldp	x21, x22, [sp, #32]
  403ea4:	ldp	x23, x24, [sp, #48]
  403ea8:	ldp	x25, x26, [sp, #64]
  403eac:	b	403edc <ferror@plt+0x1f8c>
  403eb0:	ldp	x21, x22, [sp, #32]
  403eb4:	ldp	x23, x24, [sp, #48]
  403eb8:	ldp	x25, x26, [sp, #64]
  403ebc:	b	403ed0 <ferror@plt+0x1f80>
  403ec0:	mov	w20, #0xffffffea            	// #-22
  403ec4:	b	403ed0 <ferror@plt+0x1f80>
  403ec8:	mov	w20, #0xffffffea            	// #-22
  403ecc:	ldp	x21, x22, [sp, #32]
  403ed0:	bl	401ef0 <__errno_location@plt>
  403ed4:	neg	w1, w20
  403ed8:	str	w1, [x0]
  403edc:	mov	w0, w20
  403ee0:	ldp	x19, x20, [sp, #16]
  403ee4:	ldp	x29, x30, [sp], #128
  403ee8:	ret
  403eec:	mov	w20, #0xffffffea            	// #-22
  403ef0:	ldp	x21, x22, [sp, #32]
  403ef4:	ldp	x23, x24, [sp, #48]
  403ef8:	b	403ed0 <ferror@plt+0x1f80>
  403efc:	mov	w20, #0xffffffea            	// #-22
  403f00:	ldp	x21, x22, [sp, #32]
  403f04:	ldp	x23, x24, [sp, #48]
  403f08:	ldp	x25, x26, [sp, #64]
  403f0c:	ldp	x27, x28, [sp, #80]
  403f10:	b	403ed0 <ferror@plt+0x1f80>
  403f14:	mov	w20, #0xffffffea            	// #-22
  403f18:	ldp	x21, x22, [sp, #32]
  403f1c:	ldp	x23, x24, [sp, #48]
  403f20:	ldp	x25, x26, [sp, #64]
  403f24:	ldp	x27, x28, [sp, #80]
  403f28:	b	403ed0 <ferror@plt+0x1f80>
  403f2c:	mov	w20, #0xffffffea            	// #-22
  403f30:	ldp	x21, x22, [sp, #32]
  403f34:	ldp	x23, x24, [sp, #48]
  403f38:	ldp	x25, x26, [sp, #64]
  403f3c:	ldp	x27, x28, [sp, #80]
  403f40:	b	403ed0 <ferror@plt+0x1f80>
  403f44:	mov	w20, #0xffffffea            	// #-22
  403f48:	ldp	x21, x22, [sp, #32]
  403f4c:	ldp	x23, x24, [sp, #48]
  403f50:	ldp	x25, x26, [sp, #64]
  403f54:	ldp	x27, x28, [sp, #80]
  403f58:	b	403ed0 <ferror@plt+0x1f80>
  403f5c:	mov	w20, #0xffffffea            	// #-22
  403f60:	ldp	x21, x22, [sp, #32]
  403f64:	ldp	x23, x24, [sp, #48]
  403f68:	ldp	x25, x26, [sp, #64]
  403f6c:	ldp	x27, x28, [sp, #80]
  403f70:	b	403ed0 <ferror@plt+0x1f80>
  403f74:	mov	w20, #0xffffffea            	// #-22
  403f78:	ldp	x21, x22, [sp, #32]
  403f7c:	ldp	x23, x24, [sp, #48]
  403f80:	ldp	x25, x26, [sp, #64]
  403f84:	ldp	x27, x28, [sp, #80]
  403f88:	b	403ed0 <ferror@plt+0x1f80>
  403f8c:	mov	w20, w2
  403f90:	cbnz	x22, 403da4 <ferror@plt+0x1e54>
  403f94:	ldp	x27, x28, [sp, #80]
  403f98:	b	403e98 <ferror@plt+0x1f48>
  403f9c:	stp	x29, x30, [sp, #-16]!
  403fa0:	mov	x29, sp
  403fa4:	mov	x2, #0x0                   	// #0
  403fa8:	bl	403aa0 <ferror@plt+0x1b50>
  403fac:	ldp	x29, x30, [sp], #16
  403fb0:	ret
  403fb4:	stp	x29, x30, [sp, #-48]!
  403fb8:	mov	x29, sp
  403fbc:	stp	x19, x20, [sp, #16]
  403fc0:	stp	x21, x22, [sp, #32]
  403fc4:	mov	x21, x0
  403fc8:	mov	x22, x1
  403fcc:	mov	x20, x0
  403fd0:	cbnz	x0, 403fe4 <ferror@plt+0x2094>
  403fd4:	cbnz	x1, 404004 <ferror@plt+0x20b4>
  403fd8:	mov	w0, #0x0                   	// #0
  403fdc:	b	404024 <ferror@plt+0x20d4>
  403fe0:	add	x20, x20, #0x1
  403fe4:	ldrsb	w19, [x20]
  403fe8:	cbz	w19, 404000 <ferror@plt+0x20b0>
  403fec:	bl	401db0 <__ctype_b_loc@plt>
  403ff0:	and	x19, x19, #0xff
  403ff4:	ldr	x2, [x0]
  403ff8:	ldrh	w2, [x2, x19, lsl #1]
  403ffc:	tbnz	w2, #11, 403fe0 <ferror@plt+0x2090>
  404000:	cbz	x22, 404008 <ferror@plt+0x20b8>
  404004:	str	x20, [x22]
  404008:	cmp	x20, #0x0
  40400c:	mov	w0, #0x0                   	// #0
  404010:	ccmp	x21, x20, #0x2, ne  // ne = any
  404014:	b.cs	404024 <ferror@plt+0x20d4>  // b.hs, b.nlast
  404018:	ldrsb	w0, [x20]
  40401c:	cmp	w0, #0x0
  404020:	cset	w0, eq  // eq = none
  404024:	ldp	x19, x20, [sp, #16]
  404028:	ldp	x21, x22, [sp, #32]
  40402c:	ldp	x29, x30, [sp], #48
  404030:	ret
  404034:	stp	x29, x30, [sp, #-48]!
  404038:	mov	x29, sp
  40403c:	stp	x19, x20, [sp, #16]
  404040:	stp	x21, x22, [sp, #32]
  404044:	mov	x21, x0
  404048:	mov	x22, x1
  40404c:	mov	x20, x0
  404050:	cbnz	x0, 404064 <ferror@plt+0x2114>
  404054:	cbnz	x1, 404084 <ferror@plt+0x2134>
  404058:	mov	w0, #0x0                   	// #0
  40405c:	b	4040a4 <ferror@plt+0x2154>
  404060:	add	x20, x20, #0x1
  404064:	ldrsb	w19, [x20]
  404068:	cbz	w19, 404080 <ferror@plt+0x2130>
  40406c:	bl	401db0 <__ctype_b_loc@plt>
  404070:	and	x19, x19, #0xff
  404074:	ldr	x2, [x0]
  404078:	ldrh	w2, [x2, x19, lsl #1]
  40407c:	tbnz	w2, #12, 404060 <ferror@plt+0x2110>
  404080:	cbz	x22, 404088 <ferror@plt+0x2138>
  404084:	str	x20, [x22]
  404088:	cmp	x20, #0x0
  40408c:	mov	w0, #0x0                   	// #0
  404090:	ccmp	x21, x20, #0x2, ne  // ne = any
  404094:	b.cs	4040a4 <ferror@plt+0x2154>  // b.hs, b.nlast
  404098:	ldrsb	w0, [x20]
  40409c:	cmp	w0, #0x0
  4040a0:	cset	w0, eq  // eq = none
  4040a4:	ldp	x19, x20, [sp, #16]
  4040a8:	ldp	x21, x22, [sp, #32]
  4040ac:	ldp	x29, x30, [sp], #48
  4040b0:	ret
  4040b4:	stp	x29, x30, [sp, #-128]!
  4040b8:	mov	x29, sp
  4040bc:	stp	x19, x20, [sp, #16]
  4040c0:	stp	x21, x22, [sp, #32]
  4040c4:	mov	x20, x0
  4040c8:	mov	x22, x1
  4040cc:	str	x2, [sp, #80]
  4040d0:	str	x3, [sp, #88]
  4040d4:	str	x4, [sp, #96]
  4040d8:	str	x5, [sp, #104]
  4040dc:	str	x6, [sp, #112]
  4040e0:	str	x7, [sp, #120]
  4040e4:	add	x0, sp, #0x80
  4040e8:	str	x0, [sp, #48]
  4040ec:	str	x0, [sp, #56]
  4040f0:	add	x0, sp, #0x50
  4040f4:	str	x0, [sp, #64]
  4040f8:	mov	w0, #0xffffffd0            	// #-48
  4040fc:	str	w0, [sp, #72]
  404100:	str	wzr, [sp, #76]
  404104:	add	x21, sp, #0x80
  404108:	b	4041a8 <ferror@plt+0x2258>
  40410c:	add	w0, w3, #0x8
  404110:	str	w0, [sp, #72]
  404114:	cmp	w0, #0x0
  404118:	b.le	40412c <ferror@plt+0x21dc>
  40411c:	add	x0, x2, #0xf
  404120:	and	x0, x0, #0xfffffffffffffff8
  404124:	str	x0, [sp, #48]
  404128:	b	4041c0 <ferror@plt+0x2270>
  40412c:	ldr	x1, [x21, w3, sxtw]
  404130:	cbz	x1, 4041c8 <ferror@plt+0x2278>
  404134:	cbz	w0, 404178 <ferror@plt+0x2228>
  404138:	add	w3, w3, #0x10
  40413c:	str	w3, [sp, #72]
  404140:	cmp	w3, #0x0
  404144:	b.le	404158 <ferror@plt+0x2208>
  404148:	add	x0, x2, #0xf
  40414c:	and	x0, x0, #0xfffffffffffffff8
  404150:	str	x0, [sp, #48]
  404154:	b	404184 <ferror@plt+0x2234>
  404158:	add	x2, x21, w0, sxtw
  40415c:	b	404184 <ferror@plt+0x2234>
  404160:	mov	w0, #0x1                   	// #1
  404164:	ldp	x19, x20, [sp, #16]
  404168:	ldp	x21, x22, [sp, #32]
  40416c:	ldp	x29, x30, [sp], #128
  404170:	ret
  404174:	ldr	x2, [sp, #48]
  404178:	add	x0, x2, #0xf
  40417c:	and	x0, x0, #0xfffffffffffffff8
  404180:	str	x0, [sp, #48]
  404184:	ldr	x19, [x2]
  404188:	cbz	x19, 4041c8 <ferror@plt+0x2278>
  40418c:	mov	x0, x20
  404190:	bl	401d90 <strcmp@plt>
  404194:	cbz	w0, 404160 <ferror@plt+0x2210>
  404198:	mov	x1, x19
  40419c:	mov	x0, x20
  4041a0:	bl	401d90 <strcmp@plt>
  4041a4:	cbz	w0, 404164 <ferror@plt+0x2214>
  4041a8:	ldr	w3, [sp, #72]
  4041ac:	ldr	x2, [sp, #48]
  4041b0:	tbnz	w3, #31, 40410c <ferror@plt+0x21bc>
  4041b4:	add	x0, x2, #0xf
  4041b8:	and	x0, x0, #0xfffffffffffffff8
  4041bc:	str	x0, [sp, #48]
  4041c0:	ldr	x1, [x2]
  4041c4:	cbnz	x1, 404174 <ferror@plt+0x2224>
  4041c8:	mov	x3, x20
  4041cc:	mov	x2, x22
  4041d0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4041d4:	add	x1, x1, #0xae0
  4041d8:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4041dc:	ldr	w0, [x0, #664]
  4041e0:	bl	401eb0 <errx@plt>
  4041e4:	cbz	x1, 40421c <ferror@plt+0x22cc>
  4041e8:	add	x3, x0, x1
  4041ec:	sxtb	w2, w2
  4041f0:	ldrsb	w1, [x0]
  4041f4:	cbz	w1, 404214 <ferror@plt+0x22c4>
  4041f8:	cmp	w2, w1
  4041fc:	b.eq	404218 <ferror@plt+0x22c8>  // b.none
  404200:	add	x0, x0, #0x1
  404204:	cmp	x3, x0
  404208:	b.ne	4041f0 <ferror@plt+0x22a0>  // b.any
  40420c:	mov	x0, #0x0                   	// #0
  404210:	b	404218 <ferror@plt+0x22c8>
  404214:	mov	x0, #0x0                   	// #0
  404218:	ret
  40421c:	mov	x0, #0x0                   	// #0
  404220:	b	404218 <ferror@plt+0x22c8>
  404224:	stp	x29, x30, [sp, #-16]!
  404228:	mov	x29, sp
  40422c:	mov	w2, #0xa                   	// #10
  404230:	bl	403a3c <ferror@plt+0x1aec>
  404234:	ldp	x29, x30, [sp], #16
  404238:	ret
  40423c:	stp	x29, x30, [sp, #-16]!
  404240:	mov	x29, sp
  404244:	mov	w2, #0x10                  	// #16
  404248:	bl	403a3c <ferror@plt+0x1aec>
  40424c:	ldp	x29, x30, [sp], #16
  404250:	ret
  404254:	stp	x29, x30, [sp, #-16]!
  404258:	mov	x29, sp
  40425c:	mov	w2, #0xa                   	// #10
  404260:	bl	4039e4 <ferror@plt+0x1a94>
  404264:	ldp	x29, x30, [sp], #16
  404268:	ret
  40426c:	stp	x29, x30, [sp, #-16]!
  404270:	mov	x29, sp
  404274:	mov	w2, #0x10                  	// #16
  404278:	bl	4039e4 <ferror@plt+0x1a94>
  40427c:	ldp	x29, x30, [sp], #16
  404280:	ret
  404284:	stp	x29, x30, [sp, #-64]!
  404288:	mov	x29, sp
  40428c:	stp	x19, x20, [sp, #16]
  404290:	str	x21, [sp, #32]
  404294:	mov	x19, x0
  404298:	mov	x21, x1
  40429c:	str	xzr, [sp, #56]
  4042a0:	bl	401ef0 <__errno_location@plt>
  4042a4:	str	wzr, [x0]
  4042a8:	cbz	x19, 4042b8 <ferror@plt+0x2368>
  4042ac:	mov	x20, x0
  4042b0:	ldrsb	w0, [x19]
  4042b4:	cbnz	w0, 4042d4 <ferror@plt+0x2384>
  4042b8:	mov	x3, x19
  4042bc:	mov	x2, x21
  4042c0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4042c4:	add	x1, x1, #0xae0
  4042c8:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4042cc:	ldr	w0, [x0, #664]
  4042d0:	bl	401eb0 <errx@plt>
  4042d4:	mov	w3, #0x0                   	// #0
  4042d8:	mov	w2, #0xa                   	// #10
  4042dc:	add	x1, sp, #0x38
  4042e0:	mov	x0, x19
  4042e4:	bl	401c40 <__strtol_internal@plt>
  4042e8:	ldr	w1, [x20]
  4042ec:	cbnz	w1, 404318 <ferror@plt+0x23c8>
  4042f0:	ldr	x1, [sp, #56]
  4042f4:	cmp	x1, x19
  4042f8:	b.eq	4042b8 <ferror@plt+0x2368>  // b.none
  4042fc:	cbz	x1, 404308 <ferror@plt+0x23b8>
  404300:	ldrsb	w1, [x1]
  404304:	cbnz	w1, 4042b8 <ferror@plt+0x2368>
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldr	x21, [sp, #32]
  404310:	ldp	x29, x30, [sp], #64
  404314:	ret
  404318:	cmp	w1, #0x22
  40431c:	b.ne	4042b8 <ferror@plt+0x2368>  // b.any
  404320:	mov	x3, x19
  404324:	mov	x2, x21
  404328:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40432c:	add	x1, x1, #0xae0
  404330:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404334:	ldr	w0, [x0, #664]
  404338:	bl	401f20 <err@plt>
  40433c:	stp	x29, x30, [sp, #-32]!
  404340:	mov	x29, sp
  404344:	stp	x19, x20, [sp, #16]
  404348:	mov	x20, x0
  40434c:	mov	x19, x1
  404350:	bl	404284 <ferror@plt+0x2334>
  404354:	mov	x2, #0x80000000            	// #2147483648
  404358:	add	x2, x0, x2
  40435c:	mov	x1, #0xffffffff            	// #4294967295
  404360:	cmp	x2, x1
  404364:	b.hi	404374 <ferror@plt+0x2424>  // b.pmore
  404368:	ldp	x19, x20, [sp, #16]
  40436c:	ldp	x29, x30, [sp], #32
  404370:	ret
  404374:	bl	401ef0 <__errno_location@plt>
  404378:	mov	w1, #0x22                  	// #34
  40437c:	str	w1, [x0]
  404380:	mov	x3, x20
  404384:	mov	x2, x19
  404388:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40438c:	add	x1, x1, #0xae0
  404390:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404394:	ldr	w0, [x0, #664]
  404398:	bl	401f20 <err@plt>
  40439c:	stp	x29, x30, [sp, #-32]!
  4043a0:	mov	x29, sp
  4043a4:	stp	x19, x20, [sp, #16]
  4043a8:	mov	x20, x0
  4043ac:	mov	x19, x1
  4043b0:	bl	40433c <ferror@plt+0x23ec>
  4043b4:	add	w2, w0, #0x8, lsl #12
  4043b8:	mov	w1, #0xffff                	// #65535
  4043bc:	cmp	w2, w1
  4043c0:	b.hi	4043d0 <ferror@plt+0x2480>  // b.pmore
  4043c4:	ldp	x19, x20, [sp, #16]
  4043c8:	ldp	x29, x30, [sp], #32
  4043cc:	ret
  4043d0:	bl	401ef0 <__errno_location@plt>
  4043d4:	mov	w1, #0x22                  	// #34
  4043d8:	str	w1, [x0]
  4043dc:	mov	x3, x20
  4043e0:	mov	x2, x19
  4043e4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4043e8:	add	x1, x1, #0xae0
  4043ec:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4043f0:	ldr	w0, [x0, #664]
  4043f4:	bl	401f20 <err@plt>
  4043f8:	stp	x29, x30, [sp, #-16]!
  4043fc:	mov	x29, sp
  404400:	mov	w2, #0xa                   	// #10
  404404:	bl	403928 <ferror@plt+0x19d8>
  404408:	ldp	x29, x30, [sp], #16
  40440c:	ret
  404410:	stp	x29, x30, [sp, #-16]!
  404414:	mov	x29, sp
  404418:	mov	w2, #0x10                  	// #16
  40441c:	bl	403928 <ferror@plt+0x19d8>
  404420:	ldp	x29, x30, [sp], #16
  404424:	ret
  404428:	stp	x29, x30, [sp, #-64]!
  40442c:	mov	x29, sp
  404430:	stp	x19, x20, [sp, #16]
  404434:	str	x21, [sp, #32]
  404438:	mov	x19, x0
  40443c:	mov	x21, x1
  404440:	str	xzr, [sp, #56]
  404444:	bl	401ef0 <__errno_location@plt>
  404448:	str	wzr, [x0]
  40444c:	cbz	x19, 40445c <ferror@plt+0x250c>
  404450:	mov	x20, x0
  404454:	ldrsb	w0, [x19]
  404458:	cbnz	w0, 404478 <ferror@plt+0x2528>
  40445c:	mov	x3, x19
  404460:	mov	x2, x21
  404464:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404468:	add	x1, x1, #0xae0
  40446c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404470:	ldr	w0, [x0, #664]
  404474:	bl	401eb0 <errx@plt>
  404478:	add	x1, sp, #0x38
  40447c:	mov	x0, x19
  404480:	bl	401ae0 <strtod@plt>
  404484:	ldr	w0, [x20]
  404488:	cbnz	w0, 4044b4 <ferror@plt+0x2564>
  40448c:	ldr	x0, [sp, #56]
  404490:	cmp	x0, x19
  404494:	b.eq	40445c <ferror@plt+0x250c>  // b.none
  404498:	cbz	x0, 4044a4 <ferror@plt+0x2554>
  40449c:	ldrsb	w0, [x0]
  4044a0:	cbnz	w0, 40445c <ferror@plt+0x250c>
  4044a4:	ldp	x19, x20, [sp, #16]
  4044a8:	ldr	x21, [sp, #32]
  4044ac:	ldp	x29, x30, [sp], #64
  4044b0:	ret
  4044b4:	cmp	w0, #0x22
  4044b8:	b.ne	40445c <ferror@plt+0x250c>  // b.any
  4044bc:	mov	x3, x19
  4044c0:	mov	x2, x21
  4044c4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4044c8:	add	x1, x1, #0xae0
  4044cc:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4044d0:	ldr	w0, [x0, #664]
  4044d4:	bl	401f20 <err@plt>
  4044d8:	stp	x29, x30, [sp, #-64]!
  4044dc:	mov	x29, sp
  4044e0:	stp	x19, x20, [sp, #16]
  4044e4:	str	x21, [sp, #32]
  4044e8:	mov	x19, x0
  4044ec:	mov	x21, x1
  4044f0:	str	xzr, [sp, #56]
  4044f4:	bl	401ef0 <__errno_location@plt>
  4044f8:	str	wzr, [x0]
  4044fc:	cbz	x19, 40450c <ferror@plt+0x25bc>
  404500:	mov	x20, x0
  404504:	ldrsb	w0, [x19]
  404508:	cbnz	w0, 404528 <ferror@plt+0x25d8>
  40450c:	mov	x3, x19
  404510:	mov	x2, x21
  404514:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404518:	add	x1, x1, #0xae0
  40451c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404520:	ldr	w0, [x0, #664]
  404524:	bl	401eb0 <errx@plt>
  404528:	mov	w2, #0xa                   	// #10
  40452c:	add	x1, sp, #0x38
  404530:	mov	x0, x19
  404534:	bl	401dc0 <strtol@plt>
  404538:	ldr	w1, [x20]
  40453c:	cbnz	w1, 404568 <ferror@plt+0x2618>
  404540:	ldr	x1, [sp, #56]
  404544:	cmp	x1, x19
  404548:	b.eq	40450c <ferror@plt+0x25bc>  // b.none
  40454c:	cbz	x1, 404558 <ferror@plt+0x2608>
  404550:	ldrsb	w1, [x1]
  404554:	cbnz	w1, 40450c <ferror@plt+0x25bc>
  404558:	ldp	x19, x20, [sp, #16]
  40455c:	ldr	x21, [sp, #32]
  404560:	ldp	x29, x30, [sp], #64
  404564:	ret
  404568:	cmp	w1, #0x22
  40456c:	b.ne	40450c <ferror@plt+0x25bc>  // b.any
  404570:	mov	x3, x19
  404574:	mov	x2, x21
  404578:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40457c:	add	x1, x1, #0xae0
  404580:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404584:	ldr	w0, [x0, #664]
  404588:	bl	401f20 <err@plt>
  40458c:	stp	x29, x30, [sp, #-64]!
  404590:	mov	x29, sp
  404594:	stp	x19, x20, [sp, #16]
  404598:	str	x21, [sp, #32]
  40459c:	mov	x19, x0
  4045a0:	mov	x21, x1
  4045a4:	str	xzr, [sp, #56]
  4045a8:	bl	401ef0 <__errno_location@plt>
  4045ac:	str	wzr, [x0]
  4045b0:	cbz	x19, 4045c0 <ferror@plt+0x2670>
  4045b4:	mov	x20, x0
  4045b8:	ldrsb	w0, [x19]
  4045bc:	cbnz	w0, 4045dc <ferror@plt+0x268c>
  4045c0:	mov	x3, x19
  4045c4:	mov	x2, x21
  4045c8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4045cc:	add	x1, x1, #0xae0
  4045d0:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4045d4:	ldr	w0, [x0, #664]
  4045d8:	bl	401eb0 <errx@plt>
  4045dc:	mov	w2, #0xa                   	// #10
  4045e0:	add	x1, sp, #0x38
  4045e4:	mov	x0, x19
  4045e8:	bl	401a80 <strtoul@plt>
  4045ec:	ldr	w1, [x20]
  4045f0:	cbnz	w1, 40461c <ferror@plt+0x26cc>
  4045f4:	ldr	x1, [sp, #56]
  4045f8:	cmp	x1, x19
  4045fc:	b.eq	4045c0 <ferror@plt+0x2670>  // b.none
  404600:	cbz	x1, 40460c <ferror@plt+0x26bc>
  404604:	ldrsb	w1, [x1]
  404608:	cbnz	w1, 4045c0 <ferror@plt+0x2670>
  40460c:	ldp	x19, x20, [sp, #16]
  404610:	ldr	x21, [sp, #32]
  404614:	ldp	x29, x30, [sp], #64
  404618:	ret
  40461c:	cmp	w1, #0x22
  404620:	b.ne	4045c0 <ferror@plt+0x2670>  // b.any
  404624:	mov	x3, x19
  404628:	mov	x2, x21
  40462c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404630:	add	x1, x1, #0xae0
  404634:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404638:	ldr	w0, [x0, #664]
  40463c:	bl	401f20 <err@plt>
  404640:	stp	x29, x30, [sp, #-48]!
  404644:	mov	x29, sp
  404648:	stp	x19, x20, [sp, #16]
  40464c:	mov	x20, x0
  404650:	mov	x19, x1
  404654:	add	x1, sp, #0x28
  404658:	bl	403f9c <ferror@plt+0x204c>
  40465c:	cbz	w0, 404688 <ferror@plt+0x2738>
  404660:	bl	401ef0 <__errno_location@plt>
  404664:	ldr	w0, [x0]
  404668:	cbz	w0, 404698 <ferror@plt+0x2748>
  40466c:	mov	x3, x20
  404670:	mov	x2, x19
  404674:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404678:	add	x1, x1, #0xae0
  40467c:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  404680:	ldr	w0, [x0, #664]
  404684:	bl	401f20 <err@plt>
  404688:	ldr	x0, [sp, #40]
  40468c:	ldp	x19, x20, [sp, #16]
  404690:	ldp	x29, x30, [sp], #48
  404694:	ret
  404698:	mov	x3, x20
  40469c:	mov	x2, x19
  4046a0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4046a4:	add	x1, x1, #0xae0
  4046a8:	adrp	x0, 41a000 <ferror@plt+0x180b0>
  4046ac:	ldr	w0, [x0, #664]
  4046b0:	bl	401eb0 <errx@plt>
  4046b4:	stp	x29, x30, [sp, #-32]!
  4046b8:	mov	x29, sp
  4046bc:	str	x19, [sp, #16]
  4046c0:	mov	x19, x1
  4046c4:	mov	x1, x2
  4046c8:	bl	404428 <ferror@plt+0x24d8>
  4046cc:	fcvtzs	d1, d0
  4046d0:	str	d1, [x19]
  4046d4:	scvtf	d1, d1
  4046d8:	fsub	d0, d0, d1
  4046dc:	mov	x0, #0x848000000000        	// #145685290680320
  4046e0:	movk	x0, #0x412e, lsl #48
  4046e4:	fmov	d1, x0
  4046e8:	fmul	d0, d0, d1
  4046ec:	fcvtzs	d0, d0
  4046f0:	str	d0, [x19, #8]
  4046f4:	ldr	x19, [sp, #16]
  4046f8:	ldp	x29, x30, [sp], #32
  4046fc:	ret
  404700:	mov	w2, w0
  404704:	mov	x0, x1
  404708:	and	w1, w2, #0xf000
  40470c:	cmp	w1, #0x4, lsl #12
  404710:	b.eq	404758 <ferror@plt+0x2808>  // b.none
  404714:	cmp	w1, #0xa, lsl #12
  404718:	b.eq	404884 <ferror@plt+0x2934>  // b.none
  40471c:	cmp	w1, #0x2, lsl #12
  404720:	b.eq	404894 <ferror@plt+0x2944>  // b.none
  404724:	cmp	w1, #0x6, lsl #12
  404728:	b.eq	4048a4 <ferror@plt+0x2954>  // b.none
  40472c:	cmp	w1, #0xc, lsl #12
  404730:	b.eq	4048b4 <ferror@plt+0x2964>  // b.none
  404734:	cmp	w1, #0x1, lsl #12
  404738:	b.eq	4048c4 <ferror@plt+0x2974>  // b.none
  40473c:	mov	w3, #0x0                   	// #0
  404740:	cmp	w1, #0x8, lsl #12
  404744:	b.ne	404764 <ferror@plt+0x2814>  // b.any
  404748:	mov	w1, #0x2d                  	// #45
  40474c:	strb	w1, [x0]
  404750:	mov	w3, #0x1                   	// #1
  404754:	b	404764 <ferror@plt+0x2814>
  404758:	mov	w1, #0x64                  	// #100
  40475c:	strb	w1, [x0]
  404760:	mov	w3, #0x1                   	// #1
  404764:	tst	x2, #0x100
  404768:	mov	w1, #0x72                  	// #114
  40476c:	mov	w4, #0x2d                  	// #45
  404770:	csel	w1, w1, w4, ne  // ne = any
  404774:	add	w4, w3, #0x1
  404778:	and	x5, x3, #0xffff
  40477c:	strb	w1, [x0, x5]
  404780:	tst	x2, #0x80
  404784:	mov	w5, #0x77                  	// #119
  404788:	mov	w1, #0x2d                  	// #45
  40478c:	csel	w5, w5, w1, ne  // ne = any
  404790:	add	w1, w3, #0x2
  404794:	and	w1, w1, #0xffff
  404798:	and	x4, x4, #0x3
  40479c:	strb	w5, [x0, x4]
  4047a0:	tbz	w2, #11, 4048d4 <ferror@plt+0x2984>
  4047a4:	tst	x2, #0x40
  4047a8:	mov	w5, #0x73                  	// #115
  4047ac:	mov	w4, #0x53                  	// #83
  4047b0:	csel	w5, w5, w4, ne  // ne = any
  4047b4:	add	w4, w3, #0x3
  4047b8:	and	x1, x1, #0xffff
  4047bc:	strb	w5, [x0, x1]
  4047c0:	tst	x2, #0x20
  4047c4:	mov	w5, #0x72                  	// #114
  4047c8:	mov	w1, #0x2d                  	// #45
  4047cc:	csel	w5, w5, w1, ne  // ne = any
  4047d0:	add	w1, w3, #0x4
  4047d4:	and	x4, x4, #0x7
  4047d8:	strb	w5, [x0, x4]
  4047dc:	tst	x2, #0x10
  4047e0:	mov	w5, #0x77                  	// #119
  4047e4:	mov	w4, #0x2d                  	// #45
  4047e8:	csel	w5, w5, w4, ne  // ne = any
  4047ec:	add	w4, w3, #0x5
  4047f0:	and	w4, w4, #0xffff
  4047f4:	and	x1, x1, #0xf
  4047f8:	strb	w5, [x0, x1]
  4047fc:	tbz	w2, #10, 4048e8 <ferror@plt+0x2998>
  404800:	tst	x2, #0x8
  404804:	mov	w5, #0x73                  	// #115
  404808:	mov	w1, #0x53                  	// #83
  40480c:	csel	w5, w5, w1, ne  // ne = any
  404810:	add	w1, w3, #0x6
  404814:	and	x4, x4, #0xffff
  404818:	strb	w5, [x0, x4]
  40481c:	tst	x2, #0x4
  404820:	mov	w5, #0x72                  	// #114
  404824:	mov	w4, #0x2d                  	// #45
  404828:	csel	w5, w5, w4, ne  // ne = any
  40482c:	add	w4, w3, #0x7
  404830:	and	x1, x1, #0xf
  404834:	strb	w5, [x0, x1]
  404838:	tst	x2, #0x2
  40483c:	mov	w5, #0x77                  	// #119
  404840:	mov	w1, #0x2d                  	// #45
  404844:	csel	w5, w5, w1, ne  // ne = any
  404848:	add	w1, w3, #0x8
  40484c:	and	w1, w1, #0xffff
  404850:	and	x4, x4, #0xf
  404854:	strb	w5, [x0, x4]
  404858:	tbz	w2, #9, 4048fc <ferror@plt+0x29ac>
  40485c:	tst	x2, #0x1
  404860:	mov	w2, #0x74                  	// #116
  404864:	mov	w4, #0x54                  	// #84
  404868:	csel	w2, w2, w4, ne  // ne = any
  40486c:	and	x1, x1, #0xffff
  404870:	strb	w2, [x0, x1]
  404874:	add	w3, w3, #0x9
  404878:	and	x3, x3, #0xffff
  40487c:	strb	wzr, [x0, x3]
  404880:	ret
  404884:	mov	w1, #0x6c                  	// #108
  404888:	strb	w1, [x0]
  40488c:	mov	w3, #0x1                   	// #1
  404890:	b	404764 <ferror@plt+0x2814>
  404894:	mov	w1, #0x63                  	// #99
  404898:	strb	w1, [x0]
  40489c:	mov	w3, #0x1                   	// #1
  4048a0:	b	404764 <ferror@plt+0x2814>
  4048a4:	mov	w1, #0x62                  	// #98
  4048a8:	strb	w1, [x0]
  4048ac:	mov	w3, #0x1                   	// #1
  4048b0:	b	404764 <ferror@plt+0x2814>
  4048b4:	mov	w1, #0x73                  	// #115
  4048b8:	strb	w1, [x0]
  4048bc:	mov	w3, #0x1                   	// #1
  4048c0:	b	404764 <ferror@plt+0x2814>
  4048c4:	mov	w1, #0x70                  	// #112
  4048c8:	strb	w1, [x0]
  4048cc:	mov	w3, #0x1                   	// #1
  4048d0:	b	404764 <ferror@plt+0x2814>
  4048d4:	tst	x2, #0x40
  4048d8:	mov	w5, #0x78                  	// #120
  4048dc:	mov	w4, #0x2d                  	// #45
  4048e0:	csel	w5, w5, w4, ne  // ne = any
  4048e4:	b	4047b4 <ferror@plt+0x2864>
  4048e8:	tst	x2, #0x8
  4048ec:	mov	w5, #0x78                  	// #120
  4048f0:	mov	w1, #0x2d                  	// #45
  4048f4:	csel	w5, w5, w1, ne  // ne = any
  4048f8:	b	404810 <ferror@plt+0x28c0>
  4048fc:	tst	x2, #0x1
  404900:	mov	w2, #0x78                  	// #120
  404904:	mov	w4, #0x2d                  	// #45
  404908:	csel	w2, w2, w4, ne  // ne = any
  40490c:	b	40486c <ferror@plt+0x291c>
  404910:	stp	x29, x30, [sp, #-80]!
  404914:	mov	x29, sp
  404918:	stp	x19, x20, [sp, #16]
  40491c:	add	x5, sp, #0x28
  404920:	tbz	w0, #1, 404930 <ferror@plt+0x29e0>
  404924:	mov	w2, #0x20                  	// #32
  404928:	strb	w2, [sp, #40]
  40492c:	add	x5, sp, #0x29
  404930:	cmp	x1, #0x3ff
  404934:	b.ls	404ac4 <ferror@plt+0x2b74>  // b.plast
  404938:	mov	x2, #0xfffff               	// #1048575
  40493c:	cmp	x1, x2
  404940:	b.ls	4049dc <ferror@plt+0x2a8c>  // b.plast
  404944:	mov	x2, #0x3fffffff            	// #1073741823
  404948:	cmp	x1, x2
  40494c:	b.ls	4049e4 <ferror@plt+0x2a94>  // b.plast
  404950:	mov	x2, #0xffffffffff          	// #1099511627775
  404954:	cmp	x1, x2
  404958:	b.ls	4049ec <ferror@plt+0x2a9c>  // b.plast
  40495c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  404960:	cmp	x1, x2
  404964:	b.ls	4049f4 <ferror@plt+0x2aa4>  // b.plast
  404968:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40496c:	cmp	x1, x2
  404970:	mov	w19, #0x3c                  	// #60
  404974:	mov	w2, #0x46                  	// #70
  404978:	csel	w19, w19, w2, ls  // ls = plast
  40497c:	sub	w4, w19, #0xa
  404980:	mov	w3, #0x6667                	// #26215
  404984:	movk	w3, #0x6666, lsl #16
  404988:	smull	x3, w4, w3
  40498c:	asr	x3, x3, #34
  404990:	sub	w3, w3, w4, asr #31
  404994:	adrp	x2, 407000 <ferror@plt+0x50b0>
  404998:	add	x2, x2, #0xb10
  40499c:	ldrsb	w3, [x2, w3, sxtw]
  4049a0:	lsr	x20, x1, x4
  4049a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4049a8:	lsl	x2, x2, x4
  4049ac:	bic	x1, x1, x2
  4049b0:	strb	w3, [x5]
  4049b4:	and	w2, w0, #0x1
  4049b8:	cmp	w3, #0x42
  4049bc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4049c0:	b.eq	404ad8 <ferror@plt+0x2b88>  // b.none
  4049c4:	mov	w2, #0x69                  	// #105
  4049c8:	strb	w2, [x5, #1]
  4049cc:	add	x2, x5, #0x3
  4049d0:	mov	w3, #0x42                  	// #66
  4049d4:	strb	w3, [x5, #2]
  4049d8:	b	404adc <ferror@plt+0x2b8c>
  4049dc:	mov	w19, #0x14                  	// #20
  4049e0:	b	40497c <ferror@plt+0x2a2c>
  4049e4:	mov	w19, #0x1e                  	// #30
  4049e8:	b	40497c <ferror@plt+0x2a2c>
  4049ec:	mov	w19, #0x28                  	// #40
  4049f0:	b	40497c <ferror@plt+0x2a2c>
  4049f4:	mov	w19, #0x32                  	// #50
  4049f8:	b	40497c <ferror@plt+0x2a2c>
  4049fc:	sub	w19, w19, #0x14
  404a00:	lsr	x19, x1, x19
  404a04:	add	x19, x19, #0x32
  404a08:	lsr	x19, x19, #2
  404a0c:	mov	x0, #0xf5c3                	// #62915
  404a10:	movk	x0, #0x5c28, lsl #16
  404a14:	movk	x0, #0xc28f, lsl #32
  404a18:	movk	x0, #0x28f5, lsl #48
  404a1c:	umulh	x19, x19, x0
  404a20:	lsr	x19, x19, #2
  404a24:	cmp	x19, #0xa
  404a28:	b.eq	404a78 <ferror@plt+0x2b28>  // b.none
  404a2c:	cbz	x19, 404a7c <ferror@plt+0x2b2c>
  404a30:	bl	401b90 <localeconv@plt>
  404a34:	cbz	x0, 404aac <ferror@plt+0x2b5c>
  404a38:	ldr	x4, [x0]
  404a3c:	cbz	x4, 404ab8 <ferror@plt+0x2b68>
  404a40:	ldrsb	w1, [x4]
  404a44:	adrp	x0, 407000 <ferror@plt+0x50b0>
  404a48:	add	x0, x0, #0xcc0
  404a4c:	cmp	w1, #0x0
  404a50:	csel	x4, x0, x4, eq  // eq = none
  404a54:	add	x6, sp, #0x28
  404a58:	mov	x5, x19
  404a5c:	mov	w3, w20
  404a60:	adrp	x2, 407000 <ferror@plt+0x50b0>
  404a64:	add	x2, x2, #0xb18
  404a68:	mov	x1, #0x20                  	// #32
  404a6c:	add	x0, sp, #0x30
  404a70:	bl	401b80 <snprintf@plt>
  404a74:	b	404a98 <ferror@plt+0x2b48>
  404a78:	add	w20, w20, #0x1
  404a7c:	add	x4, sp, #0x28
  404a80:	mov	w3, w20
  404a84:	adrp	x2, 407000 <ferror@plt+0x50b0>
  404a88:	add	x2, x2, #0xb28
  404a8c:	mov	x1, #0x20                  	// #32
  404a90:	add	x0, sp, #0x30
  404a94:	bl	401b80 <snprintf@plt>
  404a98:	add	x0, sp, #0x30
  404a9c:	bl	401d00 <strdup@plt>
  404aa0:	ldp	x19, x20, [sp, #16]
  404aa4:	ldp	x29, x30, [sp], #80
  404aa8:	ret
  404aac:	adrp	x4, 407000 <ferror@plt+0x50b0>
  404ab0:	add	x4, x4, #0xcc0
  404ab4:	b	404a54 <ferror@plt+0x2b04>
  404ab8:	adrp	x4, 407000 <ferror@plt+0x50b0>
  404abc:	add	x4, x4, #0xcc0
  404ac0:	b	404a54 <ferror@plt+0x2b04>
  404ac4:	mov	w20, w1
  404ac8:	mov	w1, #0x42                  	// #66
  404acc:	strb	w1, [x5]
  404ad0:	mov	w19, #0xa                   	// #10
  404ad4:	mov	x1, #0x0                   	// #0
  404ad8:	add	x2, x5, #0x1
  404adc:	strb	wzr, [x2]
  404ae0:	cbz	x1, 404a7c <ferror@plt+0x2b2c>
  404ae4:	tbz	w0, #2, 4049fc <ferror@plt+0x2aac>
  404ae8:	sub	w19, w19, #0x14
  404aec:	lsr	x19, x1, x19
  404af0:	add	x19, x19, #0x5
  404af4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404af8:	movk	x0, #0xcccd
  404afc:	umulh	x19, x19, x0
  404b00:	lsr	x19, x19, #3
  404b04:	umulh	x0, x19, x0
  404b08:	lsr	x0, x0, #3
  404b0c:	add	x0, x0, x0, lsl #2
  404b10:	cmp	x19, x0, lsl #1
  404b14:	b.ne	404a2c <ferror@plt+0x2adc>  // b.any
  404b18:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404b1c:	movk	x0, #0xcccd
  404b20:	umulh	x19, x19, x0
  404b24:	lsr	x19, x19, #3
  404b28:	b	404a2c <ferror@plt+0x2adc>
  404b2c:	cbz	x0, 404c0c <ferror@plt+0x2cbc>
  404b30:	stp	x29, x30, [sp, #-64]!
  404b34:	mov	x29, sp
  404b38:	stp	x19, x20, [sp, #16]
  404b3c:	stp	x21, x22, [sp, #32]
  404b40:	stp	x23, x24, [sp, #48]
  404b44:	mov	x19, x0
  404b48:	mov	x24, x1
  404b4c:	mov	x22, x2
  404b50:	mov	x23, x3
  404b54:	ldrsb	w4, [x0]
  404b58:	cbz	w4, 404c14 <ferror@plt+0x2cc4>
  404b5c:	cmp	x1, #0x0
  404b60:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b64:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404b68:	b.eq	404c1c <ferror@plt+0x2ccc>  // b.none
  404b6c:	mov	x21, #0x0                   	// #0
  404b70:	mov	x0, #0x0                   	// #0
  404b74:	b	404bcc <ferror@plt+0x2c7c>
  404b78:	ldrsb	w1, [x19, #1]
  404b7c:	mov	x20, x19
  404b80:	cbnz	w1, 404b88 <ferror@plt+0x2c38>
  404b84:	add	x20, x19, #0x1
  404b88:	cmp	x0, #0x0
  404b8c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404b90:	b.eq	404bc4 <ferror@plt+0x2c74>  // b.none
  404b94:	cmp	x0, x20
  404b98:	b.cs	404c2c <ferror@plt+0x2cdc>  // b.hs, b.nlast
  404b9c:	sub	x1, x20, x0
  404ba0:	blr	x23
  404ba4:	cmn	w0, #0x1
  404ba8:	b.eq	404bf8 <ferror@plt+0x2ca8>  // b.none
  404bac:	add	x1, x21, #0x1
  404bb0:	str	w0, [x24, x21, lsl #2]
  404bb4:	ldrsb	w0, [x20]
  404bb8:	cbz	w0, 404bf0 <ferror@plt+0x2ca0>
  404bbc:	mov	x21, x1
  404bc0:	mov	x0, #0x0                   	// #0
  404bc4:	ldrsb	w4, [x19, #1]!
  404bc8:	cbz	w4, 404bf4 <ferror@plt+0x2ca4>
  404bcc:	cmp	x22, x21
  404bd0:	b.ls	404c24 <ferror@plt+0x2cd4>  // b.plast
  404bd4:	cmp	x0, #0x0
  404bd8:	csel	x0, x0, x19, ne  // ne = any
  404bdc:	cmp	w4, #0x2c
  404be0:	b.eq	404b78 <ferror@plt+0x2c28>  // b.none
  404be4:	ldrsb	w1, [x19, #1]
  404be8:	cbz	w1, 404b84 <ferror@plt+0x2c34>
  404bec:	b	404bc4 <ferror@plt+0x2c74>
  404bf0:	mov	x21, x1
  404bf4:	mov	w0, w21
  404bf8:	ldp	x19, x20, [sp, #16]
  404bfc:	ldp	x21, x22, [sp, #32]
  404c00:	ldp	x23, x24, [sp, #48]
  404c04:	ldp	x29, x30, [sp], #64
  404c08:	ret
  404c0c:	mov	w0, #0xffffffff            	// #-1
  404c10:	ret
  404c14:	mov	w0, #0xffffffff            	// #-1
  404c18:	b	404bf8 <ferror@plt+0x2ca8>
  404c1c:	mov	w0, #0xffffffff            	// #-1
  404c20:	b	404bf8 <ferror@plt+0x2ca8>
  404c24:	mov	w0, #0xfffffffe            	// #-2
  404c28:	b	404bf8 <ferror@plt+0x2ca8>
  404c2c:	mov	w0, #0xffffffff            	// #-1
  404c30:	b	404bf8 <ferror@plt+0x2ca8>
  404c34:	cbz	x0, 404cac <ferror@plt+0x2d5c>
  404c38:	stp	x29, x30, [sp, #-32]!
  404c3c:	mov	x29, sp
  404c40:	str	x19, [sp, #16]
  404c44:	mov	x19, x3
  404c48:	mov	x3, x4
  404c4c:	ldrsb	w4, [x0]
  404c50:	cmp	x19, #0x0
  404c54:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404c58:	b.eq	404cb4 <ferror@plt+0x2d64>  // b.none
  404c5c:	ldr	x5, [x19]
  404c60:	cmp	x5, x2
  404c64:	b.hi	404cbc <ferror@plt+0x2d6c>  // b.pmore
  404c68:	cmp	w4, #0x2b
  404c6c:	b.eq	404ca4 <ferror@plt+0x2d54>  // b.none
  404c70:	str	xzr, [x19]
  404c74:	ldr	x4, [x19]
  404c78:	sub	x2, x2, x4
  404c7c:	add	x1, x1, x4, lsl #2
  404c80:	bl	404b2c <ferror@plt+0x2bdc>
  404c84:	cmp	w0, #0x0
  404c88:	b.le	404c98 <ferror@plt+0x2d48>
  404c8c:	ldr	x1, [x19]
  404c90:	add	x1, x1, w0, sxtw
  404c94:	str	x1, [x19]
  404c98:	ldr	x19, [sp, #16]
  404c9c:	ldp	x29, x30, [sp], #32
  404ca0:	ret
  404ca4:	add	x0, x0, #0x1
  404ca8:	b	404c74 <ferror@plt+0x2d24>
  404cac:	mov	w0, #0xffffffff            	// #-1
  404cb0:	ret
  404cb4:	mov	w0, #0xffffffff            	// #-1
  404cb8:	b	404c98 <ferror@plt+0x2d48>
  404cbc:	mov	w0, #0xffffffff            	// #-1
  404cc0:	b	404c98 <ferror@plt+0x2d48>
  404cc4:	cmp	x2, #0x0
  404cc8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404ccc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404cd0:	b.eq	404dac <ferror@plt+0x2e5c>  // b.none
  404cd4:	stp	x29, x30, [sp, #-64]!
  404cd8:	mov	x29, sp
  404cdc:	stp	x19, x20, [sp, #16]
  404ce0:	stp	x21, x22, [sp, #32]
  404ce4:	str	x23, [sp, #48]
  404ce8:	mov	x19, x0
  404cec:	mov	x21, x1
  404cf0:	mov	x22, x2
  404cf4:	mov	x0, #0x0                   	// #0
  404cf8:	mov	w23, #0x1                   	// #1
  404cfc:	b	404d70 <ferror@plt+0x2e20>
  404d00:	ldrsb	w1, [x19, #1]
  404d04:	mov	x20, x19
  404d08:	cbnz	w1, 404d10 <ferror@plt+0x2dc0>
  404d0c:	add	x20, x19, #0x1
  404d10:	cmp	x0, #0x0
  404d14:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404d18:	b.eq	404d6c <ferror@plt+0x2e1c>  // b.none
  404d1c:	cmp	x0, x20
  404d20:	b.cs	404db4 <ferror@plt+0x2e64>  // b.hs, b.nlast
  404d24:	sub	x1, x20, x0
  404d28:	blr	x22
  404d2c:	tbnz	w0, #31, 404d98 <ferror@plt+0x2e48>
  404d30:	add	w1, w0, #0x7
  404d34:	cmp	w0, #0x0
  404d38:	csel	w1, w1, w0, lt  // lt = tstop
  404d3c:	asr	w1, w1, #3
  404d40:	negs	w3, w0
  404d44:	and	w0, w0, #0x7
  404d48:	and	w3, w3, #0x7
  404d4c:	csneg	w0, w0, w3, mi  // mi = first
  404d50:	lsl	w3, w23, w0
  404d54:	ldrb	w0, [x21, w1, sxtw]
  404d58:	orr	w3, w3, w0
  404d5c:	strb	w3, [x21, w1, sxtw]
  404d60:	ldrsb	w0, [x20]
  404d64:	cbz	w0, 404dbc <ferror@plt+0x2e6c>
  404d68:	mov	x0, #0x0                   	// #0
  404d6c:	add	x19, x19, #0x1
  404d70:	ldrsb	w1, [x19]
  404d74:	cbz	w1, 404d94 <ferror@plt+0x2e44>
  404d78:	cmp	x0, #0x0
  404d7c:	csel	x0, x0, x19, ne  // ne = any
  404d80:	cmp	w1, #0x2c
  404d84:	b.eq	404d00 <ferror@plt+0x2db0>  // b.none
  404d88:	ldrsb	w1, [x19, #1]
  404d8c:	cbz	w1, 404d0c <ferror@plt+0x2dbc>
  404d90:	b	404d6c <ferror@plt+0x2e1c>
  404d94:	mov	w0, #0x0                   	// #0
  404d98:	ldp	x19, x20, [sp, #16]
  404d9c:	ldp	x21, x22, [sp, #32]
  404da0:	ldr	x23, [sp, #48]
  404da4:	ldp	x29, x30, [sp], #64
  404da8:	ret
  404dac:	mov	w0, #0xffffffea            	// #-22
  404db0:	ret
  404db4:	mov	w0, #0xffffffff            	// #-1
  404db8:	b	404d98 <ferror@plt+0x2e48>
  404dbc:	mov	w0, #0x0                   	// #0
  404dc0:	b	404d98 <ferror@plt+0x2e48>
  404dc4:	cmp	x2, #0x0
  404dc8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404dcc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404dd0:	b.eq	404e7c <ferror@plt+0x2f2c>  // b.none
  404dd4:	stp	x29, x30, [sp, #-48]!
  404dd8:	mov	x29, sp
  404ddc:	stp	x19, x20, [sp, #16]
  404de0:	stp	x21, x22, [sp, #32]
  404de4:	mov	x19, x0
  404de8:	mov	x21, x1
  404dec:	mov	x22, x2
  404df0:	mov	x0, #0x0                   	// #0
  404df4:	b	404e44 <ferror@plt+0x2ef4>
  404df8:	ldrsb	w1, [x19, #1]
  404dfc:	mov	x20, x19
  404e00:	cbnz	w1, 404e08 <ferror@plt+0x2eb8>
  404e04:	add	x20, x19, #0x1
  404e08:	cmp	x0, #0x0
  404e0c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404e10:	b.eq	404e40 <ferror@plt+0x2ef0>  // b.none
  404e14:	cmp	x0, x20
  404e18:	b.cs	404e84 <ferror@plt+0x2f34>  // b.hs, b.nlast
  404e1c:	sub	x1, x20, x0
  404e20:	blr	x22
  404e24:	tbnz	x0, #63, 404e6c <ferror@plt+0x2f1c>
  404e28:	ldr	x3, [x21]
  404e2c:	orr	x0, x3, x0
  404e30:	str	x0, [x21]
  404e34:	ldrsb	w0, [x20]
  404e38:	cbz	w0, 404e8c <ferror@plt+0x2f3c>
  404e3c:	mov	x0, #0x0                   	// #0
  404e40:	add	x19, x19, #0x1
  404e44:	ldrsb	w3, [x19]
  404e48:	cbz	w3, 404e68 <ferror@plt+0x2f18>
  404e4c:	cmp	x0, #0x0
  404e50:	csel	x0, x0, x19, ne  // ne = any
  404e54:	cmp	w3, #0x2c
  404e58:	b.eq	404df8 <ferror@plt+0x2ea8>  // b.none
  404e5c:	ldrsb	w1, [x19, #1]
  404e60:	cbz	w1, 404e04 <ferror@plt+0x2eb4>
  404e64:	b	404e40 <ferror@plt+0x2ef0>
  404e68:	mov	w0, #0x0                   	// #0
  404e6c:	ldp	x19, x20, [sp, #16]
  404e70:	ldp	x21, x22, [sp, #32]
  404e74:	ldp	x29, x30, [sp], #48
  404e78:	ret
  404e7c:	mov	w0, #0xffffffea            	// #-22
  404e80:	ret
  404e84:	mov	w0, #0xffffffff            	// #-1
  404e88:	b	404e6c <ferror@plt+0x2f1c>
  404e8c:	mov	w0, #0x0                   	// #0
  404e90:	b	404e6c <ferror@plt+0x2f1c>
  404e94:	stp	x29, x30, [sp, #-80]!
  404e98:	mov	x29, sp
  404e9c:	str	xzr, [sp, #72]
  404ea0:	cbz	x0, 404fec <ferror@plt+0x309c>
  404ea4:	stp	x19, x20, [sp, #16]
  404ea8:	stp	x21, x22, [sp, #32]
  404eac:	str	x23, [sp, #48]
  404eb0:	mov	x19, x0
  404eb4:	mov	x23, x1
  404eb8:	mov	x20, x2
  404ebc:	mov	w21, w3
  404ec0:	str	w3, [x1]
  404ec4:	str	w3, [x2]
  404ec8:	bl	401ef0 <__errno_location@plt>
  404ecc:	mov	x22, x0
  404ed0:	str	wzr, [x0]
  404ed4:	ldrsb	w0, [x19]
  404ed8:	cmp	w0, #0x3a
  404edc:	b.eq	404f38 <ferror@plt+0x2fe8>  // b.none
  404ee0:	mov	w2, #0xa                   	// #10
  404ee4:	add	x1, sp, #0x48
  404ee8:	mov	x0, x19
  404eec:	bl	401dc0 <strtol@plt>
  404ef0:	str	w0, [x23]
  404ef4:	str	w0, [x20]
  404ef8:	ldr	w0, [x22]
  404efc:	cbnz	w0, 40501c <ferror@plt+0x30cc>
  404f00:	ldr	x1, [sp, #72]
  404f04:	cmp	x1, #0x0
  404f08:	ccmp	x1, x19, #0x4, ne  // ne = any
  404f0c:	b.eq	405030 <ferror@plt+0x30e0>  // b.none
  404f10:	ldrsb	w2, [x1]
  404f14:	cmp	w2, #0x3a
  404f18:	b.eq	404f80 <ferror@plt+0x3030>  // b.none
  404f1c:	cmp	w2, #0x2d
  404f20:	b.eq	404f9c <ferror@plt+0x304c>  // b.none
  404f24:	ldp	x19, x20, [sp, #16]
  404f28:	ldp	x21, x22, [sp, #32]
  404f2c:	ldr	x23, [sp, #48]
  404f30:	ldp	x29, x30, [sp], #80
  404f34:	ret
  404f38:	add	x19, x19, #0x1
  404f3c:	mov	w2, #0xa                   	// #10
  404f40:	add	x1, sp, #0x48
  404f44:	mov	x0, x19
  404f48:	bl	401dc0 <strtol@plt>
  404f4c:	str	w0, [x20]
  404f50:	ldr	w0, [x22]
  404f54:	cbnz	w0, 404ff4 <ferror@plt+0x30a4>
  404f58:	ldr	x0, [sp, #72]
  404f5c:	cbz	x0, 405008 <ferror@plt+0x30b8>
  404f60:	ldrsb	w1, [x0]
  404f64:	cmp	w1, #0x0
  404f68:	ccmp	x0, x19, #0x4, eq  // eq = none
  404f6c:	csetm	w0, eq  // eq = none
  404f70:	ldp	x19, x20, [sp, #16]
  404f74:	ldp	x21, x22, [sp, #32]
  404f78:	ldr	x23, [sp, #48]
  404f7c:	b	404f30 <ferror@plt+0x2fe0>
  404f80:	ldrsb	w2, [x1, #1]
  404f84:	cbnz	w2, 404f9c <ferror@plt+0x304c>
  404f88:	str	w21, [x20]
  404f8c:	ldp	x19, x20, [sp, #16]
  404f90:	ldp	x21, x22, [sp, #32]
  404f94:	ldr	x23, [sp, #48]
  404f98:	b	404f30 <ferror@plt+0x2fe0>
  404f9c:	add	x19, x1, #0x1
  404fa0:	str	xzr, [sp, #72]
  404fa4:	str	wzr, [x22]
  404fa8:	mov	w2, #0xa                   	// #10
  404fac:	add	x1, sp, #0x48
  404fb0:	mov	x0, x19
  404fb4:	bl	401dc0 <strtol@plt>
  404fb8:	str	w0, [x20]
  404fbc:	ldr	w0, [x22]
  404fc0:	cbnz	w0, 405044 <ferror@plt+0x30f4>
  404fc4:	ldr	x0, [sp, #72]
  404fc8:	cbz	x0, 405058 <ferror@plt+0x3108>
  404fcc:	ldrsb	w1, [x0]
  404fd0:	cmp	w1, #0x0
  404fd4:	ccmp	x0, x19, #0x4, eq  // eq = none
  404fd8:	csetm	w0, eq  // eq = none
  404fdc:	ldp	x19, x20, [sp, #16]
  404fe0:	ldp	x21, x22, [sp, #32]
  404fe4:	ldr	x23, [sp, #48]
  404fe8:	b	404f30 <ferror@plt+0x2fe0>
  404fec:	mov	w0, #0x0                   	// #0
  404ff0:	b	404f30 <ferror@plt+0x2fe0>
  404ff4:	mov	w0, #0xffffffff            	// #-1
  404ff8:	ldp	x19, x20, [sp, #16]
  404ffc:	ldp	x21, x22, [sp, #32]
  405000:	ldr	x23, [sp, #48]
  405004:	b	404f30 <ferror@plt+0x2fe0>
  405008:	mov	w0, #0xffffffff            	// #-1
  40500c:	ldp	x19, x20, [sp, #16]
  405010:	ldp	x21, x22, [sp, #32]
  405014:	ldr	x23, [sp, #48]
  405018:	b	404f30 <ferror@plt+0x2fe0>
  40501c:	mov	w0, #0xffffffff            	// #-1
  405020:	ldp	x19, x20, [sp, #16]
  405024:	ldp	x21, x22, [sp, #32]
  405028:	ldr	x23, [sp, #48]
  40502c:	b	404f30 <ferror@plt+0x2fe0>
  405030:	mov	w0, #0xffffffff            	// #-1
  405034:	ldp	x19, x20, [sp, #16]
  405038:	ldp	x21, x22, [sp, #32]
  40503c:	ldr	x23, [sp, #48]
  405040:	b	404f30 <ferror@plt+0x2fe0>
  405044:	mov	w0, #0xffffffff            	// #-1
  405048:	ldp	x19, x20, [sp, #16]
  40504c:	ldp	x21, x22, [sp, #32]
  405050:	ldr	x23, [sp, #48]
  405054:	b	404f30 <ferror@plt+0x2fe0>
  405058:	mov	w0, #0xffffffff            	// #-1
  40505c:	ldp	x19, x20, [sp, #16]
  405060:	ldp	x21, x22, [sp, #32]
  405064:	ldr	x23, [sp, #48]
  405068:	b	404f30 <ferror@plt+0x2fe0>
  40506c:	cmp	x0, #0x0
  405070:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405074:	b.eq	40513c <ferror@plt+0x31ec>  // b.none
  405078:	stp	x29, x30, [sp, #-80]!
  40507c:	mov	x29, sp
  405080:	stp	x19, x20, [sp, #16]
  405084:	stp	x21, x22, [sp, #32]
  405088:	stp	x23, x24, [sp, #48]
  40508c:	mov	x20, x1
  405090:	add	x24, sp, #0x40
  405094:	add	x23, sp, #0x48
  405098:	b	4050c8 <ferror@plt+0x3178>
  40509c:	cmp	x19, #0x0
  4050a0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4050a4:	ccmp	x21, x22, #0x0, ne  // ne = any
  4050a8:	b.ne	405124 <ferror@plt+0x31d4>  // b.any
  4050ac:	mov	x2, x21
  4050b0:	mov	x1, x20
  4050b4:	mov	x0, x19
  4050b8:	bl	401c50 <strncmp@plt>
  4050bc:	cbnz	w0, 405124 <ferror@plt+0x31d4>
  4050c0:	add	x0, x19, x21
  4050c4:	add	x20, x20, x22
  4050c8:	mov	x1, x24
  4050cc:	bl	40380c <ferror@plt+0x18bc>
  4050d0:	mov	x19, x0
  4050d4:	mov	x1, x23
  4050d8:	mov	x0, x20
  4050dc:	bl	40380c <ferror@plt+0x18bc>
  4050e0:	mov	x20, x0
  4050e4:	ldr	x21, [sp, #64]
  4050e8:	ldr	x22, [sp, #72]
  4050ec:	adds	x0, x21, x22
  4050f0:	b.eq	40511c <ferror@plt+0x31cc>  // b.none
  4050f4:	cmp	x0, #0x1
  4050f8:	b.ne	40509c <ferror@plt+0x314c>  // b.any
  4050fc:	cbz	x19, 40510c <ferror@plt+0x31bc>
  405100:	ldrsb	w0, [x19]
  405104:	cmp	w0, #0x2f
  405108:	b.eq	40511c <ferror@plt+0x31cc>  // b.none
  40510c:	cbz	x20, 405124 <ferror@plt+0x31d4>
  405110:	ldrsb	w0, [x20]
  405114:	cmp	w0, #0x2f
  405118:	b.ne	40509c <ferror@plt+0x314c>  // b.any
  40511c:	mov	w0, #0x1                   	// #1
  405120:	b	405128 <ferror@plt+0x31d8>
  405124:	mov	w0, #0x0                   	// #0
  405128:	ldp	x19, x20, [sp, #16]
  40512c:	ldp	x21, x22, [sp, #32]
  405130:	ldp	x23, x24, [sp, #48]
  405134:	ldp	x29, x30, [sp], #80
  405138:	ret
  40513c:	mov	w0, #0x0                   	// #0
  405140:	ret
  405144:	stp	x29, x30, [sp, #-64]!
  405148:	mov	x29, sp
  40514c:	stp	x19, x20, [sp, #16]
  405150:	mov	x19, x0
  405154:	orr	x0, x0, x1
  405158:	cbz	x0, 4051dc <ferror@plt+0x328c>
  40515c:	stp	x21, x22, [sp, #32]
  405160:	mov	x21, x1
  405164:	mov	x22, x2
  405168:	cbz	x19, 4051f0 <ferror@plt+0x32a0>
  40516c:	cbz	x1, 405208 <ferror@plt+0x32b8>
  405170:	stp	x23, x24, [sp, #48]
  405174:	mov	x0, x19
  405178:	bl	401a90 <strlen@plt>
  40517c:	mov	x23, x0
  405180:	mvn	x0, x0
  405184:	mov	x20, #0x0                   	// #0
  405188:	cmp	x0, x22
  40518c:	b.cc	40521c <ferror@plt+0x32cc>  // b.lo, b.ul, b.last
  405190:	add	x24, x23, x22
  405194:	add	x0, x24, #0x1
  405198:	bl	401c00 <malloc@plt>
  40519c:	mov	x20, x0
  4051a0:	cbz	x0, 405228 <ferror@plt+0x32d8>
  4051a4:	mov	x2, x23
  4051a8:	mov	x1, x19
  4051ac:	bl	401a50 <memcpy@plt>
  4051b0:	mov	x2, x22
  4051b4:	mov	x1, x21
  4051b8:	add	x0, x20, x23
  4051bc:	bl	401a50 <memcpy@plt>
  4051c0:	strb	wzr, [x20, x24]
  4051c4:	ldp	x21, x22, [sp, #32]
  4051c8:	ldp	x23, x24, [sp, #48]
  4051cc:	mov	x0, x20
  4051d0:	ldp	x19, x20, [sp, #16]
  4051d4:	ldp	x29, x30, [sp], #64
  4051d8:	ret
  4051dc:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4051e0:	add	x0, x0, #0x260
  4051e4:	bl	401d00 <strdup@plt>
  4051e8:	mov	x20, x0
  4051ec:	b	4051cc <ferror@plt+0x327c>
  4051f0:	mov	x1, x2
  4051f4:	mov	x0, x21
  4051f8:	bl	401e20 <strndup@plt>
  4051fc:	mov	x20, x0
  405200:	ldp	x21, x22, [sp, #32]
  405204:	b	4051cc <ferror@plt+0x327c>
  405208:	mov	x0, x19
  40520c:	bl	401d00 <strdup@plt>
  405210:	mov	x20, x0
  405214:	ldp	x21, x22, [sp, #32]
  405218:	b	4051cc <ferror@plt+0x327c>
  40521c:	ldp	x21, x22, [sp, #32]
  405220:	ldp	x23, x24, [sp, #48]
  405224:	b	4051cc <ferror@plt+0x327c>
  405228:	ldp	x21, x22, [sp, #32]
  40522c:	ldp	x23, x24, [sp, #48]
  405230:	b	4051cc <ferror@plt+0x327c>
  405234:	stp	x29, x30, [sp, #-32]!
  405238:	mov	x29, sp
  40523c:	stp	x19, x20, [sp, #16]
  405240:	mov	x20, x0
  405244:	mov	x19, x1
  405248:	mov	x2, #0x0                   	// #0
  40524c:	cbz	x1, 40525c <ferror@plt+0x330c>
  405250:	mov	x0, x1
  405254:	bl	401a90 <strlen@plt>
  405258:	mov	x2, x0
  40525c:	mov	x1, x19
  405260:	mov	x0, x20
  405264:	bl	405144 <ferror@plt+0x31f4>
  405268:	ldp	x19, x20, [sp, #16]
  40526c:	ldp	x29, x30, [sp], #32
  405270:	ret
  405274:	stp	x29, x30, [sp, #-288]!
  405278:	mov	x29, sp
  40527c:	str	x19, [sp, #16]
  405280:	mov	x19, x0
  405284:	str	x2, [sp, #240]
  405288:	str	x3, [sp, #248]
  40528c:	str	x4, [sp, #256]
  405290:	str	x5, [sp, #264]
  405294:	str	x6, [sp, #272]
  405298:	str	x7, [sp, #280]
  40529c:	str	q0, [sp, #112]
  4052a0:	str	q1, [sp, #128]
  4052a4:	str	q2, [sp, #144]
  4052a8:	str	q3, [sp, #160]
  4052ac:	str	q4, [sp, #176]
  4052b0:	str	q5, [sp, #192]
  4052b4:	str	q6, [sp, #208]
  4052b8:	str	q7, [sp, #224]
  4052bc:	add	x0, sp, #0x120
  4052c0:	str	x0, [sp, #80]
  4052c4:	str	x0, [sp, #88]
  4052c8:	add	x0, sp, #0xf0
  4052cc:	str	x0, [sp, #96]
  4052d0:	mov	w0, #0xffffffd0            	// #-48
  4052d4:	str	w0, [sp, #104]
  4052d8:	mov	w0, #0xffffff80            	// #-128
  4052dc:	str	w0, [sp, #108]
  4052e0:	ldp	x2, x3, [sp, #80]
  4052e4:	stp	x2, x3, [sp, #32]
  4052e8:	ldp	x2, x3, [sp, #96]
  4052ec:	stp	x2, x3, [sp, #48]
  4052f0:	add	x2, sp, #0x20
  4052f4:	add	x0, sp, #0x48
  4052f8:	bl	401e10 <vasprintf@plt>
  4052fc:	tbnz	w0, #31, 40532c <ferror@plt+0x33dc>
  405300:	sxtw	x2, w0
  405304:	ldr	x1, [sp, #72]
  405308:	mov	x0, x19
  40530c:	bl	405144 <ferror@plt+0x31f4>
  405310:	mov	x19, x0
  405314:	ldr	x0, [sp, #72]
  405318:	bl	401dd0 <free@plt>
  40531c:	mov	x0, x19
  405320:	ldr	x19, [sp, #16]
  405324:	ldp	x29, x30, [sp], #288
  405328:	ret
  40532c:	mov	x19, #0x0                   	// #0
  405330:	b	40531c <ferror@plt+0x33cc>
  405334:	stp	x29, x30, [sp, #-80]!
  405338:	mov	x29, sp
  40533c:	stp	x19, x20, [sp, #16]
  405340:	stp	x21, x22, [sp, #32]
  405344:	mov	x19, x0
  405348:	ldr	x21, [x0]
  40534c:	ldrsb	w0, [x21]
  405350:	cbz	w0, 405484 <ferror@plt+0x3534>
  405354:	stp	x23, x24, [sp, #48]
  405358:	mov	x24, x1
  40535c:	mov	x22, x2
  405360:	mov	w23, w3
  405364:	mov	x1, x2
  405368:	mov	x0, x21
  40536c:	bl	401e30 <strspn@plt>
  405370:	add	x20, x21, x0
  405374:	ldrsb	w21, [x21, x0]
  405378:	cbz	w21, 4053f0 <ferror@plt+0x34a0>
  40537c:	cbz	w23, 405454 <ferror@plt+0x3504>
  405380:	mov	w1, w21
  405384:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405388:	add	x0, x0, #0xb30
  40538c:	bl	401e40 <strchr@plt>
  405390:	cbz	x0, 405410 <ferror@plt+0x34c0>
  405394:	strb	w21, [sp, #72]
  405398:	strb	wzr, [sp, #73]
  40539c:	add	x23, x20, #0x1
  4053a0:	add	x1, sp, #0x48
  4053a4:	mov	x0, x23
  4053a8:	bl	403880 <ferror@plt+0x1930>
  4053ac:	str	x0, [x24]
  4053b0:	add	x1, x20, x0
  4053b4:	ldrsb	w1, [x1, #1]
  4053b8:	cmp	w1, #0x0
  4053bc:	ccmp	w21, w1, #0x0, ne  // ne = any
  4053c0:	b.ne	405400 <ferror@plt+0x34b0>  // b.any
  4053c4:	add	x0, x0, #0x2
  4053c8:	add	x21, x20, x0
  4053cc:	ldrsb	w1, [x20, x0]
  4053d0:	cbz	w1, 4053e0 <ferror@plt+0x3490>
  4053d4:	mov	x0, x22
  4053d8:	bl	401e40 <strchr@plt>
  4053dc:	cbz	x0, 405400 <ferror@plt+0x34b0>
  4053e0:	str	x21, [x19]
  4053e4:	mov	x20, x23
  4053e8:	ldp	x23, x24, [sp, #48]
  4053ec:	b	405470 <ferror@plt+0x3520>
  4053f0:	str	x20, [x19]
  4053f4:	mov	x20, #0x0                   	// #0
  4053f8:	ldp	x23, x24, [sp, #48]
  4053fc:	b	405470 <ferror@plt+0x3520>
  405400:	str	x20, [x19]
  405404:	mov	x20, #0x0                   	// #0
  405408:	ldp	x23, x24, [sp, #48]
  40540c:	b	405470 <ferror@plt+0x3520>
  405410:	mov	x1, x22
  405414:	mov	x0, x20
  405418:	bl	403880 <ferror@plt+0x1930>
  40541c:	str	x0, [x24]
  405420:	add	x21, x20, x0
  405424:	ldrsb	w1, [x20, x0]
  405428:	cbz	w1, 405438 <ferror@plt+0x34e8>
  40542c:	mov	x0, x22
  405430:	bl	401e40 <strchr@plt>
  405434:	cbz	x0, 405444 <ferror@plt+0x34f4>
  405438:	str	x21, [x19]
  40543c:	ldp	x23, x24, [sp, #48]
  405440:	b	405470 <ferror@plt+0x3520>
  405444:	str	x20, [x19]
  405448:	mov	x20, x0
  40544c:	ldp	x23, x24, [sp, #48]
  405450:	b	405470 <ferror@plt+0x3520>
  405454:	mov	x1, x22
  405458:	mov	x0, x20
  40545c:	bl	401ec0 <strcspn@plt>
  405460:	str	x0, [x24]
  405464:	add	x0, x20, x0
  405468:	str	x0, [x19]
  40546c:	ldp	x23, x24, [sp, #48]
  405470:	mov	x0, x20
  405474:	ldp	x19, x20, [sp, #16]
  405478:	ldp	x21, x22, [sp, #32]
  40547c:	ldp	x29, x30, [sp], #80
  405480:	ret
  405484:	mov	x20, #0x0                   	// #0
  405488:	b	405470 <ferror@plt+0x3520>
  40548c:	stp	x29, x30, [sp, #-32]!
  405490:	mov	x29, sp
  405494:	str	x19, [sp, #16]
  405498:	mov	x19, x0
  40549c:	mov	x0, x19
  4054a0:	bl	401c80 <fgetc@plt>
  4054a4:	cmn	w0, #0x1
  4054a8:	b.eq	4054bc <ferror@plt+0x356c>  // b.none
  4054ac:	cmp	w0, #0xa
  4054b0:	b.ne	40549c <ferror@plt+0x354c>  // b.any
  4054b4:	mov	w0, #0x0                   	// #0
  4054b8:	b	4054c0 <ferror@plt+0x3570>
  4054bc:	mov	w0, #0x1                   	// #1
  4054c0:	ldr	x19, [sp, #16]
  4054c4:	ldp	x29, x30, [sp], #32
  4054c8:	ret
  4054cc:	stp	x29, x30, [sp, #-144]!
  4054d0:	mov	x29, sp
  4054d4:	stp	x19, x20, [sp, #16]
  4054d8:	stp	x21, x22, [sp, #32]
  4054dc:	stp	x23, x24, [sp, #48]
  4054e0:	stp	x25, x26, [sp, #64]
  4054e4:	stp	x27, x28, [sp, #80]
  4054e8:	str	x1, [sp, #120]
  4054ec:	cbz	x0, 40552c <ferror@plt+0x35dc>
  4054f0:	mov	x19, x0
  4054f4:	ldr	x0, [sp, #120]
  4054f8:	cbz	x0, 40554c <ferror@plt+0x35fc>
  4054fc:	mov	w20, #0x0                   	// #0
  405500:	str	xzr, [sp, #104]
  405504:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405508:	add	x0, x0, #0xb58
  40550c:	str	x0, [sp, #96]
  405510:	add	x0, sp, #0x88
  405514:	str	x0, [sp, #112]
  405518:	adrp	x0, 419000 <ferror@plt+0x170b0>
  40551c:	add	x28, x0, #0xb58
  405520:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
  405524:	movk	x27, #0xcccd
  405528:	b	405680 <ferror@plt+0x3730>
  40552c:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405530:	add	x3, x3, #0xe28
  405534:	mov	w2, #0x4d                  	// #77
  405538:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40553c:	add	x1, x1, #0xb38
  405540:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405544:	add	x0, x0, #0xb48
  405548:	bl	401ee0 <__assert_fail@plt>
  40554c:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405550:	add	x3, x3, #0xe28
  405554:	mov	w2, #0x4e                  	// #78
  405558:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40555c:	add	x1, x1, #0xb38
  405560:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405564:	add	x0, x0, #0xb50
  405568:	bl	401ee0 <__assert_fail@plt>
  40556c:	mov	w0, #0xffffffea            	// #-22
  405570:	cbz	w20, 405714 <ferror@plt+0x37c4>
  405574:	ldr	x0, [sp, #120]
  405578:	ldr	x1, [sp, #104]
  40557c:	str	x1, [x0]
  405580:	mov	w0, #0x0                   	// #0
  405584:	b	405714 <ferror@plt+0x37c4>
  405588:	neg	w0, w0
  40558c:	b	405714 <ferror@plt+0x37c4>
  405590:	add	x20, x20, #0x1
  405594:	str	wzr, [x19]
  405598:	mov	w2, #0xa                   	// #10
  40559c:	ldr	x1, [sp, #112]
  4055a0:	mov	x0, x20
  4055a4:	bl	401ad0 <strtoll@plt>
  4055a8:	mov	x23, x0
  4055ac:	ldr	w0, [x19]
  4055b0:	cmp	w0, #0x0
  4055b4:	b.gt	4055d0 <ferror@plt+0x3680>
  4055b8:	tbnz	x23, #63, 4055e0 <ferror@plt+0x3690>
  4055bc:	ldr	x24, [sp, #136]
  4055c0:	cmp	x24, x20
  4055c4:	b.eq	4055e8 <ferror@plt+0x3698>  // b.none
  4055c8:	sub	w24, w24, w20
  4055cc:	b	4056e8 <ferror@plt+0x3798>
  4055d0:	neg	w0, w0
  4055d4:	b	405714 <ferror@plt+0x37c4>
  4055d8:	mov	w0, #0xffffffde            	// #-34
  4055dc:	b	405714 <ferror@plt+0x37c4>
  4055e0:	mov	w0, #0xffffffde            	// #-34
  4055e4:	b	405714 <ferror@plt+0x37c4>
  4055e8:	mov	w0, #0xffffffea            	// #-22
  4055ec:	b	405714 <ferror@plt+0x37c4>
  4055f0:	mov	w0, #0xffffffea            	// #-22
  4055f4:	b	405714 <ferror@plt+0x37c4>
  4055f8:	mov	w0, #0xffffffea            	// #-22
  4055fc:	b	405714 <ferror@plt+0x37c4>
  405600:	add	w21, w21, #0x1
  405604:	add	x22, x22, #0x10
  405608:	cmp	w21, #0x1c
  40560c:	b.eq	405710 <ferror@plt+0x37c0>  // b.none
  405610:	ldr	x20, [x22]
  405614:	cbz	x20, 405600 <ferror@plt+0x36b0>
  405618:	mov	x0, x20
  40561c:	bl	401a90 <strlen@plt>
  405620:	mov	x19, x0
  405624:	cbz	x0, 405600 <ferror@plt+0x36b0>
  405628:	mov	x2, x0
  40562c:	mov	x1, x20
  405630:	mov	x0, x25
  405634:	bl	401c50 <strncmp@plt>
  405638:	cbnz	w0, 405600 <ferror@plt+0x36b0>
  40563c:	ubfiz	x0, x21, #4, #32
  405640:	add	x0, x28, x0
  405644:	ldr	x0, [x0, #8]
  405648:	mul	x23, x23, x0
  40564c:	cbz	w24, 405660 <ferror@plt+0x3710>
  405650:	umulh	x23, x23, x27
  405654:	lsr	x23, x23, #3
  405658:	subs	w24, w24, #0x1
  40565c:	b.ne	405650 <ferror@plt+0x3700>  // b.any
  405660:	madd	x23, x26, x0, x23
  405664:	ldr	x0, [sp, #104]
  405668:	add	x0, x0, x23
  40566c:	str	x0, [sp, #104]
  405670:	add	x19, x25, x19
  405674:	cmp	w21, #0x1b
  405678:	b.hi	4055f8 <ferror@plt+0x36a8>  // b.pmore
  40567c:	mov	w20, #0x1                   	// #1
  405680:	ldr	x1, [sp, #96]
  405684:	mov	x0, x19
  405688:	bl	401e30 <strspn@plt>
  40568c:	add	x21, x19, x0
  405690:	ldrsb	w0, [x19, x0]
  405694:	cbz	w0, 40556c <ferror@plt+0x361c>
  405698:	bl	401ef0 <__errno_location@plt>
  40569c:	mov	x19, x0
  4056a0:	str	wzr, [x0]
  4056a4:	mov	w2, #0xa                   	// #10
  4056a8:	ldr	x1, [sp, #112]
  4056ac:	mov	x0, x21
  4056b0:	bl	401ad0 <strtoll@plt>
  4056b4:	mov	x26, x0
  4056b8:	ldr	w0, [x19]
  4056bc:	cmp	w0, #0x0
  4056c0:	b.gt	405588 <ferror@plt+0x3638>
  4056c4:	tbnz	x26, #63, 4055d8 <ferror@plt+0x3688>
  4056c8:	ldr	x20, [sp, #136]
  4056cc:	ldrsb	w0, [x20]
  4056d0:	cmp	w0, #0x2e
  4056d4:	b.eq	405590 <ferror@plt+0x3640>  // b.none
  4056d8:	cmp	x20, x21
  4056dc:	b.eq	4055f0 <ferror@plt+0x36a0>  // b.none
  4056e0:	mov	w24, #0x0                   	// #0
  4056e4:	mov	x23, #0x0                   	// #0
  4056e8:	ldr	x25, [sp, #136]
  4056ec:	ldr	x1, [sp, #96]
  4056f0:	mov	x0, x25
  4056f4:	bl	401e30 <strspn@plt>
  4056f8:	add	x25, x25, x0
  4056fc:	str	x25, [sp, #136]
  405700:	adrp	x0, 419000 <ferror@plt+0x170b0>
  405704:	add	x22, x0, #0xb58
  405708:	mov	w21, #0x0                   	// #0
  40570c:	b	405610 <ferror@plt+0x36c0>
  405710:	mov	w0, #0xffffffea            	// #-22
  405714:	ldp	x19, x20, [sp, #16]
  405718:	ldp	x21, x22, [sp, #32]
  40571c:	ldp	x23, x24, [sp, #48]
  405720:	ldp	x25, x26, [sp, #64]
  405724:	ldp	x27, x28, [sp, #80]
  405728:	ldp	x29, x30, [sp], #144
  40572c:	ret
  405730:	stp	x29, x30, [sp, #-208]!
  405734:	mov	x29, sp
  405738:	str	xzr, [sp, #80]
  40573c:	str	xzr, [sp, #72]
  405740:	cbz	x0, 405840 <ferror@plt+0x38f0>
  405744:	stp	x19, x20, [sp, #16]
  405748:	mov	x19, x0
  40574c:	mov	x20, x1
  405750:	cbz	x1, 405870 <ferror@plt+0x3920>
  405754:	mov	x0, #0x0                   	// #0
  405758:	bl	401bf0 <time@plt>
  40575c:	str	x0, [sp, #88]
  405760:	add	x1, sp, #0x98
  405764:	add	x0, sp, #0x58
  405768:	bl	401af0 <localtime_r@plt>
  40576c:	mov	w0, #0xffffffff            	// #-1
  405770:	str	w0, [sp, #184]
  405774:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405778:	add	x1, x1, #0x590
  40577c:	mov	x0, x19
  405780:	bl	401d90 <strcmp@plt>
  405784:	cbz	w0, 4058a8 <ferror@plt+0x3958>
  405788:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40578c:	add	x1, x1, #0xb60
  405790:	mov	x0, x19
  405794:	bl	401d90 <strcmp@plt>
  405798:	cbz	w0, 40589c <ferror@plt+0x394c>
  40579c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4057a0:	add	x1, x1, #0xb68
  4057a4:	mov	x0, x19
  4057a8:	bl	401d90 <strcmp@plt>
  4057ac:	cbz	w0, 4058c0 <ferror@plt+0x3970>
  4057b0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4057b4:	add	x1, x1, #0xb78
  4057b8:	mov	x0, x19
  4057bc:	bl	401d90 <strcmp@plt>
  4057c0:	cbz	w0, 4058dc <ferror@plt+0x398c>
  4057c4:	ldrsb	w0, [x19]
  4057c8:	cmp	w0, #0x2b
  4057cc:	b.eq	4058f8 <ferror@plt+0x39a8>  // b.none
  4057d0:	cmp	w0, #0x2d
  4057d4:	b.eq	405910 <ferror@plt+0x39c0>  // b.none
  4057d8:	stp	x21, x22, [sp, #32]
  4057dc:	mov	x0, x19
  4057e0:	bl	401a90 <strlen@plt>
  4057e4:	cmp	x0, #0x3
  4057e8:	b.ls	405938 <ferror@plt+0x39e8>  // b.plast
  4057ec:	sub	x21, x0, #0x4
  4057f0:	mov	x2, #0x4                   	// #4
  4057f4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4057f8:	add	x1, x1, #0xb88
  4057fc:	add	x0, x19, x21
  405800:	bl	401d60 <memcmp@plt>
  405804:	cbnz	w0, 405928 <ferror@plt+0x39d8>
  405808:	mov	x1, x21
  40580c:	mov	x0, x19
  405810:	bl	401e20 <strndup@plt>
  405814:	mov	x21, x0
  405818:	cbz	x0, 405d24 <ferror@plt+0x3dd4>
  40581c:	add	x1, sp, #0x48
  405820:	mov	x0, x21
  405824:	bl	4054cc <ferror@plt+0x357c>
  405828:	mov	w19, w0
  40582c:	mov	x0, x21
  405830:	bl	401dd0 <free@plt>
  405834:	tbnz	w19, #31, 405930 <ferror@plt+0x39e0>
  405838:	ldp	x21, x22, [sp, #32]
  40583c:	b	4058a8 <ferror@plt+0x3958>
  405840:	stp	x19, x20, [sp, #16]
  405844:	stp	x21, x22, [sp, #32]
  405848:	stp	x23, x24, [sp, #48]
  40584c:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405850:	add	x3, x3, #0xe28
  405854:	add	x3, x3, #0x10
  405858:	mov	w2, #0xc4                  	// #196
  40585c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405860:	add	x1, x1, #0xb38
  405864:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405868:	add	x0, x0, #0xb48
  40586c:	bl	401ee0 <__assert_fail@plt>
  405870:	stp	x21, x22, [sp, #32]
  405874:	stp	x23, x24, [sp, #48]
  405878:	adrp	x3, 407000 <ferror@plt+0x50b0>
  40587c:	add	x3, x3, #0xe28
  405880:	add	x3, x3, #0x10
  405884:	mov	w2, #0xc5                  	// #197
  405888:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40588c:	add	x1, x1, #0xb38
  405890:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405894:	add	x0, x0, #0xb50
  405898:	bl	401ee0 <__assert_fail@plt>
  40589c:	str	wzr, [sp, #160]
  4058a0:	str	wzr, [sp, #156]
  4058a4:	str	wzr, [sp, #152]
  4058a8:	add	x0, sp, #0x98
  4058ac:	bl	401d30 <mktime@plt>
  4058b0:	mov	w19, #0xffffffea            	// #-22
  4058b4:	cmn	x0, #0x1
  4058b8:	b.eq	405c98 <ferror@plt+0x3d48>  // b.none
  4058bc:	b	405c70 <ferror@plt+0x3d20>
  4058c0:	ldr	w0, [sp, #164]
  4058c4:	sub	w0, w0, #0x1
  4058c8:	str	w0, [sp, #164]
  4058cc:	str	wzr, [sp, #160]
  4058d0:	str	wzr, [sp, #156]
  4058d4:	str	wzr, [sp, #152]
  4058d8:	b	4058a8 <ferror@plt+0x3958>
  4058dc:	ldr	w0, [sp, #164]
  4058e0:	add	w0, w0, #0x1
  4058e4:	str	w0, [sp, #164]
  4058e8:	str	wzr, [sp, #160]
  4058ec:	str	wzr, [sp, #156]
  4058f0:	str	wzr, [sp, #152]
  4058f4:	b	4058a8 <ferror@plt+0x3958>
  4058f8:	add	x1, sp, #0x50
  4058fc:	add	x0, x19, #0x1
  405900:	bl	4054cc <ferror@plt+0x357c>
  405904:	mov	w19, w0
  405908:	tbz	w0, #31, 4058a8 <ferror@plt+0x3958>
  40590c:	b	405c98 <ferror@plt+0x3d48>
  405910:	add	x1, sp, #0x48
  405914:	add	x0, x19, #0x1
  405918:	bl	4054cc <ferror@plt+0x357c>
  40591c:	mov	w19, w0
  405920:	tbz	w0, #31, 4058a8 <ferror@plt+0x3958>
  405924:	b	405c98 <ferror@plt+0x3d48>
  405928:	stp	x23, x24, [sp, #48]
  40592c:	b	40593c <ferror@plt+0x39ec>
  405930:	ldp	x21, x22, [sp, #32]
  405934:	b	405c98 <ferror@plt+0x3d48>
  405938:	stp	x23, x24, [sp, #48]
  40593c:	adrp	x21, 419000 <ferror@plt+0x170b0>
  405940:	add	x21, x21, #0xb58
  405944:	add	x21, x21, #0x1c0
  405948:	mov	w24, #0x0                   	// #0
  40594c:	b	405960 <ferror@plt+0x3a10>
  405950:	add	w24, w24, #0x1
  405954:	add	x21, x21, #0x10
  405958:	cmp	w24, #0xe
  40595c:	b.eq	405c3c <ferror@plt+0x3cec>  // b.none
  405960:	ldr	x23, [x21]
  405964:	cbz	x23, 405950 <ferror@plt+0x3a00>
  405968:	mov	x0, x23
  40596c:	bl	401a90 <strlen@plt>
  405970:	mov	x22, x0
  405974:	cbz	x0, 405950 <ferror@plt+0x3a00>
  405978:	mov	x2, x0
  40597c:	mov	x1, x23
  405980:	mov	x0, x19
  405984:	bl	401df0 <strncasecmp@plt>
  405988:	cbnz	w0, 405950 <ferror@plt+0x3a00>
  40598c:	ldrsb	w0, [x19, x22]
  405990:	cmp	w0, #0x20
  405994:	b.ne	405950 <ferror@plt+0x3a00>  // b.any
  405998:	ubfiz	x24, x24, #4, #32
  40599c:	adrp	x0, 419000 <ferror@plt+0x170b0>
  4059a0:	add	x0, x0, #0xb58
  4059a4:	add	x24, x0, x24
  4059a8:	ldr	w21, [x24, #456]
  4059ac:	add	x22, x22, #0x1
  4059b0:	add	x19, x19, x22
  4059b4:	ldp	x0, x1, [sp, #152]
  4059b8:	stp	x0, x1, [sp, #96]
  4059bc:	ldp	x0, x1, [sp, #168]
  4059c0:	stp	x0, x1, [sp, #112]
  4059c4:	ldp	x0, x1, [sp, #184]
  4059c8:	stp	x0, x1, [sp, #128]
  4059cc:	ldr	x0, [sp, #200]
  4059d0:	str	x0, [sp, #144]
  4059d4:	add	x2, sp, #0x98
  4059d8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4059dc:	add	x1, x1, #0xb90
  4059e0:	mov	x0, x19
  4059e4:	bl	401b60 <strptime@plt>
  4059e8:	cbz	x0, 4059f4 <ferror@plt+0x3aa4>
  4059ec:	ldrsb	w0, [x0]
  4059f0:	cbz	w0, 405c48 <ferror@plt+0x3cf8>
  4059f4:	ldp	x0, x1, [sp, #96]
  4059f8:	stp	x0, x1, [sp, #152]
  4059fc:	ldp	x0, x1, [sp, #112]
  405a00:	stp	x0, x1, [sp, #168]
  405a04:	ldp	x0, x1, [sp, #128]
  405a08:	stp	x0, x1, [sp, #184]
  405a0c:	ldr	x0, [sp, #144]
  405a10:	str	x0, [sp, #200]
  405a14:	add	x2, sp, #0x98
  405a18:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405a1c:	add	x1, x1, #0xba8
  405a20:	mov	x0, x19
  405a24:	bl	401b60 <strptime@plt>
  405a28:	cbz	x0, 405a34 <ferror@plt+0x3ae4>
  405a2c:	ldrsb	w0, [x0]
  405a30:	cbz	w0, 405c48 <ferror@plt+0x3cf8>
  405a34:	ldp	x0, x1, [sp, #96]
  405a38:	stp	x0, x1, [sp, #152]
  405a3c:	ldp	x0, x1, [sp, #112]
  405a40:	stp	x0, x1, [sp, #168]
  405a44:	ldp	x0, x1, [sp, #128]
  405a48:	stp	x0, x1, [sp, #184]
  405a4c:	ldr	x0, [sp, #144]
  405a50:	str	x0, [sp, #200]
  405a54:	add	x2, sp, #0x98
  405a58:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405a5c:	add	x1, x1, #0xbc0
  405a60:	mov	x0, x19
  405a64:	bl	401b60 <strptime@plt>
  405a68:	cbz	x0, 405a74 <ferror@plt+0x3b24>
  405a6c:	ldrsb	w0, [x0]
  405a70:	cbz	w0, 405c48 <ferror@plt+0x3cf8>
  405a74:	ldp	x0, x1, [sp, #96]
  405a78:	stp	x0, x1, [sp, #152]
  405a7c:	ldp	x0, x1, [sp, #112]
  405a80:	stp	x0, x1, [sp, #168]
  405a84:	ldp	x0, x1, [sp, #128]
  405a88:	stp	x0, x1, [sp, #184]
  405a8c:	ldr	x0, [sp, #144]
  405a90:	str	x0, [sp, #200]
  405a94:	add	x2, sp, #0x98
  405a98:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405a9c:	add	x1, x1, #0xbd8
  405aa0:	mov	x0, x19
  405aa4:	bl	401b60 <strptime@plt>
  405aa8:	cbz	x0, 405ab4 <ferror@plt+0x3b64>
  405aac:	ldrsb	w0, [x0]
  405ab0:	cbz	w0, 405c44 <ferror@plt+0x3cf4>
  405ab4:	ldp	x0, x1, [sp, #96]
  405ab8:	stp	x0, x1, [sp, #152]
  405abc:	ldp	x0, x1, [sp, #112]
  405ac0:	stp	x0, x1, [sp, #168]
  405ac4:	ldp	x0, x1, [sp, #128]
  405ac8:	stp	x0, x1, [sp, #184]
  405acc:	ldr	x0, [sp, #144]
  405ad0:	str	x0, [sp, #200]
  405ad4:	add	x2, sp, #0x98
  405ad8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405adc:	add	x1, x1, #0xbe8
  405ae0:	mov	x0, x19
  405ae4:	bl	401b60 <strptime@plt>
  405ae8:	cbz	x0, 405af4 <ferror@plt+0x3ba4>
  405aec:	ldrsb	w0, [x0]
  405af0:	cbz	w0, 405ca8 <ferror@plt+0x3d58>
  405af4:	ldp	x0, x1, [sp, #96]
  405af8:	stp	x0, x1, [sp, #152]
  405afc:	ldp	x0, x1, [sp, #112]
  405b00:	stp	x0, x1, [sp, #168]
  405b04:	ldp	x0, x1, [sp, #128]
  405b08:	stp	x0, x1, [sp, #184]
  405b0c:	ldr	x0, [sp, #144]
  405b10:	str	x0, [sp, #200]
  405b14:	add	x2, sp, #0x98
  405b18:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405b1c:	add	x1, x1, #0xbf8
  405b20:	mov	x0, x19
  405b24:	bl	401b60 <strptime@plt>
  405b28:	cbz	x0, 405b34 <ferror@plt+0x3be4>
  405b2c:	ldrsb	w0, [x0]
  405b30:	cbz	w0, 405cb0 <ferror@plt+0x3d60>
  405b34:	ldp	x0, x1, [sp, #96]
  405b38:	stp	x0, x1, [sp, #152]
  405b3c:	ldp	x0, x1, [sp, #112]
  405b40:	stp	x0, x1, [sp, #168]
  405b44:	ldp	x0, x1, [sp, #128]
  405b48:	stp	x0, x1, [sp, #184]
  405b4c:	ldr	x0, [sp, #144]
  405b50:	str	x0, [sp, #200]
  405b54:	add	x2, sp, #0x98
  405b58:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405b5c:	add	x1, x1, #0xc08
  405b60:	mov	x0, x19
  405b64:	bl	401b60 <strptime@plt>
  405b68:	cbz	x0, 405b74 <ferror@plt+0x3c24>
  405b6c:	ldrsb	w0, [x0]
  405b70:	cbz	w0, 405cc0 <ferror@plt+0x3d70>
  405b74:	ldp	x0, x1, [sp, #96]
  405b78:	stp	x0, x1, [sp, #152]
  405b7c:	ldp	x0, x1, [sp, #112]
  405b80:	stp	x0, x1, [sp, #168]
  405b84:	ldp	x0, x1, [sp, #128]
  405b88:	stp	x0, x1, [sp, #184]
  405b8c:	ldr	x0, [sp, #144]
  405b90:	str	x0, [sp, #200]
  405b94:	add	x2, sp, #0x98
  405b98:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405b9c:	add	x1, x1, #0xc18
  405ba0:	mov	x0, x19
  405ba4:	bl	401b60 <strptime@plt>
  405ba8:	cbz	x0, 405bb4 <ferror@plt+0x3c64>
  405bac:	ldrsb	w0, [x0]
  405bb0:	cbz	w0, 405c48 <ferror@plt+0x3cf8>
  405bb4:	ldp	x0, x1, [sp, #96]
  405bb8:	stp	x0, x1, [sp, #152]
  405bbc:	ldp	x0, x1, [sp, #112]
  405bc0:	stp	x0, x1, [sp, #168]
  405bc4:	ldp	x0, x1, [sp, #128]
  405bc8:	stp	x0, x1, [sp, #184]
  405bcc:	ldr	x0, [sp, #144]
  405bd0:	str	x0, [sp, #200]
  405bd4:	add	x2, sp, #0x98
  405bd8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405bdc:	add	x1, x1, #0xc28
  405be0:	mov	x0, x19
  405be4:	bl	401b60 <strptime@plt>
  405be8:	cbz	x0, 405bf4 <ferror@plt+0x3ca4>
  405bec:	ldrsb	w0, [x0]
  405bf0:	cbz	w0, 405cd0 <ferror@plt+0x3d80>
  405bf4:	ldp	x0, x1, [sp, #96]
  405bf8:	stp	x0, x1, [sp, #152]
  405bfc:	ldp	x0, x1, [sp, #112]
  405c00:	stp	x0, x1, [sp, #168]
  405c04:	ldp	x0, x1, [sp, #128]
  405c08:	stp	x0, x1, [sp, #184]
  405c0c:	ldr	x0, [sp, #144]
  405c10:	str	x0, [sp, #200]
  405c14:	add	x2, sp, #0x98
  405c18:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405c1c:	add	x1, x1, #0xc30
  405c20:	mov	x0, x19
  405c24:	bl	401b60 <strptime@plt>
  405c28:	cbz	x0, 405ce4 <ferror@plt+0x3d94>
  405c2c:	ldrsb	w0, [x0]
  405c30:	cbnz	w0, 405cf4 <ferror@plt+0x3da4>
  405c34:	str	wzr, [sp, #152]
  405c38:	b	405c48 <ferror@plt+0x3cf8>
  405c3c:	mov	w21, #0xffffffff            	// #-1
  405c40:	b	4059b4 <ferror@plt+0x3a64>
  405c44:	str	wzr, [sp, #152]
  405c48:	add	x0, sp, #0x98
  405c4c:	bl	401d30 <mktime@plt>
  405c50:	cmn	x0, #0x1
  405c54:	b.eq	405d04 <ferror@plt+0x3db4>  // b.none
  405c58:	tbnz	w21, #31, 405cd8 <ferror@plt+0x3d88>
  405c5c:	ldr	w1, [sp, #176]
  405c60:	cmp	w1, w21
  405c64:	b.ne	405d14 <ferror@plt+0x3dc4>  // b.any
  405c68:	ldp	x21, x22, [sp, #32]
  405c6c:	ldp	x23, x24, [sp, #48]
  405c70:	mov	x2, #0x4240                	// #16960
  405c74:	movk	x2, #0xf, lsl #16
  405c78:	ldr	x1, [sp, #80]
  405c7c:	madd	x0, x0, x2, x1
  405c80:	ldr	x2, [sp, #72]
  405c84:	sub	x1, x0, x2
  405c88:	cmp	x2, x0
  405c8c:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  405c90:	str	x0, [x20]
  405c94:	mov	w19, #0x0                   	// #0
  405c98:	mov	w0, w19
  405c9c:	ldp	x19, x20, [sp, #16]
  405ca0:	ldp	x29, x30, [sp], #208
  405ca4:	ret
  405ca8:	str	wzr, [sp, #152]
  405cac:	b	405c48 <ferror@plt+0x3cf8>
  405cb0:	str	wzr, [sp, #160]
  405cb4:	str	wzr, [sp, #156]
  405cb8:	str	wzr, [sp, #152]
  405cbc:	b	405c48 <ferror@plt+0x3cf8>
  405cc0:	str	wzr, [sp, #160]
  405cc4:	str	wzr, [sp, #156]
  405cc8:	str	wzr, [sp, #152]
  405ccc:	b	405c48 <ferror@plt+0x3cf8>
  405cd0:	str	wzr, [sp, #152]
  405cd4:	b	405c48 <ferror@plt+0x3cf8>
  405cd8:	ldp	x21, x22, [sp, #32]
  405cdc:	ldp	x23, x24, [sp, #48]
  405ce0:	b	405c70 <ferror@plt+0x3d20>
  405ce4:	mov	w19, #0xffffffea            	// #-22
  405ce8:	ldp	x21, x22, [sp, #32]
  405cec:	ldp	x23, x24, [sp, #48]
  405cf0:	b	405c98 <ferror@plt+0x3d48>
  405cf4:	mov	w19, #0xffffffea            	// #-22
  405cf8:	ldp	x21, x22, [sp, #32]
  405cfc:	ldp	x23, x24, [sp, #48]
  405d00:	b	405c98 <ferror@plt+0x3d48>
  405d04:	mov	w19, #0xffffffea            	// #-22
  405d08:	ldp	x21, x22, [sp, #32]
  405d0c:	ldp	x23, x24, [sp, #48]
  405d10:	b	405c98 <ferror@plt+0x3d48>
  405d14:	mov	w19, #0xffffffea            	// #-22
  405d18:	ldp	x21, x22, [sp, #32]
  405d1c:	ldp	x23, x24, [sp, #48]
  405d20:	b	405c98 <ferror@plt+0x3d48>
  405d24:	mov	w19, #0xfffffff4            	// #-12
  405d28:	ldp	x21, x22, [sp, #32]
  405d2c:	b	405c98 <ferror@plt+0x3d48>
  405d30:	ldr	w1, [x0, #32]
  405d34:	tbnz	w1, #31, 405d40 <ferror@plt+0x3df0>
  405d38:	ldr	w0, [x0, #40]
  405d3c:	ret
  405d40:	mov	w0, #0x0                   	// #0
  405d44:	b	405d3c <ferror@plt+0x3dec>
  405d48:	stp	x29, x30, [sp, #-64]!
  405d4c:	mov	x29, sp
  405d50:	stp	x19, x20, [sp, #16]
  405d54:	stp	x21, x22, [sp, #32]
  405d58:	str	x23, [sp, #48]
  405d5c:	mov	x22, x0
  405d60:	mov	x23, x1
  405d64:	mov	w19, w2
  405d68:	mov	x21, x3
  405d6c:	mov	x20, x4
  405d70:	tbnz	w19, #0, 405da8 <ferror@plt+0x3e58>
  405d74:	and	w0, w19, #0x3
  405d78:	cmp	w0, #0x3
  405d7c:	b.eq	405dec <ferror@plt+0x3e9c>  // b.none
  405d80:	tbnz	w19, #1, 405e0c <ferror@plt+0x3ebc>
  405d84:	tbnz	w19, #3, 405e48 <ferror@plt+0x3ef8>
  405d88:	tbnz	w19, #4, 405e7c <ferror@plt+0x3f2c>
  405d8c:	and	w0, w19, #0x4
  405d90:	tbnz	w19, #2, 405eb0 <ferror@plt+0x3f60>
  405d94:	ldp	x19, x20, [sp, #16]
  405d98:	ldp	x21, x22, [sp, #32]
  405d9c:	ldr	x23, [sp, #48]
  405da0:	ldp	x29, x30, [sp], #64
  405da4:	ret
  405da8:	ldr	w4, [x0, #16]
  405dac:	ldrsw	x3, [x0, #20]
  405db0:	ldr	w5, [x0, #12]
  405db4:	add	w4, w4, #0x1
  405db8:	add	x3, x3, #0x76c
  405dbc:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405dc0:	add	x2, x2, #0xc40
  405dc4:	mov	x1, x20
  405dc8:	mov	x0, x21
  405dcc:	bl	401b80 <snprintf@plt>
  405dd0:	tbnz	w0, #31, 405f20 <ferror@plt+0x3fd0>
  405dd4:	sxtw	x1, w0
  405dd8:	cmp	x20, w0, sxtw
  405ddc:	b.cc	405f20 <ferror@plt+0x3fd0>  // b.lo, b.ul, b.last
  405de0:	sub	x20, x20, x1
  405de4:	add	x21, x21, x1
  405de8:	b	405d74 <ferror@plt+0x3e24>
  405dec:	cbz	x20, 405f20 <ferror@plt+0x3fd0>
  405df0:	tst	x19, #0x20
  405df4:	mov	w0, #0x54                  	// #84
  405df8:	mov	w1, #0x20                  	// #32
  405dfc:	csel	w0, w0, w1, ne  // ne = any
  405e00:	strb	w0, [x21], #1
  405e04:	sub	x20, x20, #0x1
  405e08:	b	405d80 <ferror@plt+0x3e30>
  405e0c:	ldr	w5, [x22]
  405e10:	ldr	w4, [x22, #4]
  405e14:	ldr	w3, [x22, #8]
  405e18:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405e1c:	add	x2, x2, #0xc50
  405e20:	mov	x1, x20
  405e24:	mov	x0, x21
  405e28:	bl	401b80 <snprintf@plt>
  405e2c:	tbnz	w0, #31, 405f20 <ferror@plt+0x3fd0>
  405e30:	sxtw	x1, w0
  405e34:	cmp	x20, w0, sxtw
  405e38:	b.cc	405f20 <ferror@plt+0x3fd0>  // b.lo, b.ul, b.last
  405e3c:	sub	x20, x20, x1
  405e40:	add	x21, x21, x1
  405e44:	b	405d84 <ferror@plt+0x3e34>
  405e48:	mov	x3, x23
  405e4c:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405e50:	add	x2, x2, #0xc60
  405e54:	mov	x1, x20
  405e58:	mov	x0, x21
  405e5c:	bl	401b80 <snprintf@plt>
  405e60:	tbnz	w0, #31, 405f20 <ferror@plt+0x3fd0>
  405e64:	sxtw	x1, w0
  405e68:	cmp	x20, w0, sxtw
  405e6c:	b.cc	405f20 <ferror@plt+0x3fd0>  // b.lo, b.ul, b.last
  405e70:	sub	x20, x20, x1
  405e74:	add	x21, x21, x1
  405e78:	b	405d8c <ferror@plt+0x3e3c>
  405e7c:	mov	x3, x23
  405e80:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405e84:	add	x2, x2, #0xc68
  405e88:	mov	x1, x20
  405e8c:	mov	x0, x21
  405e90:	bl	401b80 <snprintf@plt>
  405e94:	tbnz	w0, #31, 405f20 <ferror@plt+0x3fd0>
  405e98:	sxtw	x1, w0
  405e9c:	cmp	x20, w0, sxtw
  405ea0:	b.cc	405f20 <ferror@plt+0x3fd0>  // b.lo, b.ul, b.last
  405ea4:	sub	x20, x20, x1
  405ea8:	add	x21, x21, x1
  405eac:	b	405d8c <ferror@plt+0x3e3c>
  405eb0:	mov	x0, x22
  405eb4:	bl	405d30 <ferror@plt+0x3de0>
  405eb8:	mov	w1, #0x8889                	// #34953
  405ebc:	movk	w1, #0x8888, lsl #16
  405ec0:	smull	x4, w0, w1
  405ec4:	lsr	x4, x4, #32
  405ec8:	add	w4, w0, w4
  405ecc:	asr	w4, w4, #5
  405ed0:	sub	w4, w4, w0, asr #31
  405ed4:	smull	x3, w4, w1
  405ed8:	lsr	x3, x3, #32
  405edc:	add	w3, w4, w3
  405ee0:	asr	w3, w3, #5
  405ee4:	sub	w3, w3, w4, asr #31
  405ee8:	lsl	w0, w3, #4
  405eec:	sub	w0, w0, w3
  405ef0:	subs	w4, w4, w0, lsl #2
  405ef4:	cneg	w4, w4, mi  // mi = first
  405ef8:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405efc:	add	x2, x2, #0xc70
  405f00:	mov	x1, x20
  405f04:	mov	x0, x21
  405f08:	bl	401b80 <snprintf@plt>
  405f0c:	mov	w1, w0
  405f10:	tbnz	w0, #31, 405f20 <ferror@plt+0x3fd0>
  405f14:	mov	w0, #0x0                   	// #0
  405f18:	cmp	x20, w1, sxtw
  405f1c:	b.cs	405d94 <ferror@plt+0x3e44>  // b.hs, b.nlast
  405f20:	mov	w2, #0x5                   	// #5
  405f24:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405f28:	add	x1, x1, #0xc80
  405f2c:	mov	x0, #0x0                   	// #0
  405f30:	bl	401ea0 <dcgettext@plt>
  405f34:	bl	401e60 <warnx@plt>
  405f38:	mov	w0, #0xffffffff            	// #-1
  405f3c:	b	405d94 <ferror@plt+0x3e44>
  405f40:	stp	x29, x30, [sp, #-112]!
  405f44:	mov	x29, sp
  405f48:	stp	x19, x20, [sp, #16]
  405f4c:	stp	x21, x22, [sp, #32]
  405f50:	mov	x19, x0
  405f54:	mov	w20, w1
  405f58:	mov	x21, x2
  405f5c:	mov	x22, x3
  405f60:	tbz	w20, #6, 405f98 <ferror@plt+0x4048>
  405f64:	add	x1, sp, #0x38
  405f68:	bl	401cb0 <gmtime_r@plt>
  405f6c:	cbz	x0, 405fa4 <ferror@plt+0x4054>
  405f70:	mov	x4, x22
  405f74:	mov	x3, x21
  405f78:	mov	w2, w20
  405f7c:	ldr	x1, [x19, #8]
  405f80:	add	x0, sp, #0x38
  405f84:	bl	405d48 <ferror@plt+0x3df8>
  405f88:	ldp	x19, x20, [sp, #16]
  405f8c:	ldp	x21, x22, [sp, #32]
  405f90:	ldp	x29, x30, [sp], #112
  405f94:	ret
  405f98:	add	x1, sp, #0x38
  405f9c:	bl	401af0 <localtime_r@plt>
  405fa0:	b	405f6c <ferror@plt+0x401c>
  405fa4:	mov	w2, #0x5                   	// #5
  405fa8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405fac:	add	x1, x1, #0xca8
  405fb0:	mov	x0, #0x0                   	// #0
  405fb4:	bl	401ea0 <dcgettext@plt>
  405fb8:	ldr	x1, [x19]
  405fbc:	bl	401e60 <warnx@plt>
  405fc0:	mov	w0, #0xffffffff            	// #-1
  405fc4:	b	405f88 <ferror@plt+0x4038>
  405fc8:	stp	x29, x30, [sp, #-16]!
  405fcc:	mov	x29, sp
  405fd0:	mov	x4, x3
  405fd4:	mov	x3, x2
  405fd8:	mov	w2, w1
  405fdc:	mov	x1, #0x0                   	// #0
  405fe0:	bl	405d48 <ferror@plt+0x3df8>
  405fe4:	ldp	x29, x30, [sp], #16
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-112]!
  405ff0:	mov	x29, sp
  405ff4:	stp	x19, x20, [sp, #16]
  405ff8:	stp	x21, x22, [sp, #32]
  405ffc:	mov	x20, x0
  406000:	mov	w19, w1
  406004:	mov	x21, x2
  406008:	mov	x22, x3
  40600c:	tbz	w19, #6, 406044 <ferror@plt+0x40f4>
  406010:	add	x1, sp, #0x38
  406014:	bl	401cb0 <gmtime_r@plt>
  406018:	cbz	x0, 406050 <ferror@plt+0x4100>
  40601c:	mov	x4, x22
  406020:	mov	x3, x21
  406024:	mov	w2, w19
  406028:	mov	x1, #0x0                   	// #0
  40602c:	add	x0, sp, #0x38
  406030:	bl	405d48 <ferror@plt+0x3df8>
  406034:	ldp	x19, x20, [sp, #16]
  406038:	ldp	x21, x22, [sp, #32]
  40603c:	ldp	x29, x30, [sp], #112
  406040:	ret
  406044:	add	x1, sp, #0x38
  406048:	bl	401af0 <localtime_r@plt>
  40604c:	b	406018 <ferror@plt+0x40c8>
  406050:	mov	w2, #0x5                   	// #5
  406054:	adrp	x1, 407000 <ferror@plt+0x50b0>
  406058:	add	x1, x1, #0xca8
  40605c:	mov	x0, #0x0                   	// #0
  406060:	bl	401ea0 <dcgettext@plt>
  406064:	mov	x1, x20
  406068:	bl	401e60 <warnx@plt>
  40606c:	mov	w0, #0xffffffff            	// #-1
  406070:	b	406034 <ferror@plt+0x40e4>
  406074:	stp	x29, x30, [sp, #-176]!
  406078:	mov	x29, sp
  40607c:	stp	x19, x20, [sp, #16]
  406080:	stp	x21, x22, [sp, #32]
  406084:	str	x23, [sp, #48]
  406088:	mov	x21, x0
  40608c:	mov	x19, x1
  406090:	mov	w23, w2
  406094:	mov	x22, x3
  406098:	mov	x20, x4
  40609c:	ldr	x0, [x1]
  4060a0:	cbz	x0, 4060fc <ferror@plt+0x41ac>
  4060a4:	add	x1, sp, #0x78
  4060a8:	mov	x0, x21
  4060ac:	bl	401af0 <localtime_r@plt>
  4060b0:	add	x1, sp, #0x40
  4060b4:	mov	x0, x19
  4060b8:	bl	401af0 <localtime_r@plt>
  4060bc:	ldr	w1, [sp, #92]
  4060c0:	ldr	w0, [sp, #148]
  4060c4:	cmp	w1, w0
  4060c8:	b.eq	40610c <ferror@plt+0x41bc>  // b.none
  4060cc:	ldr	w1, [sp, #140]
  4060d0:	ldr	w0, [sp, #84]
  4060d4:	cmp	w1, w0
  4060d8:	b.ne	40611c <ferror@plt+0x41cc>  // b.any
  4060dc:	tbz	w23, #1, 40617c <ferror@plt+0x422c>
  4060e0:	add	x3, sp, #0x78
  4060e4:	adrp	x2, 407000 <ferror@plt+0x50b0>
  4060e8:	add	x2, x2, #0xcd8
  4060ec:	mov	x1, x20
  4060f0:	mov	x0, x22
  4060f4:	bl	401b20 <strftime@plt>
  4060f8:	b	406134 <ferror@plt+0x41e4>
  4060fc:	mov	x1, #0x0                   	// #0
  406100:	mov	x0, x19
  406104:	bl	401ca0 <gettimeofday@plt>
  406108:	b	4060a4 <ferror@plt+0x4154>
  40610c:	ldr	w1, [sp, #140]
  406110:	ldr	w0, [sp, #84]
  406114:	cmp	w1, w0
  406118:	b.eq	406150 <ferror@plt+0x4200>  // b.none
  40611c:	add	x3, sp, #0x78
  406120:	adrp	x2, 407000 <ferror@plt+0x50b0>
  406124:	add	x2, x2, #0xcf0
  406128:	mov	x1, x20
  40612c:	mov	x0, x22
  406130:	bl	401b20 <strftime@plt>
  406134:	cmp	w0, #0x0
  406138:	csetm	w0, le
  40613c:	ldp	x19, x20, [sp, #16]
  406140:	ldp	x21, x22, [sp, #32]
  406144:	ldr	x23, [sp, #48]
  406148:	ldp	x29, x30, [sp], #176
  40614c:	ret
  406150:	ldr	w4, [sp, #124]
  406154:	ldr	w3, [sp, #128]
  406158:	adrp	x2, 407000 <ferror@plt+0x50b0>
  40615c:	add	x2, x2, #0xcc8
  406160:	mov	x1, x20
  406164:	mov	x0, x22
  406168:	bl	401b80 <snprintf@plt>
  40616c:	tbnz	w0, #31, 406198 <ferror@plt+0x4248>
  406170:	cmp	x20, w0, sxtw
  406174:	csetm	w0, cc  // cc = lo, ul, last
  406178:	b	40613c <ferror@plt+0x41ec>
  40617c:	add	x3, sp, #0x78
  406180:	adrp	x2, 407000 <ferror@plt+0x50b0>
  406184:	add	x2, x2, #0xce8
  406188:	mov	x1, x20
  40618c:	mov	x0, x22
  406190:	bl	401b20 <strftime@plt>
  406194:	b	406134 <ferror@plt+0x41e4>
  406198:	mov	w0, #0xffffffff            	// #-1
  40619c:	b	40613c <ferror@plt+0x41ec>
  4061a0:	cbz	x0, 4061dc <ferror@plt+0x428c>
  4061a4:	stp	x29, x30, [sp, #-32]!
  4061a8:	mov	x29, sp
  4061ac:	stp	x19, x20, [sp, #16]
  4061b0:	mov	x20, x0
  4061b4:	ldr	x0, [x0]
  4061b8:	cbz	x0, 4061cc <ferror@plt+0x427c>
  4061bc:	mov	x19, x20
  4061c0:	bl	401dd0 <free@plt>
  4061c4:	ldr	x0, [x19, #8]!
  4061c8:	cbnz	x0, 4061c0 <ferror@plt+0x4270>
  4061cc:	str	xzr, [x20]
  4061d0:	ldp	x19, x20, [sp, #16]
  4061d4:	ldp	x29, x30, [sp], #32
  4061d8:	ret
  4061dc:	ret
  4061e0:	stp	x29, x30, [sp, #-32]!
  4061e4:	mov	x29, sp
  4061e8:	str	x19, [sp, #16]
  4061ec:	mov	x19, x0
  4061f0:	bl	4061a0 <ferror@plt+0x4250>
  4061f4:	mov	x0, x19
  4061f8:	bl	401dd0 <free@plt>
  4061fc:	mov	x0, #0x0                   	// #0
  406200:	ldr	x19, [sp, #16]
  406204:	ldp	x29, x30, [sp], #32
  406208:	ret
  40620c:	mov	x1, x0
  406210:	cbz	x0, 406230 <ferror@plt+0x42e0>
  406214:	ldr	x0, [x0]
  406218:	cbz	x0, 406238 <ferror@plt+0x42e8>
  40621c:	mov	w0, #0x0                   	// #0
  406220:	add	w0, w0, #0x1
  406224:	ldr	x2, [x1, #8]!
  406228:	cbnz	x2, 406220 <ferror@plt+0x42d0>
  40622c:	ret
  406230:	mov	w0, #0x0                   	// #0
  406234:	b	40622c <ferror@plt+0x42dc>
  406238:	mov	w0, #0x0                   	// #0
  40623c:	b	40622c <ferror@plt+0x42dc>
  406240:	stp	x29, x30, [sp, #-48]!
  406244:	mov	x29, sp
  406248:	stp	x21, x22, [sp, #32]
  40624c:	mov	x21, x0
  406250:	bl	40620c <ferror@plt+0x42bc>
  406254:	add	w0, w0, #0x1
  406258:	lsl	x0, x0, #3
  40625c:	bl	401c00 <malloc@plt>
  406260:	mov	x22, x0
  406264:	cbz	x0, 4062a0 <ferror@plt+0x4350>
  406268:	stp	x19, x20, [sp, #16]
  40626c:	cbz	x21, 4062c4 <ferror@plt+0x4374>
  406270:	ldr	x0, [x21]
  406274:	cbz	x0, 4062cc <ferror@plt+0x437c>
  406278:	mov	x20, x22
  40627c:	bl	401d00 <strdup@plt>
  406280:	mov	x19, x0
  406284:	str	x0, [x20]
  406288:	cbz	x0, 4062b0 <ferror@plt+0x4360>
  40628c:	add	x20, x20, #0x8
  406290:	ldr	x0, [x21, #8]!
  406294:	cbnz	x0, 40627c <ferror@plt+0x432c>
  406298:	str	xzr, [x20]
  40629c:	ldp	x19, x20, [sp, #16]
  4062a0:	mov	x0, x22
  4062a4:	ldp	x21, x22, [sp, #32]
  4062a8:	ldp	x29, x30, [sp], #48
  4062ac:	ret
  4062b0:	mov	x0, x22
  4062b4:	bl	4061e0 <ferror@plt+0x4290>
  4062b8:	mov	x22, x19
  4062bc:	ldp	x19, x20, [sp, #16]
  4062c0:	b	4062a0 <ferror@plt+0x4350>
  4062c4:	mov	x20, x0
  4062c8:	b	406298 <ferror@plt+0x4348>
  4062cc:	mov	x20, x22
  4062d0:	b	406298 <ferror@plt+0x4348>
  4062d4:	stp	x29, x30, [sp, #-112]!
  4062d8:	mov	x29, sp
  4062dc:	stp	x21, x22, [sp, #32]
  4062e0:	str	x25, [sp, #64]
  4062e4:	cbz	x0, 406450 <ferror@plt+0x4500>
  4062e8:	stp	x19, x20, [sp, #16]
  4062ec:	stp	x23, x24, [sp, #48]
  4062f0:	mov	x19, x0
  4062f4:	mov	x24, x1
  4062f8:	ldr	x20, [x1]
  4062fc:	ldr	w22, [x1, #24]
  406300:	cmn	x0, #0x1
  406304:	cset	w0, ne  // ne = any
  406308:	ldp	x2, x3, [x1]
  40630c:	stp	x2, x3, [sp, #80]
  406310:	ldp	x2, x3, [x1, #16]
  406314:	stp	x2, x3, [sp, #96]
  406318:	ldr	x4, [sp, #88]
  40631c:	b	40634c <ferror@plt+0x43fc>
  406320:	add	w3, w1, #0x8
  406324:	str	w3, [sp, #104]
  406328:	cmp	w3, #0x0
  40632c:	b.le	406368 <ferror@plt+0x4418>
  406330:	add	x1, x2, #0xf
  406334:	and	x1, x1, #0xfffffffffffffff8
  406338:	str	x1, [sp, #80]
  40633c:	ldr	x23, [x2]
  406340:	cbz	x23, 406370 <ferror@plt+0x4420>
  406344:	cmn	x23, #0x1
  406348:	cinc	w0, w0, ne  // ne = any
  40634c:	ldr	w1, [sp, #104]
  406350:	ldr	x2, [sp, #80]
  406354:	tbnz	w1, #31, 406320 <ferror@plt+0x43d0>
  406358:	add	x1, x2, #0xf
  40635c:	and	x1, x1, #0xfffffffffffffff8
  406360:	str	x1, [sp, #80]
  406364:	b	40633c <ferror@plt+0x43ec>
  406368:	add	x2, x4, w1, sxtw
  40636c:	b	40633c <ferror@plt+0x43ec>
  406370:	add	w0, w0, #0x1
  406374:	lsl	x0, x0, #3
  406378:	bl	401c00 <malloc@plt>
  40637c:	mov	x25, x0
  406380:	cbz	x0, 406468 <ferror@plt+0x4518>
  406384:	cmn	x19, #0x1
  406388:	b.eq	4063a4 <ferror@plt+0x4454>  // b.none
  40638c:	mov	x0, x19
  406390:	bl	401d00 <strdup@plt>
  406394:	str	x0, [x25]
  406398:	cbz	x0, 406438 <ferror@plt+0x44e8>
  40639c:	mov	w21, #0x1                   	// #1
  4063a0:	b	4063f0 <ferror@plt+0x44a0>
  4063a4:	mov	w21, #0x0                   	// #0
  4063a8:	b	4063f0 <ferror@plt+0x44a0>
  4063ac:	mov	x20, x19
  4063b0:	b	4063f4 <ferror@plt+0x44a4>
  4063b4:	add	w0, w22, #0x8
  4063b8:	cmp	w0, #0x0
  4063bc:	b.le	406404 <ferror@plt+0x44b4>
  4063c0:	add	x19, x20, #0xf
  4063c4:	and	x19, x19, #0xfffffffffffffff8
  4063c8:	mov	w22, w0
  4063cc:	ldr	x0, [x20]
  4063d0:	cbz	x0, 406418 <ferror@plt+0x44c8>
  4063d4:	cmn	x0, #0x1
  4063d8:	b.eq	4063ac <ferror@plt+0x445c>  // b.none
  4063dc:	bl	401d00 <strdup@plt>
  4063e0:	str	x0, [x25, w21, uxtw #3]
  4063e4:	cbz	x0, 406438 <ferror@plt+0x44e8>
  4063e8:	add	w21, w21, #0x1
  4063ec:	mov	x20, x19
  4063f0:	ldr	x1, [x24, #8]
  4063f4:	tbnz	w22, #31, 4063b4 <ferror@plt+0x4464>
  4063f8:	add	x19, x20, #0xf
  4063fc:	and	x19, x19, #0xfffffffffffffff8
  406400:	b	4063cc <ferror@plt+0x447c>
  406404:	add	x2, x1, w22, sxtw
  406408:	mov	w22, w0
  40640c:	mov	x19, x20
  406410:	mov	x20, x2
  406414:	b	4063cc <ferror@plt+0x447c>
  406418:	ldp	x19, x20, [sp, #16]
  40641c:	ldp	x23, x24, [sp, #48]
  406420:	str	xzr, [x25, w21, uxtw #3]
  406424:	mov	x0, x25
  406428:	ldp	x21, x22, [sp, #32]
  40642c:	ldr	x25, [sp, #64]
  406430:	ldp	x29, x30, [sp], #112
  406434:	ret
  406438:	mov	x0, x25
  40643c:	bl	4061e0 <ferror@plt+0x4290>
  406440:	mov	x25, x23
  406444:	ldp	x19, x20, [sp, #16]
  406448:	ldp	x23, x24, [sp, #48]
  40644c:	b	406424 <ferror@plt+0x44d4>
  406450:	mov	x0, #0x8                   	// #8
  406454:	bl	401c00 <malloc@plt>
  406458:	mov	x25, x0
  40645c:	cbz	x0, 406424 <ferror@plt+0x44d4>
  406460:	mov	w21, #0x0                   	// #0
  406464:	b	406420 <ferror@plt+0x44d0>
  406468:	ldp	x19, x20, [sp, #16]
  40646c:	ldp	x23, x24, [sp, #48]
  406470:	b	406424 <ferror@plt+0x44d4>
  406474:	stp	x29, x30, [sp, #-272]!
  406478:	mov	x29, sp
  40647c:	str	x1, [sp, #216]
  406480:	str	x2, [sp, #224]
  406484:	str	x3, [sp, #232]
  406488:	str	x4, [sp, #240]
  40648c:	str	x5, [sp, #248]
  406490:	str	x6, [sp, #256]
  406494:	str	x7, [sp, #264]
  406498:	str	q0, [sp, #80]
  40649c:	str	q1, [sp, #96]
  4064a0:	str	q2, [sp, #112]
  4064a4:	str	q3, [sp, #128]
  4064a8:	str	q4, [sp, #144]
  4064ac:	str	q5, [sp, #160]
  4064b0:	str	q6, [sp, #176]
  4064b4:	str	q7, [sp, #192]
  4064b8:	add	x1, sp, #0x110
  4064bc:	str	x1, [sp, #48]
  4064c0:	str	x1, [sp, #56]
  4064c4:	add	x1, sp, #0xd0
  4064c8:	str	x1, [sp, #64]
  4064cc:	mov	w1, #0xffffffc8            	// #-56
  4064d0:	str	w1, [sp, #72]
  4064d4:	mov	w1, #0xffffff80            	// #-128
  4064d8:	str	w1, [sp, #76]
  4064dc:	ldp	x2, x3, [sp, #48]
  4064e0:	stp	x2, x3, [sp, #16]
  4064e4:	ldp	x2, x3, [sp, #64]
  4064e8:	stp	x2, x3, [sp, #32]
  4064ec:	add	x1, sp, #0x10
  4064f0:	bl	4062d4 <ferror@plt+0x4384>
  4064f4:	ldp	x29, x30, [sp], #272
  4064f8:	ret
  4064fc:	stp	x29, x30, [sp, #-80]!
  406500:	mov	x29, sp
  406504:	stp	x19, x20, [sp, #16]
  406508:	stp	x21, x22, [sp, #32]
  40650c:	stp	x23, x24, [sp, #48]
  406510:	cbz	x0, 4065e8 <ferror@plt+0x4698>
  406514:	mov	x23, x0
  406518:	mov	x21, x1
  40651c:	str	x0, [sp, #72]
  406520:	mov	w3, #0x0                   	// #0
  406524:	mov	x2, x1
  406528:	add	x1, sp, #0x40
  40652c:	add	x0, sp, #0x48
  406530:	bl	405334 <ferror@plt+0x33e4>
  406534:	cbz	x0, 406608 <ferror@plt+0x46b8>
  406538:	mov	w19, #0x0                   	// #0
  40653c:	add	x22, sp, #0x40
  406540:	add	x20, sp, #0x48
  406544:	add	w19, w19, #0x1
  406548:	mov	w3, #0x0                   	// #0
  40654c:	mov	x2, x21
  406550:	mov	x1, x22
  406554:	mov	x0, x20
  406558:	bl	405334 <ferror@plt+0x33e4>
  40655c:	cbnz	x0, 406544 <ferror@plt+0x45f4>
  406560:	add	w19, w19, #0x1
  406564:	lsl	x0, x19, #3
  406568:	bl	401c00 <malloc@plt>
  40656c:	mov	x22, x0
  406570:	cbz	x0, 4065d0 <ferror@plt+0x4680>
  406574:	str	x23, [sp, #72]
  406578:	mov	w3, #0x0                   	// #0
  40657c:	mov	x2, x21
  406580:	add	x1, sp, #0x40
  406584:	add	x0, sp, #0x48
  406588:	bl	405334 <ferror@plt+0x33e4>
  40658c:	cbz	x0, 406620 <ferror@plt+0x46d0>
  406590:	mov	w20, #0x0                   	// #0
  406594:	add	x24, sp, #0x40
  406598:	add	x23, sp, #0x48
  40659c:	ldr	x1, [sp, #64]
  4065a0:	bl	401e20 <strndup@plt>
  4065a4:	mov	x19, x0
  4065a8:	str	x0, [x22, w20, uxtw #3]
  4065ac:	cbz	x0, 406610 <ferror@plt+0x46c0>
  4065b0:	add	w20, w20, #0x1
  4065b4:	mov	w3, #0x0                   	// #0
  4065b8:	mov	x2, x21
  4065bc:	mov	x1, x24
  4065c0:	mov	x0, x23
  4065c4:	bl	405334 <ferror@plt+0x33e4>
  4065c8:	cbnz	x0, 40659c <ferror@plt+0x464c>
  4065cc:	str	xzr, [x22, w20, uxtw #3]
  4065d0:	mov	x0, x22
  4065d4:	ldp	x19, x20, [sp, #16]
  4065d8:	ldp	x21, x22, [sp, #32]
  4065dc:	ldp	x23, x24, [sp, #48]
  4065e0:	ldp	x29, x30, [sp], #80
  4065e4:	ret
  4065e8:	adrp	x3, 407000 <ferror@plt+0x50b0>
  4065ec:	add	x3, x3, #0xe60
  4065f0:	mov	w2, #0xc1                  	// #193
  4065f4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4065f8:	add	x1, x1, #0xe48
  4065fc:	adrp	x0, 407000 <ferror@plt+0x50b0>
  406600:	add	x0, x0, #0x520
  406604:	bl	401ee0 <__assert_fail@plt>
  406608:	mov	w19, #0x0                   	// #0
  40660c:	b	406560 <ferror@plt+0x4610>
  406610:	mov	x0, x22
  406614:	bl	4061e0 <ferror@plt+0x4290>
  406618:	mov	x22, x19
  40661c:	b	4065d0 <ferror@plt+0x4680>
  406620:	mov	w20, #0x0                   	// #0
  406624:	b	4065cc <ferror@plt+0x467c>
  406628:	stp	x29, x30, [sp, #-64]!
  40662c:	mov	x29, sp
  406630:	stp	x19, x20, [sp, #16]
  406634:	stp	x21, x22, [sp, #32]
  406638:	str	x23, [sp, #48]
  40663c:	mov	x20, x0
  406640:	adrp	x0, 407000 <ferror@plt+0x50b0>
  406644:	add	x0, x0, #0xe58
  406648:	cmp	x1, #0x0
  40664c:	csel	x22, x0, x1, eq  // eq = none
  406650:	mov	x0, x22
  406654:	bl	401a90 <strlen@plt>
  406658:	mov	x23, x0
  40665c:	mov	x21, x20
  406660:	mov	x19, #0x0                   	// #0
  406664:	cbz	x20, 4066d0 <ferror@plt+0x4780>
  406668:	ldr	x0, [x21]
  40666c:	cbz	x0, 40668c <ferror@plt+0x473c>
  406670:	add	x1, x19, x23
  406674:	cmp	x19, #0x0
  406678:	csel	x19, x1, x19, ne  // ne = any
  40667c:	bl	401a90 <strlen@plt>
  406680:	add	x19, x19, x0
  406684:	add	x21, x21, #0x8
  406688:	b	406668 <ferror@plt+0x4718>
  40668c:	add	x0, x19, #0x1
  406690:	bl	401c00 <malloc@plt>
  406694:	mov	x21, x0
  406698:	cbnz	x0, 4066ac <ferror@plt+0x475c>
  40669c:	b	4066e4 <ferror@plt+0x4794>
  4066a0:	mov	x1, x19
  4066a4:	bl	401ba0 <stpcpy@plt>
  4066a8:	add	x20, x20, #0x8
  4066ac:	ldr	x19, [x20]
  4066b0:	cbz	x19, 4066e0 <ferror@plt+0x4790>
  4066b4:	cmp	x21, x0
  4066b8:	b.eq	4066a0 <ferror@plt+0x4750>  // b.none
  4066bc:	mov	x1, x22
  4066c0:	bl	401ba0 <stpcpy@plt>
  4066c4:	b	4066a0 <ferror@plt+0x4750>
  4066c8:	mov	x21, x0
  4066cc:	b	4066e4 <ferror@plt+0x4794>
  4066d0:	mov	x0, #0x1                   	// #1
  4066d4:	bl	401c00 <malloc@plt>
  4066d8:	cbz	x0, 4066c8 <ferror@plt+0x4778>
  4066dc:	mov	x21, x0
  4066e0:	strb	wzr, [x0]
  4066e4:	mov	x0, x21
  4066e8:	ldp	x19, x20, [sp, #16]
  4066ec:	ldp	x21, x22, [sp, #32]
  4066f0:	ldr	x23, [sp, #48]
  4066f4:	ldp	x29, x30, [sp], #64
  4066f8:	ret
  4066fc:	cbz	x1, 406760 <ferror@plt+0x4810>
  406700:	stp	x29, x30, [sp, #-48]!
  406704:	mov	x29, sp
  406708:	stp	x19, x20, [sp, #16]
  40670c:	str	x21, [sp, #32]
  406710:	mov	x20, x0
  406714:	mov	x21, x1
  406718:	ldr	x0, [x0]
  40671c:	bl	40620c <ferror@plt+0x42bc>
  406720:	mov	w19, w0
  406724:	adds	w1, w0, #0x2
  406728:	b.cs	406768 <ferror@plt+0x4818>  // b.hs, b.nlast
  40672c:	ubfiz	x1, x1, #3, #32
  406730:	ldr	x0, [x20]
  406734:	bl	401cf0 <realloc@plt>
  406738:	cbz	x0, 406770 <ferror@plt+0x4820>
  40673c:	str	x21, [x0, w19, uxtw #3]
  406740:	add	w19, w19, #0x1
  406744:	str	xzr, [x0, x19, lsl #3]
  406748:	str	x0, [x20]
  40674c:	mov	w0, #0x0                   	// #0
  406750:	ldp	x19, x20, [sp, #16]
  406754:	ldr	x21, [sp, #32]
  406758:	ldp	x29, x30, [sp], #48
  40675c:	ret
  406760:	mov	w0, #0x0                   	// #0
  406764:	ret
  406768:	mov	w0, #0xfffffff4            	// #-12
  40676c:	b	406750 <ferror@plt+0x4800>
  406770:	mov	w0, #0xfffffff4            	// #-12
  406774:	b	406750 <ferror@plt+0x4800>
  406778:	stp	x29, x30, [sp, #-64]!
  40677c:	mov	x29, sp
  406780:	stp	x19, x20, [sp, #16]
  406784:	stp	x21, x22, [sp, #32]
  406788:	str	x23, [sp, #48]
  40678c:	mov	x23, x0
  406790:	mov	x21, x1
  406794:	mov	x22, x2
  406798:	mov	w20, #0x0                   	// #0
  40679c:	cbnz	x1, 4067a8 <ferror@plt+0x4858>
  4067a0:	b	4067e4 <ferror@plt+0x4894>
  4067a4:	add	x21, x21, #0x8
  4067a8:	ldr	x0, [x21]
  4067ac:	cbz	x0, 4067e0 <ferror@plt+0x4890>
  4067b0:	mov	x1, x22
  4067b4:	bl	405234 <ferror@plt+0x32e4>
  4067b8:	mov	x19, x0
  4067bc:	cbz	x0, 4067fc <ferror@plt+0x48ac>
  4067c0:	mov	x1, x0
  4067c4:	mov	x0, x23
  4067c8:	bl	4066fc <ferror@plt+0x47ac>
  4067cc:	mov	w20, w0
  4067d0:	tbz	w0, #31, 4067a4 <ferror@plt+0x4854>
  4067d4:	mov	x0, x19
  4067d8:	bl	401dd0 <free@plt>
  4067dc:	b	4067e4 <ferror@plt+0x4894>
  4067e0:	mov	w20, #0x0                   	// #0
  4067e4:	mov	w0, w20
  4067e8:	ldp	x19, x20, [sp, #16]
  4067ec:	ldp	x21, x22, [sp, #32]
  4067f0:	ldr	x23, [sp, #48]
  4067f4:	ldp	x29, x30, [sp], #64
  4067f8:	ret
  4067fc:	mov	w20, #0xfffffff4            	// #-12
  406800:	b	4067e4 <ferror@plt+0x4894>
  406804:	cbz	x1, 406894 <ferror@plt+0x4944>
  406808:	stp	x29, x30, [sp, #-48]!
  40680c:	mov	x29, sp
  406810:	stp	x19, x20, [sp, #16]
  406814:	stp	x21, x22, [sp, #32]
  406818:	mov	x20, x0
  40681c:	mov	x22, x1
  406820:	ldr	x0, [x0]
  406824:	bl	40620c <ferror@plt+0x42bc>
  406828:	mov	w19, w0
  40682c:	adds	w0, w0, #0x2
  406830:	b.cs	40689c <ferror@plt+0x494c>  // b.hs, b.nlast
  406834:	ubfiz	x0, x0, #3, #32
  406838:	bl	401c00 <malloc@plt>
  40683c:	mov	x21, x0
  406840:	cbz	x0, 4068a4 <ferror@plt+0x4954>
  406844:	cbz	w19, 406868 <ferror@plt+0x4918>
  406848:	ldr	x5, [x20]
  40684c:	mov	x2, #0x0                   	// #0
  406850:	add	x4, x0, #0x8
  406854:	ldr	x3, [x5, x2, lsl #3]
  406858:	str	x3, [x4, x2, lsl #3]
  40685c:	add	x2, x2, #0x1
  406860:	cmp	w19, w2
  406864:	b.hi	406854 <ferror@plt+0x4904>  // b.pmore
  406868:	str	x22, [x21]
  40686c:	add	w19, w19, #0x1
  406870:	str	xzr, [x21, x19, lsl #3]
  406874:	ldr	x0, [x20]
  406878:	bl	401dd0 <free@plt>
  40687c:	str	x21, [x20]
  406880:	mov	w0, #0x0                   	// #0
  406884:	ldp	x19, x20, [sp, #16]
  406888:	ldp	x21, x22, [sp, #32]
  40688c:	ldp	x29, x30, [sp], #48
  406890:	ret
  406894:	mov	w0, #0x0                   	// #0
  406898:	ret
  40689c:	mov	w0, #0xfffffff4            	// #-12
  4068a0:	b	406884 <ferror@plt+0x4934>
  4068a4:	mov	w0, #0xfffffff4            	// #-12
  4068a8:	b	406884 <ferror@plt+0x4934>
  4068ac:	stp	x29, x30, [sp, #-32]!
  4068b0:	mov	x29, sp
  4068b4:	stp	x19, x20, [sp, #16]
  4068b8:	mov	x20, x1
  4068bc:	bl	4066fc <ferror@plt+0x47ac>
  4068c0:	mov	w19, w0
  4068c4:	tbnz	w0, #31, 4068d8 <ferror@plt+0x4988>
  4068c8:	mov	w0, w19
  4068cc:	ldp	x19, x20, [sp, #16]
  4068d0:	ldp	x29, x30, [sp], #32
  4068d4:	ret
  4068d8:	mov	x0, x20
  4068dc:	bl	401dd0 <free@plt>
  4068e0:	b	4068c8 <ferror@plt+0x4978>
  4068e4:	stp	x29, x30, [sp, #-32]!
  4068e8:	mov	x29, sp
  4068ec:	stp	x19, x20, [sp, #16]
  4068f0:	mov	x20, x1
  4068f4:	bl	406804 <ferror@plt+0x48b4>
  4068f8:	mov	w19, w0
  4068fc:	tbnz	w0, #31, 406910 <ferror@plt+0x49c0>
  406900:	mov	w0, w19
  406904:	ldp	x19, x20, [sp, #16]
  406908:	ldp	x29, x30, [sp], #32
  40690c:	ret
  406910:	mov	x0, x20
  406914:	bl	401dd0 <free@plt>
  406918:	b	406900 <ferror@plt+0x49b0>
  40691c:	cbz	x1, 406954 <ferror@plt+0x4a04>
  406920:	stp	x29, x30, [sp, #-32]!
  406924:	mov	x29, sp
  406928:	str	x19, [sp, #16]
  40692c:	mov	x19, x0
  406930:	mov	x0, x1
  406934:	bl	401d00 <strdup@plt>
  406938:	mov	x1, x0
  40693c:	cbz	x0, 40695c <ferror@plt+0x4a0c>
  406940:	mov	x0, x19
  406944:	bl	4068ac <ferror@plt+0x495c>
  406948:	ldr	x19, [sp, #16]
  40694c:	ldp	x29, x30, [sp], #32
  406950:	ret
  406954:	mov	w0, #0x0                   	// #0
  406958:	ret
  40695c:	mov	w0, #0xfffffff4            	// #-12
  406960:	b	406948 <ferror@plt+0x49f8>
  406964:	stp	x29, x30, [sp, #-32]!
  406968:	mov	x29, sp
  40696c:	stp	x19, x20, [sp, #16]
  406970:	mov	x20, x0
  406974:	mov	x19, x1
  406978:	mov	w0, #0x0                   	// #0
  40697c:	cbnz	x1, 406988 <ferror@plt+0x4a38>
  406980:	b	4069a4 <ferror@plt+0x4a54>
  406984:	add	x19, x19, #0x8
  406988:	ldr	x1, [x19]
  40698c:	cbz	x1, 4069a0 <ferror@plt+0x4a50>
  406990:	mov	x0, x20
  406994:	bl	40691c <ferror@plt+0x49cc>
  406998:	tbz	w0, #31, 406984 <ferror@plt+0x4a34>
  40699c:	b	4069a4 <ferror@plt+0x4a54>
  4069a0:	mov	w0, #0x0                   	// #0
  4069a4:	ldp	x19, x20, [sp, #16]
  4069a8:	ldp	x29, x30, [sp], #32
  4069ac:	ret
  4069b0:	stp	x29, x30, [sp, #-64]!
  4069b4:	mov	x29, sp
  4069b8:	str	x23, [sp, #48]
  4069bc:	mov	x23, x0
  4069c0:	cbz	x0, 4069f0 <ferror@plt+0x4aa0>
  4069c4:	stp	x19, x20, [sp, #16]
  4069c8:	stp	x21, x22, [sp, #32]
  4069cc:	mov	x22, x1
  4069d0:	cbz	x1, 406a00 <ferror@plt+0x4ab0>
  4069d4:	ldr	x20, [x0]
  4069d8:	mov	x19, x0
  4069dc:	mov	x21, x0
  4069e0:	cbnz	x20, 406a34 <ferror@plt+0x4ae4>
  4069e4:	str	xzr, [x19]
  4069e8:	ldp	x19, x20, [sp, #16]
  4069ec:	ldp	x21, x22, [sp, #32]
  4069f0:	mov	x0, x23
  4069f4:	ldr	x23, [sp, #48]
  4069f8:	ldp	x29, x30, [sp], #64
  4069fc:	ret
  406a00:	adrp	x3, 407000 <ferror@plt+0x50b0>
  406a04:	add	x3, x3, #0xe60
  406a08:	add	x3, x3, #0x10
  406a0c:	mov	w2, #0x15a                 	// #346
  406a10:	adrp	x1, 407000 <ferror@plt+0x50b0>
  406a14:	add	x1, x1, #0xe48
  406a18:	adrp	x0, 407000 <ferror@plt+0x50b0>
  406a1c:	add	x0, x0, #0x520
  406a20:	bl	401ee0 <__assert_fail@plt>
  406a24:	mov	x0, x20
  406a28:	bl	401dd0 <free@plt>
  406a2c:	ldr	x20, [x21, #8]!
  406a30:	cbz	x20, 4069e4 <ferror@plt+0x4a94>
  406a34:	mov	x1, x22
  406a38:	mov	x0, x20
  406a3c:	bl	401d90 <strcmp@plt>
  406a40:	cbz	w0, 406a24 <ferror@plt+0x4ad4>
  406a44:	mov	x2, x19
  406a48:	str	x20, [x2], #8
  406a4c:	mov	x19, x2
  406a50:	b	406a2c <ferror@plt+0x4adc>
  406a54:	stp	x29, x30, [sp, #-288]!
  406a58:	mov	x29, sp
  406a5c:	str	x19, [sp, #16]
  406a60:	mov	x19, x0
  406a64:	str	x2, [sp, #240]
  406a68:	str	x3, [sp, #248]
  406a6c:	str	x4, [sp, #256]
  406a70:	str	x5, [sp, #264]
  406a74:	str	x6, [sp, #272]
  406a78:	str	x7, [sp, #280]
  406a7c:	str	q0, [sp, #112]
  406a80:	str	q1, [sp, #128]
  406a84:	str	q2, [sp, #144]
  406a88:	str	q3, [sp, #160]
  406a8c:	str	q4, [sp, #176]
  406a90:	str	q5, [sp, #192]
  406a94:	str	q6, [sp, #208]
  406a98:	str	q7, [sp, #224]
  406a9c:	add	x0, sp, #0x120
  406aa0:	str	x0, [sp, #80]
  406aa4:	str	x0, [sp, #88]
  406aa8:	add	x0, sp, #0xf0
  406aac:	str	x0, [sp, #96]
  406ab0:	mov	w0, #0xffffffd0            	// #-48
  406ab4:	str	w0, [sp, #104]
  406ab8:	mov	w0, #0xffffff80            	// #-128
  406abc:	str	w0, [sp, #108]
  406ac0:	ldp	x2, x3, [sp, #80]
  406ac4:	stp	x2, x3, [sp, #32]
  406ac8:	ldp	x2, x3, [sp, #96]
  406acc:	stp	x2, x3, [sp, #48]
  406ad0:	add	x2, sp, #0x20
  406ad4:	add	x0, sp, #0x48
  406ad8:	bl	401e10 <vasprintf@plt>
  406adc:	tbnz	w0, #31, 406af8 <ferror@plt+0x4ba8>
  406ae0:	ldr	x1, [sp, #72]
  406ae4:	mov	x0, x19
  406ae8:	bl	4068ac <ferror@plt+0x495c>
  406aec:	ldr	x19, [sp, #16]
  406af0:	ldp	x29, x30, [sp], #288
  406af4:	ret
  406af8:	mov	w0, #0xfffffff4            	// #-12
  406afc:	b	406aec <ferror@plt+0x4b9c>
  406b00:	stp	x29, x30, [sp, #-80]!
  406b04:	mov	x29, sp
  406b08:	str	x19, [sp, #16]
  406b0c:	mov	x19, x0
  406b10:	ldp	x4, x5, [x2]
  406b14:	stp	x4, x5, [sp, #32]
  406b18:	ldp	x2, x3, [x2, #16]
  406b1c:	stp	x2, x3, [sp, #48]
  406b20:	add	x2, sp, #0x20
  406b24:	add	x0, sp, #0x48
  406b28:	bl	401e10 <vasprintf@plt>
  406b2c:	tbnz	w0, #31, 406b48 <ferror@plt+0x4bf8>
  406b30:	ldr	x1, [sp, #72]
  406b34:	mov	x0, x19
  406b38:	bl	4068ac <ferror@plt+0x495c>
  406b3c:	ldr	x19, [sp, #16]
  406b40:	ldp	x29, x30, [sp], #80
  406b44:	ret
  406b48:	mov	w0, #0xfffffff4            	// #-12
  406b4c:	b	406b3c <ferror@plt+0x4bec>
  406b50:	stp	x29, x30, [sp, #-32]!
  406b54:	mov	x29, sp
  406b58:	str	x19, [sp, #16]
  406b5c:	mov	x19, x0
  406b60:	bl	40620c <ferror@plt+0x42bc>
  406b64:	cmp	w0, #0x1
  406b68:	b.ls	406b98 <ferror@plt+0x4c48>  // b.plast
  406b6c:	lsr	w5, w0, #1
  406b70:	mov	x1, #0x0                   	// #0
  406b74:	sub	w2, w0, #0x1
  406b78:	ldr	x3, [x19, x1, lsl #3]
  406b7c:	sub	w0, w2, w1
  406b80:	ldr	x4, [x19, x0, lsl #3]
  406b84:	str	x4, [x19, x1, lsl #3]
  406b88:	str	x3, [x19, x0, lsl #3]
  406b8c:	add	x1, x1, #0x1
  406b90:	cmp	x1, x5
  406b94:	b.ne	406b78 <ferror@plt+0x4c28>  // b.any
  406b98:	mov	x0, x19
  406b9c:	ldr	x19, [sp, #16]
  406ba0:	ldp	x29, x30, [sp], #32
  406ba4:	ret
  406ba8:	stp	x29, x30, [sp, #-64]!
  406bac:	mov	x29, sp
  406bb0:	stp	x19, x20, [sp, #16]
  406bb4:	adrp	x20, 419000 <ferror@plt+0x170b0>
  406bb8:	add	x20, x20, #0xb50
  406bbc:	stp	x21, x22, [sp, #32]
  406bc0:	adrp	x21, 419000 <ferror@plt+0x170b0>
  406bc4:	add	x21, x21, #0xb48
  406bc8:	sub	x20, x20, x21
  406bcc:	mov	w22, w0
  406bd0:	stp	x23, x24, [sp, #48]
  406bd4:	mov	x23, x1
  406bd8:	mov	x24, x2
  406bdc:	bl	401a18 <memcpy@plt-0x38>
  406be0:	cmp	xzr, x20, asr #3
  406be4:	b.eq	406c10 <ferror@plt+0x4cc0>  // b.none
  406be8:	asr	x20, x20, #3
  406bec:	mov	x19, #0x0                   	// #0
  406bf0:	ldr	x3, [x21, x19, lsl #3]
  406bf4:	mov	x2, x24
  406bf8:	add	x19, x19, #0x1
  406bfc:	mov	x1, x23
  406c00:	mov	w0, w22
  406c04:	blr	x3
  406c08:	cmp	x20, x19
  406c0c:	b.ne	406bf0 <ferror@plt+0x4ca0>  // b.any
  406c10:	ldp	x19, x20, [sp, #16]
  406c14:	ldp	x21, x22, [sp, #32]
  406c18:	ldp	x23, x24, [sp, #48]
  406c1c:	ldp	x29, x30, [sp], #64
  406c20:	ret
  406c24:	nop
  406c28:	ret
  406c2c:	nop
  406c30:	adrp	x2, 41a000 <ferror@plt+0x180b0>
  406c34:	mov	x1, #0x0                   	// #0
  406c38:	ldr	x2, [x2, #656]
  406c3c:	b	401b30 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406c40 <.fini>:
  406c40:	stp	x29, x30, [sp, #-16]!
  406c44:	mov	x29, sp
  406c48:	ldp	x29, x30, [sp], #16
  406c4c:	ret
