

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 06:36:12 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_float_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.286 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385| 3.850 us | 3.850 us |  385|  385|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      384|      384|        12|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      93|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     13|     904|     908|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     224|    -|
|Register         |        -|      -|     346|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|     13|    1250|    1225|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cordic_fadd_32ns_cud_U2  |cordic_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |cordic_fcmp_32ns_eOg_U6  |cordic_fcmp_32ns_eOg  |        0|      0|   66|   66|    0|
    |cordic_fmul_32ns_dEe_U3  |cordic_fmul_32ns_dEe  |        0|      3|  128|  138|    0|
    |cordic_fmul_32ns_dEe_U4  |cordic_fmul_32ns_dEe  |        0|      3|  128|  138|    0|
    |cordic_fmul_32ns_dEe_U5  |cordic_fmul_32ns_dEe  |        0|      3|  128|  138|    0|
    |cordic_fsub_32ns_bkb_U1  |cordic_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     13|  904|  908|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_U  |cordic_cordic_phase  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |j_fu_195_p2            |     +    |      0|  0|  15|           6|           1|
    |and_ln20_fu_242_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_189_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln20_1_fu_230_p2  |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln20_fu_224_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln20_fu_236_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln23_fu_248_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  93|          46|          45|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         14|    1|         14|
    |current_cos_0_reg_96  |   9|          2|   32|         64|
    |current_sin_0_reg_83  |   9|          2|   32|         64|
    |factor_0_reg_109      |   9|          2|   32|         64|
    |grp_fu_142_p0         |  15|          3|   32|         96|
    |grp_fu_142_p1         |  15|          3|   32|         96|
    |grp_fu_153_p0         |  15|          3|   32|         96|
    |grp_fu_153_p1         |  15|          3|   32|         96|
    |grp_fu_158_p0         |  15|          3|   32|         96|
    |grp_fu_158_p1         |  15|          3|   32|         96|
    |grp_fu_163_p0         |  15|          3|   32|         96|
    |grp_fu_163_p1         |  15|          3|   32|         96|
    |j_0_reg_121           |   9|          2|    6|         12|
    |p_0_reg_132           |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 224|         48|  391|       1050|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  13|   0|   13|          0|
    |cordic_phase_load_reg_281  |  32|   0|   32|          0|
    |current_cos_0_reg_96       |  32|   0|   32|          0|
    |current_sin_0_reg_83       |  32|   0|   32|          0|
    |factor_0_reg_109           |  32|   0|   32|          0|
    |factor_reg_291             |  32|   0|   32|          0|
    |j_0_reg_121                |   6|   0|    6|          0|
    |j_reg_264                  |   6|   0|    6|          0|
    |p_0_reg_132                |  32|   0|   32|          0|
    |reg_177                    |  32|   0|   32|          0|
    |reg_183                    |  32|   0|   32|          0|
    |select_ln23_reg_274        |   1|   0|   32|         31|
    |theta_assign_reg_296       |  32|   0|   32|          0|
    |tmp_5_reg_286              |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 346|   0|  377|         31|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta     |  in |   32|   ap_none  |     theta    |    scalar    |
|s         | out |   32|   ap_vld   |       s      |    pointer   |
|s_ap_vld  | out |    1|   ap_vld   |       s      |    pointer   |
|c         | out |   32|   ap_vld   |       c      |    pointer   |
|c_ap_vld  | out |    1|   ap_vld   |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

