

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'
================================================================
* Date:           Fri Mar 10 17:36:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.518 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_523_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     270|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      49|    -|
|Register         |        -|    -|      11|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      11|     319|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln523_fu_71_p2   |         +|   0|  0|   13|           4|           1|
    |icmp_ln523_fu_65_p2  |      icmp|   0|  0|    9|           4|           5|
    |signs_fu_116_p2      |        or|   0|  0|   64|          64|          64|
    |shl_ln524_fu_110_p2  |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  270|         137|         136|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_44    |   9|          2|    4|          8|
    |i_fu_34                  |   9|          2|    4|          8|
    |signs_out_o              |  13|          3|   64|        192|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  49|         11|   74|        212|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_44_reg_135             |  4|   0|    4|          0|
    |i_fu_34                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1|  return value|
|buf_r_address0      |  out|    8|   ap_memory|                                                                 buf_r|         array|
|buf_r_ce0           |  out|    1|   ap_memory|                                                                 buf_r|         array|
|buf_r_q0            |   in|    8|   ap_memory|                                                                 buf_r|         array|
|signs_out_i         |   in|   64|     ap_ovld|                                                             signs_out|       pointer|
|signs_out_o         |  out|   64|     ap_ovld|                                                             signs_out|       pointer|
|signs_out_o_ap_vld  |  out|    1|     ap_ovld|                                                             signs_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.32ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 7 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %signs_out"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_44 = load i4 %i" [dilithium2/poly.c:524]   --->   Operation 9 'load' 'i_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%icmp_ln523 = icmp_eq  i4 %i_44, i4 8" [dilithium2/poly.c:523]   --->   Operation 11 'icmp' 'icmp_ln523' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.49ns)   --->   "%add_ln523 = add i4 %i_44, i4 1" [dilithium2/poly.c:523]   --->   Operation 13 'add' 'add_ln523' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %icmp_ln523, void %for.inc.split, void %for.inc6.preheader.exitStub" [dilithium2/poly.c:523]   --->   Operation 14 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_70_cast12 = zext i4 %i_44" [dilithium2/poly.c:524]   --->   Operation 15 'zext' 'i_70_cast12' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_70_cast12" [dilithium2/poly.c:524]   --->   Operation 16 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.77ns)   --->   "%buf_load = load i8 %buf_addr" [dilithium2/poly.c:524]   --->   Operation 17 'load' 'buf_load' <Predicate = (!icmp_ln523)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln523 = store i4 %add_ln523, i4 %i" [dilithium2/poly.c:523]   --->   Operation 18 'store' 'store_ln523' <Predicate = (!icmp_ln523)> <Delay = 1.32>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln523)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%signs_out_load = load i64 %signs_out" [dilithium2/poly.c:524]   --->   Operation 19 'load' 'signs_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [dilithium2/poly.c:512]   --->   Operation 20 'specloopname' 'specloopname_ln512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.77ns)   --->   "%buf_load = load i8 %buf_addr" [dilithium2/poly.c:524]   --->   Operation 21 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%zext_ln524 = zext i8 %buf_load" [dilithium2/poly.c:524]   --->   Operation 22 'zext' 'zext_ln524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%trunc_ln524 = trunc i4 %i_44" [dilithium2/poly.c:524]   --->   Operation 23 'trunc' 'trunc_ln524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln524, i3 0" [dilithium2/poly.c:524]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%zext_ln524_1 = zext i6 %shl_ln" [dilithium2/poly.c:524]   --->   Operation 25 'zext' 'zext_ln524_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%shl_ln524 = shl i64 %zext_ln524, i64 %zext_ln524_1" [dilithium2/poly.c:524]   --->   Operation 26 'shl' 'shl_ln524' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns) (out node of the LUT)   --->   "%signs = or i64 %shl_ln524, i64 %signs_out_load" [dilithium2/poly.c:524]   --->   Operation 27 'or' 'signs' <Predicate = true> <Delay = 2.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.32ns)   --->   "%store_ln523 = store i64 %signs, i64 %signs_out" [dilithium2/poly.c:523]   --->   Operation 28 'store' 'store_ln523' <Predicate = true> <Delay = 1.32>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln523 = br void %for.inc" [dilithium2/poly.c:523]   --->   Operation 29 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ signs_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_44               (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln523         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln523          (add              ) [ 000]
br_ln523           (br               ) [ 000]
i_70_cast12        (zext             ) [ 000]
buf_addr           (getelementptr    ) [ 011]
store_ln523        (store            ) [ 000]
signs_out_load     (load             ) [ 000]
specloopname_ln512 (specloopname     ) [ 000]
buf_load           (load             ) [ 000]
zext_ln524         (zext             ) [ 000]
trunc_ln524        (trunc            ) [ 000]
shl_ln             (bitconcatenate   ) [ 000]
zext_ln524_1       (zext             ) [ 000]
shl_ln524          (shl              ) [ 000]
signs              (or               ) [ 000]
store_ln523        (store            ) [ 000]
br_ln523           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="signs_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signs_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="buf_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln0_store_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="0"/>
<pin id="53" dir="0" index="1" bw="4" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln0_store_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_44_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_44/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln523_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="4" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln523/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="add_ln523_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln523/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_70_cast12_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_70_cast12/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln523_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln523/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="signs_out_load_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signs_out_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln524_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="trunc_ln524_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln524/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shl_ln_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln524_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shl_ln524_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln524/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="signs_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="signs/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln523_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln523/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_44_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_44 "/>
</bind>
</comp>

<comp id="143" class="1005" name="buf_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="62" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="62" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="86"><net_src comp="71" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="45" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="95" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="91" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="87" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="34" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="138"><net_src comp="62" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="146"><net_src comp="38" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: signs_out | {1 2 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 : buf_r | {1 2 }
	Port: pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1 : signs_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_44 : 1
		icmp_ln523 : 2
		add_ln523 : 2
		br_ln523 : 3
		i_70_cast12 : 2
		buf_addr : 3
		buf_load : 4
		store_ln523 : 3
	State 2
		zext_ln524 : 1
		shl_ln : 1
		zext_ln524_1 : 2
		shl_ln524 : 3
		signs : 4
		store_ln523 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    or    |     signs_fu_116    |    0    |    64   |
|----------|---------------------|---------|---------|
|    shl   |   shl_ln524_fu_110  |    0    |    17   |
|----------|---------------------|---------|---------|
|    add   |   add_ln523_fu_71   |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln523_fu_65  |    0    |    9    |
|----------|---------------------|---------|---------|
|          |  i_70_cast12_fu_77  |    0    |    0    |
|   zext   |   zext_ln524_fu_91  |    0    |    0    |
|          | zext_ln524_1_fu_106 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln524_fu_95  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_98    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   103   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|buf_addr_reg_143|    8   |
|  i_44_reg_135  |    4   |
|    i_reg_128   |    4   |
+----------------+--------+
|      Total     |   16   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   16   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   16   |   112  |
+-----------+--------+--------+--------+
