
Ver2.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ad8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08005be4  08005be4  00015be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c10  08005c10  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08005c10  08005c10  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005c10  08005c10  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c10  08005c10  00015c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c14  08005c14  00015c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08005c18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  20000040  08005c54  00020040  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08005c54  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f221  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f7  00000000  00000000  0002f2c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f18  00000000  00000000  000319c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd2  00000000  00000000  000328d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018570  00000000  00000000  000334aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011615  00000000  00000000  0004ba1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f40c  00000000  00000000  0005d02f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004000  00000000  00000000  000ec43c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000f043c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08005bcc 	.word	0x08005bcc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08005bcc 	.word	0x08005bcc

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <robot_setSpeed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void robot_setSpeed(int16_t left_speed, int16_t right_speed)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	460a      	mov	r2, r1
 800074a:	80fb      	strh	r3, [r7, #6]
 800074c:	4613      	mov	r3, r2
 800074e:	80bb      	strh	r3, [r7, #4]
	// left speed process - motor left
	if(left_speed > 0)
 8000750:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000754:	2b00      	cmp	r3, #0
 8000756:	dd09      	ble.n	800076c <robot_setSpeed+0x2c>
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, left_speed);
 8000758:	4b28      	ldr	r3, [pc, #160]	; (80007fc <robot_setSpeed+0xbc>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000760:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000762:	4b26      	ldr	r3, [pc, #152]	; (80007fc <robot_setSpeed+0xbc>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	2200      	movs	r2, #0
 8000768:	639a      	str	r2, [r3, #56]	; 0x38
 800076a:	e019      	b.n	80007a0 <robot_setSpeed+0x60>
	}
	else if(left_speed < 0)
 800076c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000770:	2b00      	cmp	r3, #0
 8000772:	da0d      	bge.n	8000790 <robot_setSpeed+0x50>
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000774:	4b21      	ldr	r3, [pc, #132]	; (80007fc <robot_setSpeed+0xbc>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2200      	movs	r2, #0
 800077a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, abs(left_speed));
 800077c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000780:	2b00      	cmp	r3, #0
 8000782:	bfb8      	it	lt
 8000784:	425b      	neglt	r3, r3
 8000786:	b29a      	uxth	r2, r3
 8000788:	4b1c      	ldr	r3, [pc, #112]	; (80007fc <robot_setSpeed+0xbc>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	639a      	str	r2, [r3, #56]	; 0x38
 800078e:	e007      	b.n	80007a0 <robot_setSpeed+0x60>
	}
	else
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000790:	4b1a      	ldr	r3, [pc, #104]	; (80007fc <robot_setSpeed+0xbc>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2200      	movs	r2, #0
 8000796:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000798:	4b18      	ldr	r3, [pc, #96]	; (80007fc <robot_setSpeed+0xbc>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2200      	movs	r2, #0
 800079e:	639a      	str	r2, [r3, #56]	; 0x38
	}

	// right speed process - motor right
	if(right_speed > 0)
 80007a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dd09      	ble.n	80007bc <robot_setSpeed+0x7c>
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, right_speed);
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <robot_setSpeed+0xbc>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80007b0:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80007b2:	4b12      	ldr	r3, [pc, #72]	; (80007fc <robot_setSpeed+0xbc>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2200      	movs	r2, #0
 80007b8:	641a      	str	r2, [r3, #64]	; 0x40
	else
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
	}
}
 80007ba:	e019      	b.n	80007f0 <robot_setSpeed+0xb0>
	else if(right_speed < 0)
 80007bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	da0d      	bge.n	80007e0 <robot_setSpeed+0xa0>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80007c4:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <robot_setSpeed+0xbc>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2200      	movs	r2, #0
 80007ca:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, abs(right_speed));
 80007cc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	bfb8      	it	lt
 80007d4:	425b      	neglt	r3, r3
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	4b08      	ldr	r3, [pc, #32]	; (80007fc <robot_setSpeed+0xbc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80007de:	e007      	b.n	80007f0 <robot_setSpeed+0xb0>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <robot_setSpeed+0xbc>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2200      	movs	r2, #0
 80007e6:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80007e8:	4b04      	ldr	r3, [pc, #16]	; (80007fc <robot_setSpeed+0xbc>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2200      	movs	r2, #0
 80007ee:	641a      	str	r2, [r3, #64]	; 0x40
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	200000d0 	.word	0x200000d0

08000800 <robot_PIDCalib>:

void robot_PIDCalib(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	err = sensor_value[2] - sensor_value[0];
 8000804:	4b49      	ldr	r3, [pc, #292]	; (800092c <robot_PIDCalib+0x12c>)
 8000806:	889b      	ldrh	r3, [r3, #4]
 8000808:	461a      	mov	r2, r3
 800080a:	4b48      	ldr	r3, [pc, #288]	; (800092c <robot_PIDCalib+0x12c>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff fd55 	bl	80002c0 <__aeabi_i2f>
 8000816:	4603      	mov	r3, r0
 8000818:	4a45      	ldr	r2, [pc, #276]	; (8000930 <robot_PIDCalib+0x130>)
 800081a:	6013      	str	r3, [r2, #0]

	uP = kP * err;
 800081c:	4b45      	ldr	r3, [pc, #276]	; (8000934 <robot_PIDCalib+0x134>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a43      	ldr	r2, [pc, #268]	; (8000930 <robot_PIDCalib+0x130>)
 8000822:	6812      	ldr	r2, [r2, #0]
 8000824:	4611      	mov	r1, r2
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff fd9e 	bl	8000368 <__aeabi_fmul>
 800082c:	4603      	mov	r3, r0
 800082e:	461a      	mov	r2, r3
 8000830:	4b41      	ldr	r3, [pc, #260]	; (8000938 <robot_PIDCalib+0x138>)
 8000832:	601a      	str	r2, [r3, #0]
	uD = kD * ((err - pre_err) / deltaT);
 8000834:	4b3e      	ldr	r3, [pc, #248]	; (8000930 <robot_PIDCalib+0x130>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a40      	ldr	r2, [pc, #256]	; (800093c <robot_PIDCalib+0x13c>)
 800083a:	6812      	ldr	r2, [r2, #0]
 800083c:	4611      	mov	r1, r2
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff fc88 	bl	8000154 <__aeabi_fsub>
 8000844:	4603      	mov	r3, r0
 8000846:	461a      	mov	r2, r3
 8000848:	4b3d      	ldr	r3, [pc, #244]	; (8000940 <robot_PIDCalib+0x140>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4619      	mov	r1, r3
 800084e:	4610      	mov	r0, r2
 8000850:	f7ff fe3e 	bl	80004d0 <__aeabi_fdiv>
 8000854:	4603      	mov	r3, r0
 8000856:	461a      	mov	r2, r3
 8000858:	4b3a      	ldr	r3, [pc, #232]	; (8000944 <robot_PIDCalib+0x144>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4619      	mov	r1, r3
 800085e:	4610      	mov	r0, r2
 8000860:	f7ff fd82 	bl	8000368 <__aeabi_fmul>
 8000864:	4603      	mov	r3, r0
 8000866:	461a      	mov	r2, r3
 8000868:	4b37      	ldr	r3, [pc, #220]	; (8000948 <robot_PIDCalib+0x148>)
 800086a:	601a      	str	r2, [r3, #0]
	pre_err = err;
 800086c:	4b30      	ldr	r3, [pc, #192]	; (8000930 <robot_PIDCalib+0x130>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a32      	ldr	r2, [pc, #200]	; (800093c <robot_PIDCalib+0x13c>)
 8000872:	6013      	str	r3, [r2, #0]

	u = uP + uD;
 8000874:	4b30      	ldr	r3, [pc, #192]	; (8000938 <robot_PIDCalib+0x138>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a33      	ldr	r2, [pc, #204]	; (8000948 <robot_PIDCalib+0x148>)
 800087a:	6812      	ldr	r2, [r2, #0]
 800087c:	4611      	mov	r1, r2
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fc6a 	bl	8000158 <__addsf3>
 8000884:	4603      	mov	r3, r0
 8000886:	461a      	mov	r2, r3
 8000888:	4b30      	ldr	r3, [pc, #192]	; (800094c <robot_PIDCalib+0x14c>)
 800088a:	601a      	str	r2, [r3, #0]

	if(u > 1000) u = 1000;
 800088c:	4b2f      	ldr	r3, [pc, #188]	; (800094c <robot_PIDCalib+0x14c>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	492f      	ldr	r1, [pc, #188]	; (8000950 <robot_PIDCalib+0x150>)
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ff24 	bl	80006e0 <__aeabi_fcmpgt>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d003      	beq.n	80008a6 <robot_PIDCalib+0xa6>
 800089e:	4b2b      	ldr	r3, [pc, #172]	; (800094c <robot_PIDCalib+0x14c>)
 80008a0:	4a2b      	ldr	r2, [pc, #172]	; (8000950 <robot_PIDCalib+0x150>)
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	e00b      	b.n	80008be <robot_PIDCalib+0xbe>
	else if(u < -1000) u = -1000;
 80008a6:	4b29      	ldr	r3, [pc, #164]	; (800094c <robot_PIDCalib+0x14c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	492a      	ldr	r1, [pc, #168]	; (8000954 <robot_PIDCalib+0x154>)
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fef9 	bl	80006a4 <__aeabi_fcmplt>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d002      	beq.n	80008be <robot_PIDCalib+0xbe>
 80008b8:	4b24      	ldr	r3, [pc, #144]	; (800094c <robot_PIDCalib+0x14c>)
 80008ba:	4a26      	ldr	r2, [pc, #152]	; (8000954 <robot_PIDCalib+0x154>)
 80008bc:	601a      	str	r2, [r3, #0]

	left_speed = intial_speed + u;
 80008be:	4b26      	ldr	r3, [pc, #152]	; (8000958 <robot_PIDCalib+0x158>)
 80008c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff fcfb 	bl	80002c0 <__aeabi_i2f>
 80008ca:	4602      	mov	r2, r0
 80008cc:	4b1f      	ldr	r3, [pc, #124]	; (800094c <robot_PIDCalib+0x14c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4619      	mov	r1, r3
 80008d2:	4610      	mov	r0, r2
 80008d4:	f7ff fc40 	bl	8000158 <__addsf3>
 80008d8:	4603      	mov	r3, r0
 80008da:	4618      	mov	r0, r3
 80008dc:	f7ff ff0a 	bl	80006f4 <__aeabi_f2iz>
 80008e0:	4603      	mov	r3, r0
 80008e2:	b21a      	sxth	r2, r3
 80008e4:	4b1d      	ldr	r3, [pc, #116]	; (800095c <robot_PIDCalib+0x15c>)
 80008e6:	801a      	strh	r2, [r3, #0]
	right_speed = intial_speed - u;
 80008e8:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <robot_PIDCalib+0x158>)
 80008ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff fce6 	bl	80002c0 <__aeabi_i2f>
 80008f4:	4602      	mov	r2, r0
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <robot_PIDCalib+0x14c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4619      	mov	r1, r3
 80008fc:	4610      	mov	r0, r2
 80008fe:	f7ff fc29 	bl	8000154 <__aeabi_fsub>
 8000902:	4603      	mov	r3, r0
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fef5 	bl	80006f4 <__aeabi_f2iz>
 800090a:	4603      	mov	r3, r0
 800090c:	b21a      	sxth	r2, r3
 800090e:	4b14      	ldr	r3, [pc, #80]	; (8000960 <robot_PIDCalib+0x160>)
 8000910:	801a      	strh	r2, [r3, #0]

	robot_setSpeed(left_speed, right_speed);
 8000912:	4b12      	ldr	r3, [pc, #72]	; (800095c <robot_PIDCalib+0x15c>)
 8000914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000918:	4a11      	ldr	r2, [pc, #68]	; (8000960 <robot_PIDCalib+0x160>)
 800091a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800091e:	4611      	mov	r1, r2
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff0d 	bl	8000740 <robot_setSpeed>
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000208 	.word	0x20000208
 8000930:	20000218 	.word	0x20000218
 8000934:	200001f4 	.word	0x200001f4
 8000938:	20000220 	.word	0x20000220
 800093c:	2000021c 	.word	0x2000021c
 8000940:	20000000 	.word	0x20000000
 8000944:	200001f8 	.word	0x200001f8
 8000948:	20000224 	.word	0x20000224
 800094c:	20000228 	.word	0x20000228
 8000950:	447a0000 	.word	0x447a0000
 8000954:	c47a0000 	.word	0xc47a0000
 8000958:	20000202 	.word	0x20000202
 800095c:	200001fe 	.word	0x200001fe
 8000960:	20000200 	.word	0x20000200

08000964 <sensor_writeLED>:

uint8_t sensor_writeLED(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
	uint8_t temp;
	for(uint8_t i = 0 ; i < 3; i++)
 800096a:	2300      	movs	r3, #0
 800096c:	71bb      	strb	r3, [r7, #6]
 800096e:	e030      	b.n	80009d2 <sensor_writeLED+0x6e>
	{
		temp <<= 0x01;
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	71fb      	strb	r3, [r7, #7]
		if(sensor_value[i] > v_compare[i])
 8000976:	79bb      	ldrb	r3, [r7, #6]
 8000978:	4a1a      	ldr	r2, [pc, #104]	; (80009e4 <sensor_writeLED+0x80>)
 800097a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800097e:	79bb      	ldrb	r3, [r7, #6]
 8000980:	4919      	ldr	r1, [pc, #100]	; (80009e8 <sensor_writeLED+0x84>)
 8000982:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000986:	429a      	cmp	r2, r3
 8000988:	d910      	bls.n	80009ac <sensor_writeLED+0x48>
		{
			HAL_GPIO_WritePin(sensor_led_port[i], sensor_led_pin[i], 1);
 800098a:	79bb      	ldrb	r3, [r7, #6]
 800098c:	4a17      	ldr	r2, [pc, #92]	; (80009ec <sensor_writeLED+0x88>)
 800098e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000992:	79bb      	ldrb	r3, [r7, #6]
 8000994:	4a16      	ldr	r2, [pc, #88]	; (80009f0 <sensor_writeLED+0x8c>)
 8000996:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800099a:	2201      	movs	r2, #1
 800099c:	4619      	mov	r1, r3
 800099e:	f002 fd4a 	bl	8003436 <HAL_GPIO_WritePin>
			temp |= 0x01;
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	71fb      	strb	r3, [r7, #7]
 80009aa:	e00f      	b.n	80009cc <sensor_writeLED+0x68>
		}
		else
		{
			HAL_GPIO_WritePin(sensor_led_port[i], sensor_led_pin[i], 0);
 80009ac:	79bb      	ldrb	r3, [r7, #6]
 80009ae:	4a0f      	ldr	r2, [pc, #60]	; (80009ec <sensor_writeLED+0x88>)
 80009b0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009b4:	79bb      	ldrb	r3, [r7, #6]
 80009b6:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <sensor_writeLED+0x8c>)
 80009b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009bc:	2200      	movs	r2, #0
 80009be:	4619      	mov	r1, r3
 80009c0:	f002 fd39 	bl	8003436 <HAL_GPIO_WritePin>
			temp &= 0x06;
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f003 0306 	and.w	r3, r3, #6
 80009ca:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0 ; i < 3; i++)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	3301      	adds	r3, #1
 80009d0:	71bb      	strb	r3, [r7, #6]
 80009d2:	79bb      	ldrb	r3, [r7, #6]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d9cb      	bls.n	8000970 <sensor_writeLED+0xc>
		}
	}
	return temp;
 80009d8:	79fb      	ldrb	r3, [r7, #7]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000208 	.word	0x20000208
 80009e8:	20000210 	.word	0x20000210
 80009ec:	2000001c 	.word	0x2000001c
 80009f0:	20000028 	.word	0x20000028

080009f4 <robot_setRGB>:

void robot_setRGB(uint8_t R, uint8_t G, uint8_t B)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
 80009fe:	460b      	mov	r3, r1
 8000a00:	71bb      	strb	r3, [r7, #6]
 8000a02:	4613      	mov	r3, r2
 8000a04:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, R);
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a0e:	480a      	ldr	r0, [pc, #40]	; (8000a38 <robot_setRGB+0x44>)
 8000a10:	f002 fd11 	bl	8003436 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, G);
 8000a14:	79bb      	ldrb	r3, [r7, #6]
 8000a16:	461a      	mov	r2, r3
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	4806      	ldr	r0, [pc, #24]	; (8000a38 <robot_setRGB+0x44>)
 8000a1e:	f002 fd0a 	bl	8003436 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, B);
 8000a22:	797b      	ldrb	r3, [r7, #5]
 8000a24:	461a      	mov	r2, r3
 8000a26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a2a:	4803      	ldr	r0, [pc, #12]	; (8000a38 <robot_setRGB+0x44>)
 8000a2c:	f002 fd03 	bl	8003436 <HAL_GPIO_WritePin>
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40010c00 	.word	0x40010c00

08000a3c <robot_beepLong>:

void robot_beepLong(uint16_t millisec)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 1);
 8000a46:	2201      	movs	r2, #1
 8000a48:	2110      	movs	r1, #16
 8000a4a:	4808      	ldr	r0, [pc, #32]	; (8000a6c <robot_beepLong+0x30>)
 8000a4c:	f002 fcf3 	bl	8003436 <HAL_GPIO_WritePin>
	HAL_Delay(millisec);
 8000a50:	88fb      	ldrh	r3, [r7, #6]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f001 f9e2 	bl	8001e1c <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2110      	movs	r1, #16
 8000a5c:	4803      	ldr	r0, [pc, #12]	; (8000a6c <robot_beepLong+0x30>)
 8000a5e:	f002 fcea 	bl	8003436 <HAL_GPIO_WritePin>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40010c00 	.word	0x40010c00

08000a70 <robot_setBuzzer>:

void robot_setBuzzer(uint16_t millisec, uint8_t numOfBeep)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	460a      	mov	r2, r1
 8000a7a:	80fb      	strh	r3, [r7, #6]
 8000a7c:	4613      	mov	r3, r2
 8000a7e:	717b      	strb	r3, [r7, #5]
	for(uint8_t i = 0; i < numOfBeep; i++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	73fb      	strb	r3, [r7, #15]
 8000a84:	e00a      	b.n	8000a9c <robot_setBuzzer+0x2c>
	{
		robot_beepLong(millisec);
 8000a86:	88fb      	ldrh	r3, [r7, #6]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ffd7 	bl	8000a3c <robot_beepLong>
		HAL_Delay(millisec);
 8000a8e:	88fb      	ldrh	r3, [r7, #6]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 f9c3 	bl	8001e1c <HAL_Delay>
	for(uint8_t i = 0; i < numOfBeep; i++)
 8000a96:	7bfb      	ldrb	r3, [r7, #15]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	73fb      	strb	r3, [r7, #15]
 8000a9c:	7bfa      	ldrb	r2, [r7, #15]
 8000a9e:	797b      	ldrb	r3, [r7, #5]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d3f0      	bcc.n	8000a86 <robot_setBuzzer+0x16>
	}
}
 8000aa4:	bf00      	nop
 8000aa6:	bf00      	nop
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <resetBuffer>:

void resetBuffer(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 10; i++)
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	71fb      	strb	r3, [r7, #7]
 8000aba:	e007      	b.n	8000acc <resetBuffer+0x1c>
	{
		*(tx_data + i) = 0;
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	4a0f      	ldr	r2, [pc, #60]	; (8000afc <resetBuffer+0x4c>)
 8000ac0:	4413      	add	r3, r2
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 10; i++)
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	71fb      	strb	r3, [r7, #7]
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	2b09      	cmp	r3, #9
 8000ad0:	d9f4      	bls.n	8000abc <resetBuffer+0xc>
	}
	for(uint8_t i = 0; i < 2; i++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	71bb      	strb	r3, [r7, #6]
 8000ad6:	e007      	b.n	8000ae8 <resetBuffer+0x38>
	{
		*(rx_data + i) = 0;
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	4a09      	ldr	r2, [pc, #36]	; (8000b00 <resetBuffer+0x50>)
 8000adc:	4413      	add	r3, r2
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++)
 8000ae2:	79bb      	ldrb	r3, [r7, #6]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	71bb      	strb	r3, [r7, #6]
 8000ae8:	79bb      	ldrb	r3, [r7, #6]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d9f4      	bls.n	8000ad8 <resetBuffer+0x28>
	}
}
 8000aee:	bf00      	nop
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000230 	.word	0x20000230
 8000b00:	2000023c 	.word	0x2000023c

08000b04 <prepareToSend>:

void prepareToSend(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
	uint8_t *pByte = NULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	603b      	str	r3, [r7, #0]
	pByte = &kP;
 8000b0e:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <prepareToSend+0x9c>)
 8000b10:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000b12:	2300      	movs	r3, #0
 8000b14:	71fb      	strb	r3, [r7, #7]
 8000b16:	e00a      	b.n	8000b2e <prepareToSend+0x2a>
	{
		*(tx_data + i) = pByte[i];
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	683a      	ldr	r2, [r7, #0]
 8000b1c:	441a      	add	r2, r3
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	4920      	ldr	r1, [pc, #128]	; (8000ba4 <prepareToSend+0xa0>)
 8000b22:	440b      	add	r3, r1
 8000b24:	7812      	ldrb	r2, [r2, #0]
 8000b26:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	71fb      	strb	r3, [r7, #7]
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	2b03      	cmp	r3, #3
 8000b32:	d9f1      	bls.n	8000b18 <prepareToSend+0x14>
	}
	pByte = &kD;
 8000b34:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <prepareToSend+0xa4>)
 8000b36:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000b38:	2304      	movs	r3, #4
 8000b3a:	71bb      	strb	r3, [r7, #6]
 8000b3c:	e00b      	b.n	8000b56 <prepareToSend+0x52>
	{
		*(tx_data + i) = pByte[i - 4];
 8000b3e:	79bb      	ldrb	r3, [r7, #6]
 8000b40:	3b04      	subs	r3, #4
 8000b42:	683a      	ldr	r2, [r7, #0]
 8000b44:	441a      	add	r2, r3
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	4916      	ldr	r1, [pc, #88]	; (8000ba4 <prepareToSend+0xa0>)
 8000b4a:	440b      	add	r3, r1
 8000b4c:	7812      	ldrb	r2, [r2, #0]
 8000b4e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	3301      	adds	r3, #1
 8000b54:	71bb      	strb	r3, [r7, #6]
 8000b56:	79bb      	ldrb	r3, [r7, #6]
 8000b58:	2b07      	cmp	r3, #7
 8000b5a:	d9f0      	bls.n	8000b3e <prepareToSend+0x3a>
	}
	pByte = &intialSpeed;
 8000b5c:	4b13      	ldr	r3, [pc, #76]	; (8000bac <prepareToSend+0xa8>)
 8000b5e:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000b60:	2308      	movs	r3, #8
 8000b62:	717b      	strb	r3, [r7, #5]
 8000b64:	e00b      	b.n	8000b7e <prepareToSend+0x7a>
	{
		*(tx_data + i) = pByte[i - 8];
 8000b66:	797b      	ldrb	r3, [r7, #5]
 8000b68:	3b08      	subs	r3, #8
 8000b6a:	683a      	ldr	r2, [r7, #0]
 8000b6c:	441a      	add	r2, r3
 8000b6e:	797b      	ldrb	r3, [r7, #5]
 8000b70:	490c      	ldr	r1, [pc, #48]	; (8000ba4 <prepareToSend+0xa0>)
 8000b72:	440b      	add	r3, r1
 8000b74:	7812      	ldrb	r2, [r2, #0]
 8000b76:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000b78:	797b      	ldrb	r3, [r7, #5]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	717b      	strb	r3, [r7, #5]
 8000b7e:	797b      	ldrb	r3, [r7, #5]
 8000b80:	2b09      	cmp	r3, #9
 8000b82:	d9f0      	bls.n	8000b66 <prepareToSend+0x62>
	}
	HAL_UART_Transmit(&huart1, tx_data, sizeof(tx_data), HAL_MAX_DELAY);
 8000b84:	f04f 33ff 	mov.w	r3, #4294967295
 8000b88:	220a      	movs	r2, #10
 8000b8a:	4906      	ldr	r1, [pc, #24]	; (8000ba4 <prepareToSend+0xa0>)
 8000b8c:	4808      	ldr	r0, [pc, #32]	; (8000bb0 <prepareToSend+0xac>)
 8000b8e:	f004 f903 	bl	8004d98 <HAL_UART_Transmit>
	resetBuffer();
 8000b92:	f7ff ff8d 	bl	8000ab0 <resetBuffer>
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200001f4 	.word	0x200001f4
 8000ba4:	20000230 	.word	0x20000230
 8000ba8:	200001f8 	.word	0x200001f8
 8000bac:	200001f0 	.word	0x200001f0
 8000bb0:	200001a8 	.word	0x200001a8

08000bb4 <assignData>:

void assignData(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
	uint8_t *pByte = NULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
	pByte = &kP;
 8000bbe:	4b1f      	ldr	r3, [pc, #124]	; (8000c3c <assignData+0x88>)
 8000bc0:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	71fb      	strb	r3, [r7, #7]
 8000bc6:	e009      	b.n	8000bdc <assignData+0x28>
	{
		pByte[i] = data[i];
 8000bc8:	79fa      	ldrb	r2, [r7, #7]
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	6839      	ldr	r1, [r7, #0]
 8000bce:	440b      	add	r3, r1
 8000bd0:	491b      	ldr	r1, [pc, #108]	; (8000c40 <assignData+0x8c>)
 8000bd2:	5c8a      	ldrb	r2, [r1, r2]
 8000bd4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	71fb      	strb	r3, [r7, #7]
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d9f2      	bls.n	8000bc8 <assignData+0x14>
	}
	pByte = &kD;
 8000be2:	4b18      	ldr	r3, [pc, #96]	; (8000c44 <assignData+0x90>)
 8000be4:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000be6:	2304      	movs	r3, #4
 8000be8:	71bb      	strb	r3, [r7, #6]
 8000bea:	e00a      	b.n	8000c02 <assignData+0x4e>
	{
		pByte[i-4] = data[i];
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	79bb      	ldrb	r3, [r7, #6]
 8000bf0:	3b04      	subs	r3, #4
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	440b      	add	r3, r1
 8000bf6:	4912      	ldr	r1, [pc, #72]	; (8000c40 <assignData+0x8c>)
 8000bf8:	5c8a      	ldrb	r2, [r1, r2]
 8000bfa:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 4; i < 8; i++)
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	71bb      	strb	r3, [r7, #6]
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	2b07      	cmp	r3, #7
 8000c06:	d9f1      	bls.n	8000bec <assignData+0x38>
	}
	pByte = &intialSpeed;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <assignData+0x94>)
 8000c0a:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	717b      	strb	r3, [r7, #5]
 8000c10:	e00a      	b.n	8000c28 <assignData+0x74>
	{
		pByte[i-8] = data[i];
 8000c12:	797a      	ldrb	r2, [r7, #5]
 8000c14:	797b      	ldrb	r3, [r7, #5]
 8000c16:	3b08      	subs	r3, #8
 8000c18:	6839      	ldr	r1, [r7, #0]
 8000c1a:	440b      	add	r3, r1
 8000c1c:	4908      	ldr	r1, [pc, #32]	; (8000c40 <assignData+0x8c>)
 8000c1e:	5c8a      	ldrb	r2, [r1, r2]
 8000c20:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 8; i < 10; i++)
 8000c22:	797b      	ldrb	r3, [r7, #5]
 8000c24:	3301      	adds	r3, #1
 8000c26:	717b      	strb	r3, [r7, #5]
 8000c28:	797b      	ldrb	r3, [r7, #5]
 8000c2a:	2b09      	cmp	r3, #9
 8000c2c:	d9f1      	bls.n	8000c12 <assignData+0x5e>
	}
	resetBuffer();
 8000c2e:	f7ff ff3f 	bl	8000ab0 <resetBuffer>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200001f4 	.word	0x200001f4
 8000c40:	20000240 	.word	0x20000240
 8000c44:	200001f8 	.word	0x200001f8
 8000c48:	200001f0 	.word	0x200001f0

08000c4c <robot_readFlash>:

void robot_readFlash(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
	// c d liu t flash
	for (uint8_t i = 0; i < 10; i++) {
 8000c52:	2300      	movs	r3, #0
 8000c54:	71fb      	strb	r3, [r7, #7]
 8000c56:	e00c      	b.n	8000c72 <robot_readFlash+0x26>
		data[i] = *(uint8_t *)(FLASH_ADDR_TARGET + i);
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000c5e:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8000c62:	461a      	mov	r2, r3
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	7811      	ldrb	r1, [r2, #0]
 8000c68:	4a06      	ldr	r2, [pc, #24]	; (8000c84 <robot_readFlash+0x38>)
 8000c6a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 10; i++) {
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	71fb      	strb	r3, [r7, #7]
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	2b09      	cmp	r3, #9
 8000c76:	d9ef      	bls.n	8000c58 <robot_readFlash+0xc>
	}
	assignData();
 8000c78:	f7ff ff9c 	bl	8000bb4 <assignData>
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000240 	.word	0x20000240

08000c88 <robot_writeFlash>:

void robot_writeFlash(void)
{
 8000c88:	b5b0      	push	{r4, r5, r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8000c8e:	f002 f8a7 	bl	8002de0 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef eraseInitStruct;
	uint32_t pageError;
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60bb      	str	r3, [r7, #8]
	eraseInitStruct.PageAddress = FLASH_ADDR_TARGET;
 8000c96:	4b2a      	ldr	r3, [pc, #168]	; (8000d40 <robot_writeFlash+0xb8>)
 8000c98:	613b      	str	r3, [r7, #16]
	eraseInitStruct.NbPages = 1;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	617b      	str	r3, [r7, #20]
	HAL_FLASHEx_Erase(&eraseInitStruct, &pageError);
 8000c9e:	1d3a      	adds	r2, r7, #4
 8000ca0:	f107 0308 	add.w	r3, r7, #8
 8000ca4:	4611      	mov	r1, r2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f002 f982 	bl	8002fb0 <HAL_FLASHEx_Erase>

	for(uint8_t i = 0; i < 10; i+=4)
 8000cac:	2300      	movs	r3, #0
 8000cae:	77fb      	strb	r3, [r7, #31]
 8000cb0:	e033      	b.n	8000d1a <robot_writeFlash+0x92>
	{
		robot_setRGB(1, 1, 1);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	f7ff fe9c 	bl	80009f4 <robot_setRGB>
		uint32_t data_write = data[i] | (data[i + 1] << 8) | (data[i + 2] << 16) | (data[i + 3] << 24);
 8000cbc:	7ffb      	ldrb	r3, [r7, #31]
 8000cbe:	4a21      	ldr	r2, [pc, #132]	; (8000d44 <robot_writeFlash+0xbc>)
 8000cc0:	5cd3      	ldrb	r3, [r2, r3]
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	7ffb      	ldrb	r3, [r7, #31]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	4a1e      	ldr	r2, [pc, #120]	; (8000d44 <robot_writeFlash+0xbc>)
 8000cca:	5cd3      	ldrb	r3, [r2, r3]
 8000ccc:	021b      	lsls	r3, r3, #8
 8000cce:	ea41 0203 	orr.w	r2, r1, r3
 8000cd2:	7ffb      	ldrb	r3, [r7, #31]
 8000cd4:	3302      	adds	r3, #2
 8000cd6:	491b      	ldr	r1, [pc, #108]	; (8000d44 <robot_writeFlash+0xbc>)
 8000cd8:	5ccb      	ldrb	r3, [r1, r3]
 8000cda:	041b      	lsls	r3, r3, #16
 8000cdc:	431a      	orrs	r2, r3
 8000cde:	7ffb      	ldrb	r3, [r7, #31]
 8000ce0:	3303      	adds	r3, #3
 8000ce2:	4918      	ldr	r1, [pc, #96]	; (8000d44 <robot_writeFlash+0xbc>)
 8000ce4:	5ccb      	ldrb	r3, [r1, r3]
 8000ce6:	061b      	lsls	r3, r3, #24
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	61bb      	str	r3, [r7, #24]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_TARGET + i, data_write);
 8000cec:	7ffb      	ldrb	r3, [r7, #31]
 8000cee:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000cf2:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	461c      	mov	r4, r3
 8000cfe:	4615      	mov	r5, r2
 8000d00:	4622      	mov	r2, r4
 8000d02:	462b      	mov	r3, r5
 8000d04:	2002      	movs	r0, #2
 8000d06:	f001 fffb 	bl	8002d00 <HAL_FLASH_Program>
		robot_setRGB(0, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f7ff fe70 	bl	80009f4 <robot_setRGB>
	for(uint8_t i = 0; i < 10; i+=4)
 8000d14:	7ffb      	ldrb	r3, [r7, #31]
 8000d16:	3304      	adds	r3, #4
 8000d18:	77fb      	strb	r3, [r7, #31]
 8000d1a:	7ffb      	ldrb	r3, [r7, #31]
 8000d1c:	2b09      	cmp	r3, #9
 8000d1e:	d9c8      	bls.n	8000cb2 <robot_writeFlash+0x2a>
	}

	HAL_FLASH_Lock();
 8000d20:	f002 f884 	bl	8002e2c <HAL_FLASH_Lock>
	robot_setRGB(1, 0, 1);
 8000d24:	2201      	movs	r2, #1
 8000d26:	2100      	movs	r1, #0
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f7ff fe63 	bl	80009f4 <robot_setRGB>
	HAL_UART_Receive_IT(&huart1, rx_data, 2);
 8000d2e:	2202      	movs	r2, #2
 8000d30:	4905      	ldr	r1, [pc, #20]	; (8000d48 <robot_writeFlash+0xc0>)
 8000d32:	4806      	ldr	r0, [pc, #24]	; (8000d4c <robot_writeFlash+0xc4>)
 8000d34:	f004 f8bb 	bl	8004eae <HAL_UART_Receive_IT>
}
 8000d38:	bf00      	nop
 8000d3a:	3720      	adds	r7, #32
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d40:	0801fc00 	.word	0x0801fc00
 8000d44:	20000240 	.word	0x20000240
 8000d48:	2000023c 	.word	0x2000023c
 8000d4c:	200001a8 	.word	0x200001a8

08000d50 <robot_init>:

void robot_init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8000d54:	4832      	ldr	r0, [pc, #200]	; (8000e20 <robot_init+0xd0>)
 8000d56:	f003 f8cd 	bl	8003ef4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8000d5a:	4832      	ldr	r0, [pc, #200]	; (8000e24 <robot_init+0xd4>)
 8000d5c:	f003 f8ca 	bl	8003ef4 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000d60:	2100      	movs	r1, #0
 8000d62:	4831      	ldr	r0, [pc, #196]	; (8000e28 <robot_init+0xd8>)
 8000d64:	f003 f968 	bl	8004038 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000d68:	2104      	movs	r1, #4
 8000d6a:	482f      	ldr	r0, [pc, #188]	; (8000e28 <robot_init+0xd8>)
 8000d6c:	f003 f964 	bl	8004038 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000d70:	2108      	movs	r1, #8
 8000d72:	482d      	ldr	r0, [pc, #180]	; (8000e28 <robot_init+0xd8>)
 8000d74:	f003 f960 	bl	8004038 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000d78:	210c      	movs	r1, #12
 8000d7a:	482b      	ldr	r0, [pc, #172]	; (8000e28 <robot_init+0xd8>)
 8000d7c:	f003 f95c 	bl	8004038 <HAL_TIM_PWM_Start>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) sensor_value, 4);
 8000d80:	2204      	movs	r2, #4
 8000d82:	492a      	ldr	r1, [pc, #168]	; (8000e2c <robot_init+0xdc>)
 8000d84:	482a      	ldr	r0, [pc, #168]	; (8000e30 <robot_init+0xe0>)
 8000d86:	f001 f945 	bl	8002014 <HAL_ADC_Start_DMA>

	robot_readFlash();
 8000d8a:	f7ff ff5f 	bl	8000c4c <robot_readFlash>

	robot_setRGB(1, 0, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	2001      	movs	r0, #1
 8000d94:	f7ff fe2e 	bl	80009f4 <robot_setRGB>
	HAL_Delay(100);
 8000d98:	2064      	movs	r0, #100	; 0x64
 8000d9a:	f001 f83f 	bl	8001e1c <HAL_Delay>
	robot_setRGB(0, 1, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2101      	movs	r1, #1
 8000da2:	2000      	movs	r0, #0
 8000da4:	f7ff fe26 	bl	80009f4 <robot_setRGB>
	HAL_Delay(100);
 8000da8:	2064      	movs	r0, #100	; 0x64
 8000daa:	f001 f837 	bl	8001e1c <HAL_Delay>
	robot_setRGB(0, 0, 1);
 8000dae:	2201      	movs	r2, #1
 8000db0:	2100      	movs	r1, #0
 8000db2:	2000      	movs	r0, #0
 8000db4:	f7ff fe1e 	bl	80009f4 <robot_setRGB>
	HAL_Delay(100);
 8000db8:	2064      	movs	r0, #100	; 0x64
 8000dba:	f001 f82f 	bl	8001e1c <HAL_Delay>
	robot_setRGB(1, 1, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f7ff fe16 	bl	80009f4 <robot_setRGB>
	HAL_Delay(100);
 8000dc8:	2064      	movs	r0, #100	; 0x64
 8000dca:	f001 f827 	bl	8001e1c <HAL_Delay>
	robot_setRGB(0, 1, 1);
 8000dce:	2201      	movs	r2, #1
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f7ff fe0e 	bl	80009f4 <robot_setRGB>
	HAL_Delay(100);
 8000dd8:	2064      	movs	r0, #100	; 0x64
 8000dda:	f001 f81f 	bl	8001e1c <HAL_Delay>
	robot_setRGB(1, 0, 1);
 8000dde:	2201      	movs	r2, #1
 8000de0:	2100      	movs	r1, #0
 8000de2:	2001      	movs	r0, #1
 8000de4:	f7ff fe06 	bl	80009f4 <robot_setRGB>
	HAL_Delay(100);
 8000de8:	2064      	movs	r0, #100	; 0x64
 8000dea:	f001 f817 	bl	8001e1c <HAL_Delay>
	robot_setRGB(1, 1, 1);
 8000dee:	2201      	movs	r2, #1
 8000df0:	2101      	movs	r1, #1
 8000df2:	2001      	movs	r0, #1
 8000df4:	f7ff fdfe 	bl	80009f4 <robot_setRGB>
	HAL_Delay(1000);
 8000df8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dfc:	f001 f80e 	bl	8001e1c <HAL_Delay>
  	robot_setRGB(0, 0, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	2000      	movs	r0, #0
 8000e06:	f7ff fdf5 	bl	80009f4 <robot_setRGB>

  	robot_setBuzzer(100, 3);
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	2064      	movs	r0, #100	; 0x64
 8000e0e:	f7ff fe2f 	bl	8000a70 <robot_setBuzzer>

  	HAL_UART_Receive_IT(&huart1, rx_data, 2);
 8000e12:	2202      	movs	r2, #2
 8000e14:	4907      	ldr	r1, [pc, #28]	; (8000e34 <robot_init+0xe4>)
 8000e16:	4808      	ldr	r0, [pc, #32]	; (8000e38 <robot_init+0xe8>)
 8000e18:	f004 f849 	bl	8004eae <HAL_UART_Receive_IT>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000118 	.word	0x20000118
 8000e24:	20000160 	.word	0x20000160
 8000e28:	200000d0 	.word	0x200000d0
 8000e2c:	20000208 	.word	0x20000208
 8000e30:	2000005c 	.word	0x2000005c
 8000e34:	2000023c 	.word	0x2000023c
 8000e38:	200001a8 	.word	0x200001a8

08000e3c <button_handle>:

void button_handle(void)
{
 8000e3c:	b598      	push	{r3, r4, r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	button_event = (HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin) << 3) |
 8000e40:	2101      	movs	r1, #1
 8000e42:	482a      	ldr	r0, [pc, #168]	; (8000eec <button_handle+0xb0>)
 8000e44:	f002 fae0 	bl	8003408 <HAL_GPIO_ReadPin>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	00db      	lsls	r3, r3, #3
 8000e4c:	b25c      	sxtb	r4, r3
				   (HAL_GPIO_ReadPin(BT2_GPIO_Port, BT2_Pin) << 2) |
 8000e4e:	2180      	movs	r1, #128	; 0x80
 8000e50:	4827      	ldr	r0, [pc, #156]	; (8000ef0 <button_handle+0xb4>)
 8000e52:	f002 fad9 	bl	8003408 <HAL_GPIO_ReadPin>
 8000e56:	4603      	mov	r3, r0
 8000e58:	009b      	lsls	r3, r3, #2
	button_event = (HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin) << 3) |
 8000e5a:	b25b      	sxtb	r3, r3
 8000e5c:	4323      	orrs	r3, r4
 8000e5e:	b25c      	sxtb	r4, r3
				   (HAL_GPIO_ReadPin(BT3_GPIO_Port, BT3_Pin) << 1) |
 8000e60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e64:	4823      	ldr	r0, [pc, #140]	; (8000ef4 <button_handle+0xb8>)
 8000e66:	f002 facf 	bl	8003408 <HAL_GPIO_ReadPin>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	005b      	lsls	r3, r3, #1
				   (HAL_GPIO_ReadPin(BT2_GPIO_Port, BT2_Pin) << 2) |
 8000e6e:	b25b      	sxtb	r3, r3
 8000e70:	4323      	orrs	r3, r4
 8000e72:	b25c      	sxtb	r4, r3
				   (HAL_GPIO_ReadPin(BT4_GPIO_Port, BT4_Pin) << 0);
 8000e74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e78:	481d      	ldr	r0, [pc, #116]	; (8000ef0 <button_handle+0xb4>)
 8000e7a:	f002 fac5 	bl	8003408 <HAL_GPIO_ReadPin>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	b25b      	sxtb	r3, r3
				   (HAL_GPIO_ReadPin(BT3_GPIO_Port, BT3_Pin) << 1) |
 8000e82:	4323      	orrs	r3, r4
 8000e84:	b25b      	sxtb	r3, r3
 8000e86:	b2da      	uxtb	r2, r3
	button_event = (HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin) << 3) |
 8000e88:	4b1b      	ldr	r3, [pc, #108]	; (8000ef8 <button_handle+0xbc>)
 8000e8a:	701a      	strb	r2, [r3, #0]

	switch(button_event)
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	; (8000ef8 <button_handle+0xbc>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	3b07      	subs	r3, #7
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d828      	bhi.n	8000ee8 <button_handle+0xac>
 8000e96:	a201      	add	r2, pc, #4	; (adr r2, 8000e9c <button_handle+0x60>)
 8000e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9c:	08000ec1 	.word	0x08000ec1
 8000ea0:	08000ee9 	.word	0x08000ee9
 8000ea4:	08000ee9 	.word	0x08000ee9
 8000ea8:	08000ee9 	.word	0x08000ee9
 8000eac:	08000ec9 	.word	0x08000ec9
 8000eb0:	08000ee9 	.word	0x08000ee9
 8000eb4:	08000ed1 	.word	0x08000ed1
 8000eb8:	08000ed9 	.word	0x08000ed9
 8000ebc:	08000ee1 	.word	0x08000ee1
	{
		// khi button 1 duoc nhan
		case 7:
			run_case = LEARN_AUTO;
 8000ec0:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <button_handle+0xc0>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
			break;
 8000ec6:	e00f      	b.n	8000ee8 <button_handle+0xac>

		// khi button 2 duoc nhan
		case 11:
			run_case = LEARN_MANUAL;
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <button_handle+0xc0>)
 8000eca:	2202      	movs	r2, #2
 8000ecc:	701a      	strb	r2, [r3, #0]
			break;
 8000ece:	e00b      	b.n	8000ee8 <button_handle+0xac>

		// khi button 3 duoc nhan
		case 13:
			run_case = RUN_NO_TC;
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <button_handle+0xc0>)
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	701a      	strb	r2, [r3, #0]
			break;
 8000ed6:	e007      	b.n	8000ee8 <button_handle+0xac>

		// khi button 4 duoc nhan
		case 14:
			run_case = RUN_WITH_TC;
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <button_handle+0xc0>)
 8000eda:	2204      	movs	r2, #4
 8000edc:	701a      	strb	r2, [r3, #0]
			break;
 8000ede:	e003      	b.n	8000ee8 <button_handle+0xac>

		case 15:
			run_case = STOP;
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <button_handle+0xc0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
			break;
 8000ee6:	bf00      	nop
	}
}
 8000ee8:	bf00      	nop
 8000eea:	bd98      	pop	{r3, r4, r7, pc}
 8000eec:	40010c00 	.word	0x40010c00
 8000ef0:	40010800 	.word	0x40010800
 8000ef4:	40011000 	.word	0x40011000
 8000ef8:	2000022c 	.word	0x2000022c
 8000efc:	200001fc 	.word	0x200001fc

08000f00 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a28      	ldr	r2, [pc, #160]	; (8000fb0 <HAL_UART_RxCpltCallback+0xb0>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d149      	bne.n	8000fa6 <HAL_UART_RxCpltCallback+0xa6>
	{
		if(rx_data[0] == '#' && rx_data[1] == '\n')
 8000f12:	4b28      	ldr	r3, [pc, #160]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b23      	cmp	r3, #35	; 0x23
 8000f18:	d10f      	bne.n	8000f3a <HAL_UART_RxCpltCallback+0x3a>
 8000f1a:	4b26      	ldr	r3, [pc, #152]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f1c:	785b      	ldrb	r3, [r3, #1]
 8000f1e:	2b0a      	cmp	r3, #10
 8000f20:	d10b      	bne.n	8000f3a <HAL_UART_RxCpltCallback+0x3a>
		{
			robot_setRGB(0, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff fd64 	bl	80009f4 <robot_setRGB>
			resetBuffer();
 8000f2c:	f7ff fdc0 	bl	8000ab0 <resetBuffer>
			HAL_UART_Receive_IT(huart, rx_data, 2);
 8000f30:	2202      	movs	r2, #2
 8000f32:	4920      	ldr	r1, [pc, #128]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f003 ffba 	bl	8004eae <HAL_UART_Receive_IT>
		}
		if(rx_data[0] == '@' && rx_data[1] == '\n')
 8000f3a:	4b1e      	ldr	r3, [pc, #120]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b40      	cmp	r3, #64	; 0x40
 8000f40:	d10f      	bne.n	8000f62 <HAL_UART_RxCpltCallback+0x62>
 8000f42:	4b1c      	ldr	r3, [pc, #112]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f44:	785b      	ldrb	r3, [r3, #1]
 8000f46:	2b0a      	cmp	r3, #10
 8000f48:	d10b      	bne.n	8000f62 <HAL_UART_RxCpltCallback+0x62>
		{
			robot_setRGB(1, 0, 1);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f7ff fd50 	bl	80009f4 <robot_setRGB>
			prepareToSend();
 8000f54:	f7ff fdd6 	bl	8000b04 <prepareToSend>
			HAL_UART_Receive_IT(huart, rx_data, 2);
 8000f58:	2202      	movs	r2, #2
 8000f5a:	4916      	ldr	r1, [pc, #88]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f003 ffa6 	bl	8004eae <HAL_UART_Receive_IT>
		}
		if(rx_data[0] == '$' && rx_data[1] == '\n')
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b24      	cmp	r3, #36	; 0x24
 8000f68:	d113      	bne.n	8000f92 <HAL_UART_RxCpltCallback+0x92>
 8000f6a:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f6c:	785b      	ldrb	r3, [r3, #1]
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d10f      	bne.n	8000f92 <HAL_UART_RxCpltCallback+0x92>
		{
			HAL_UART_AbortReceive_IT(huart);
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f003 ffc0 	bl	8004ef8 <HAL_UART_AbortReceive_IT>
			robot_setRGB(0, 1, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f7ff fd39 	bl	80009f4 <robot_setRGB>
			HAL_UART_Receive_IT(huart, data, 10);
 8000f82:	220a      	movs	r2, #10
 8000f84:	490c      	ldr	r1, [pc, #48]	; (8000fb8 <HAL_UART_RxCpltCallback+0xb8>)
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f003 ff91 	bl	8004eae <HAL_UART_Receive_IT>
			readyToAssign = 1;
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <HAL_UART_RxCpltCallback+0xbc>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
		}
		if(rx_data[0] == '%' && rx_data[1] == '\n')
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b25      	cmp	r3, #37	; 0x25
 8000f98:	d105      	bne.n	8000fa6 <HAL_UART_RxCpltCallback+0xa6>
 8000f9a:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <HAL_UART_RxCpltCallback+0xb4>)
 8000f9c:	785b      	ldrb	r3, [r3, #1]
 8000f9e:	2b0a      	cmp	r3, #10
 8000fa0:	d101      	bne.n	8000fa6 <HAL_UART_RxCpltCallback+0xa6>
		{
			robot_writeFlash();
 8000fa2:	f7ff fe71 	bl	8000c88 <robot_writeFlash>
		}
	}
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40013800 	.word	0x40013800
 8000fb4:	2000023c 	.word	0x2000023c
 8000fb8:	20000240 	.word	0x20000240
 8000fbc:	2000024a 	.word	0x2000024a

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc6:	f000 fef7 	bl	8001db8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fca:	f000 f92b 	bl	8001224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fce:	f000 fb4d 	bl	800166c <MX_GPIO_Init>
  MX_DMA_Init();
 8000fd2:	f000 fb2d 	bl	8001630 <MX_DMA_Init>
  MX_TIM2_Init();
 8000fd6:	f000 f9eb 	bl	80013b0 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000fda:	f000 f97f 	bl	80012dc <MX_ADC1_Init>
  MX_TIM4_Init();
 8000fde:	f000 faaf 	bl	8001540 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000fe2:	f000 fa5f 	bl	80014a4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000fe6:	f000 faf9 	bl	80015dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  robot_init();
 8000fea:	f7ff feb1 	bl	8000d50 <robot_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	switch(run_case)
 8000fee:	4b7f      	ldr	r3, [pc, #508]	; (80011ec <main+0x22c>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	d8fb      	bhi.n	8000fee <main+0x2e>
 8000ff6:	a201      	add	r2, pc, #4	; (adr r2, 8000ffc <main+0x3c>)
 8000ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ffc:	080011ab 	.word	0x080011ab
 8001000:	08001011 	.word	0x08001011
 8001004:	080010d3 	.word	0x080010d3
 8001008:	08001181 	.word	0x08001181
 800100c:	080011a3 	.word	0x080011a3
	{
		case LEARN_AUTO:
			robot_setBuzzer(500, 3);
 8001010:	2103      	movs	r1, #3
 8001012:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001016:	f7ff fd2b 	bl	8000a70 <robot_setBuzzer>
			for(uint32_t i = 0; i < 500000; i++)
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	e04c      	b.n	80010ba <main+0xfa>
			{
				robot_setSpeed(200, -200);
 8001020:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8001024:	20c8      	movs	r0, #200	; 0xc8
 8001026:	f7ff fb8b 	bl	8000740 <robot_setSpeed>
				for(uint8_t j = 0; j < 3; j++)
 800102a:	2300      	movs	r3, #0
 800102c:	72fb      	strb	r3, [r7, #11]
 800102e:	e03e      	b.n	80010ae <main+0xee>
				{
					if(sensor_value[j] > maxOfMin[j])
 8001030:	7afb      	ldrb	r3, [r7, #11]
 8001032:	4a6f      	ldr	r2, [pc, #444]	; (80011f0 <main+0x230>)
 8001034:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001038:	7afb      	ldrb	r3, [r7, #11]
 800103a:	496e      	ldr	r1, [pc, #440]	; (80011f4 <main+0x234>)
 800103c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001040:	429a      	cmp	r2, r3
 8001042:	d907      	bls.n	8001054 <main+0x94>
					{
						maxOfMin[j] = sensor_value[j];
 8001044:	7afa      	ldrb	r2, [r7, #11]
 8001046:	7afb      	ldrb	r3, [r7, #11]
 8001048:	4969      	ldr	r1, [pc, #420]	; (80011f0 <main+0x230>)
 800104a:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800104e:	4a69      	ldr	r2, [pc, #420]	; (80011f4 <main+0x234>)
 8001050:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					if(sensor_value[j] < minOfMax[j])
 8001054:	7afb      	ldrb	r3, [r7, #11]
 8001056:	4a66      	ldr	r2, [pc, #408]	; (80011f0 <main+0x230>)
 8001058:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800105c:	7afb      	ldrb	r3, [r7, #11]
 800105e:	4966      	ldr	r1, [pc, #408]	; (80011f8 <main+0x238>)
 8001060:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <main+0xb8>
					{
						minOfMax[j] = sensor_value[j];
 8001068:	7afa      	ldrb	r2, [r7, #11]
 800106a:	7afb      	ldrb	r3, [r7, #11]
 800106c:	4960      	ldr	r1, [pc, #384]	; (80011f0 <main+0x230>)
 800106e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001072:	4a61      	ldr	r2, [pc, #388]	; (80011f8 <main+0x238>)
 8001074:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					v_compare[j] = ((minOfMax[j] + maxOfMin[j]) / 2) + calib_weight[j];
 8001078:	7afb      	ldrb	r3, [r7, #11]
 800107a:	4a5f      	ldr	r2, [pc, #380]	; (80011f8 <main+0x238>)
 800107c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001080:	4619      	mov	r1, r3
 8001082:	7afb      	ldrb	r3, [r7, #11]
 8001084:	4a5b      	ldr	r2, [pc, #364]	; (80011f4 <main+0x234>)
 8001086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800108a:	440b      	add	r3, r1
 800108c:	0fda      	lsrs	r2, r3, #31
 800108e:	4413      	add	r3, r2
 8001090:	105b      	asrs	r3, r3, #1
 8001092:	b299      	uxth	r1, r3
 8001094:	7afb      	ldrb	r3, [r7, #11]
 8001096:	4a59      	ldr	r2, [pc, #356]	; (80011fc <main+0x23c>)
 8001098:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800109c:	7afb      	ldrb	r3, [r7, #11]
 800109e:	440a      	add	r2, r1
 80010a0:	b291      	uxth	r1, r2
 80010a2:	4a57      	ldr	r2, [pc, #348]	; (8001200 <main+0x240>)
 80010a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(uint8_t j = 0; j < 3; j++)
 80010a8:	7afb      	ldrb	r3, [r7, #11]
 80010aa:	3301      	adds	r3, #1
 80010ac:	72fb      	strb	r3, [r7, #11]
 80010ae:	7afb      	ldrb	r3, [r7, #11]
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d9bd      	bls.n	8001030 <main+0x70>
			for(uint32_t i = 0; i < 500000; i++)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3301      	adds	r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4a51      	ldr	r2, [pc, #324]	; (8001204 <main+0x244>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d9ae      	bls.n	8001020 <main+0x60>
				}
			}
			robot_setSpeed(0, 0);
 80010c2:	2100      	movs	r1, #0
 80010c4:	2000      	movs	r0, #0
 80010c6:	f7ff fb3b 	bl	8000740 <robot_setSpeed>
			run_case = STOP;
 80010ca:	4b48      	ldr	r3, [pc, #288]	; (80011ec <main+0x22c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
			break;
 80010d0:	e08b      	b.n	80011ea <main+0x22a>
		case LEARN_MANUAL:
			robot_setBuzzer(200, 3);
 80010d2:	2103      	movs	r1, #3
 80010d4:	20c8      	movs	r0, #200	; 0xc8
 80010d6:	f7ff fccb 	bl	8000a70 <robot_setBuzzer>
			for(uint32_t i = 0; i < 500000; i++)
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	e047      	b.n	8001170 <main+0x1b0>
			{
				for(uint8_t j = 0; j < 3; j++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	70fb      	strb	r3, [r7, #3]
 80010e4:	e03e      	b.n	8001164 <main+0x1a4>
				{
					if(sensor_value[j] > maxOfMin[j])
 80010e6:	78fb      	ldrb	r3, [r7, #3]
 80010e8:	4a41      	ldr	r2, [pc, #260]	; (80011f0 <main+0x230>)
 80010ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80010ee:	78fb      	ldrb	r3, [r7, #3]
 80010f0:	4940      	ldr	r1, [pc, #256]	; (80011f4 <main+0x234>)
 80010f2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d907      	bls.n	800110a <main+0x14a>
					{
						maxOfMin[j] = sensor_value[j];
 80010fa:	78fa      	ldrb	r2, [r7, #3]
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	493c      	ldr	r1, [pc, #240]	; (80011f0 <main+0x230>)
 8001100:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001104:	4a3b      	ldr	r2, [pc, #236]	; (80011f4 <main+0x234>)
 8001106:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					if(sensor_value[j] < minOfMax[j])
 800110a:	78fb      	ldrb	r3, [r7, #3]
 800110c:	4a38      	ldr	r2, [pc, #224]	; (80011f0 <main+0x230>)
 800110e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001112:	78fb      	ldrb	r3, [r7, #3]
 8001114:	4938      	ldr	r1, [pc, #224]	; (80011f8 <main+0x238>)
 8001116:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800111a:	429a      	cmp	r2, r3
 800111c:	d207      	bcs.n	800112e <main+0x16e>
					{
						minOfMax[j] = sensor_value[j];
 800111e:	78fa      	ldrb	r2, [r7, #3]
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	4933      	ldr	r1, [pc, #204]	; (80011f0 <main+0x230>)
 8001124:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001128:	4a33      	ldr	r2, [pc, #204]	; (80011f8 <main+0x238>)
 800112a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					}
					v_compare[j] = ((minOfMax[j] + maxOfMin[j]) / 2) + calib_weight[j];
 800112e:	78fb      	ldrb	r3, [r7, #3]
 8001130:	4a31      	ldr	r2, [pc, #196]	; (80011f8 <main+0x238>)
 8001132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001136:	4619      	mov	r1, r3
 8001138:	78fb      	ldrb	r3, [r7, #3]
 800113a:	4a2e      	ldr	r2, [pc, #184]	; (80011f4 <main+0x234>)
 800113c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001140:	440b      	add	r3, r1
 8001142:	0fda      	lsrs	r2, r3, #31
 8001144:	4413      	add	r3, r2
 8001146:	105b      	asrs	r3, r3, #1
 8001148:	b299      	uxth	r1, r3
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	4a2b      	ldr	r2, [pc, #172]	; (80011fc <main+0x23c>)
 800114e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001152:	78fb      	ldrb	r3, [r7, #3]
 8001154:	440a      	add	r2, r1
 8001156:	b291      	uxth	r1, r2
 8001158:	4a29      	ldr	r2, [pc, #164]	; (8001200 <main+0x240>)
 800115a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(uint8_t j = 0; j < 3; j++)
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	3301      	adds	r3, #1
 8001162:	70fb      	strb	r3, [r7, #3]
 8001164:	78fb      	ldrb	r3, [r7, #3]
 8001166:	2b02      	cmp	r3, #2
 8001168:	d9bd      	bls.n	80010e6 <main+0x126>
			for(uint32_t i = 0; i < 500000; i++)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3301      	adds	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a24      	ldr	r2, [pc, #144]	; (8001204 <main+0x244>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d9b3      	bls.n	80010e0 <main+0x120>
				}
			}
			run_case = STOP;
 8001178:	4b1c      	ldr	r3, [pc, #112]	; (80011ec <main+0x22c>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
			break;
 800117e:	e034      	b.n	80011ea <main+0x22a>
		case RUN_NO_TC:
			if((sensor_mask & 0x0f) == 0x02)
 8001180:	4b21      	ldr	r3, [pc, #132]	; (8001208 <main+0x248>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	f003 030f 	and.w	r3, r3, #15
 8001188:	2b02      	cmp	r3, #2
 800118a:	d106      	bne.n	800119a <main+0x1da>
			{
				robot_beepLong(1000);
 800118c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001190:	f7ff fc54 	bl	8000a3c <robot_beepLong>
				pid_enable = 1;
 8001194:	4b1d      	ldr	r3, [pc, #116]	; (800120c <main+0x24c>)
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
			}
			run_case = STOP;
 800119a:	4b14      	ldr	r3, [pc, #80]	; (80011ec <main+0x22c>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
			break;
 80011a0:	e023      	b.n	80011ea <main+0x22a>
		case RUN_WITH_TC:
			run_with_sensor = 1;
 80011a2:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <main+0x250>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
			break;
 80011a8:	e01f      	b.n	80011ea <main+0x22a>

		case STOP:
		  	if(readyToAssign)
 80011aa:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <main+0x254>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d019      	beq.n	80011e6 <main+0x226>
		  	{
		  		HAL_UART_Receive_IT(&huart1, data, 10);
 80011b2:	220a      	movs	r2, #10
 80011b4:	4918      	ldr	r1, [pc, #96]	; (8001218 <main+0x258>)
 80011b6:	4819      	ldr	r0, [pc, #100]	; (800121c <main+0x25c>)
 80011b8:	f003 fe79 	bl	8004eae <HAL_UART_Receive_IT>
		  		HAL_Delay(200);
 80011bc:	20c8      	movs	r0, #200	; 0xc8
 80011be:	f000 fe2d 	bl	8001e1c <HAL_Delay>
		  		assignData();
 80011c2:	f7ff fcf7 	bl	8000bb4 <assignData>
		  		HAL_UART_AbortReceive_IT(&huart1);
 80011c6:	4815      	ldr	r0, [pc, #84]	; (800121c <main+0x25c>)
 80011c8:	f003 fe96 	bl	8004ef8 <HAL_UART_AbortReceive_IT>
		  		readyToAssign = 0;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <main+0x254>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	701a      	strb	r2, [r3, #0]
			  	HAL_UART_Receive_IT(&huart1, rx_data, 2);
 80011d2:	2202      	movs	r2, #2
 80011d4:	4912      	ldr	r1, [pc, #72]	; (8001220 <main+0x260>)
 80011d6:	4811      	ldr	r0, [pc, #68]	; (800121c <main+0x25c>)
 80011d8:	f003 fe69 	bl	8004eae <HAL_UART_Receive_IT>
				robot_setRGB(1, 0, 1);
 80011dc:	2201      	movs	r2, #1
 80011de:	2100      	movs	r1, #0
 80011e0:	2001      	movs	r0, #1
 80011e2:	f7ff fc07 	bl	80009f4 <robot_setRGB>
		  	}
		  	break;
 80011e6:	bf00      	nop
 80011e8:	e701      	b.n	8000fee <main+0x2e>
	switch(run_case)
 80011ea:	e700      	b.n	8000fee <main+0x2e>
 80011ec:	200001fc 	.word	0x200001fc
 80011f0:	20000208 	.word	0x20000208
 80011f4:	2000000c 	.word	0x2000000c
 80011f8:	20000004 	.word	0x20000004
 80011fc:	20000014 	.word	0x20000014
 8001200:	20000210 	.word	0x20000210
 8001204:	0007a11f 	.word	0x0007a11f
 8001208:	20000204 	.word	0x20000204
 800120c:	20000216 	.word	0x20000216
 8001210:	20000217 	.word	0x20000217
 8001214:	2000024a 	.word	0x2000024a
 8001218:	20000240 	.word	0x20000240
 800121c:	200001a8 	.word	0x200001a8
 8001220:	2000023c 	.word	0x2000023c

08001224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b094      	sub	sp, #80	; 0x50
 8001228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800122e:	2228      	movs	r2, #40	; 0x28
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f004 fc9e 	bl	8005b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001254:	2301      	movs	r3, #1
 8001256:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001258:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800125c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001262:	2301      	movs	r3, #1
 8001264:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001266:	2302      	movs	r3, #2
 8001268:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800126a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800126e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001270:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001274:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001276:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800127a:	4618      	mov	r0, r3
 800127c:	f002 f8f4 	bl	8003468 <HAL_RCC_OscConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001286:	f000 fb05 	bl	8001894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800128a:	230f      	movs	r3, #15
 800128c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001296:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800129a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800129c:	2300      	movs	r3, #0
 800129e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	2102      	movs	r1, #2
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 fb60 	bl	800396c <HAL_RCC_ClockConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012b2:	f000 faef 	bl	8001894 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012b6:	2302      	movs	r3, #2
 80012b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80012ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012be:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	4618      	mov	r0, r3
 80012c4:	f002 fd10 	bl	8003ce8 <HAL_RCCEx_PeriphCLKConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012ce:	f000 fae1 	bl	8001894 <Error_Handler>
  }
}
 80012d2:	bf00      	nop
 80012d4:	3750      	adds	r7, #80	; 0x50
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012ec:	4b2e      	ldr	r3, [pc, #184]	; (80013a8 <MX_ADC1_Init+0xcc>)
 80012ee:	4a2f      	ldr	r2, [pc, #188]	; (80013ac <MX_ADC1_Init+0xd0>)
 80012f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012f2:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <MX_ADC1_Init+0xcc>)
 80012f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <MX_ADC1_Init+0xcc>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001300:	4b29      	ldr	r3, [pc, #164]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001302:	2200      	movs	r2, #0
 8001304:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001306:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001308:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800130c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800130e:	4b26      	ldr	r3, [pc, #152]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001310:	2200      	movs	r2, #0
 8001312:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001314:	4b24      	ldr	r3, [pc, #144]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001316:	2204      	movs	r2, #4
 8001318:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800131a:	4823      	ldr	r0, [pc, #140]	; (80013a8 <MX_ADC1_Init+0xcc>)
 800131c:	f000 fda2 	bl	8001e64 <HAL_ADC_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001326:	f000 fab5 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800132a:	2306      	movs	r3, #6
 800132c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800132e:	2301      	movs	r3, #1
 8001330:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001332:	2307      	movs	r3, #7
 8001334:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4619      	mov	r1, r3
 800133a:	481b      	ldr	r0, [pc, #108]	; (80013a8 <MX_ADC1_Init+0xcc>)
 800133c:	f000 ff64 	bl	8002208 <HAL_ADC_ConfigChannel>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001346:	f000 faa5 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800134a:	2305      	movs	r3, #5
 800134c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800134e:	2302      	movs	r3, #2
 8001350:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	4619      	mov	r1, r3
 8001356:	4814      	ldr	r0, [pc, #80]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001358:	f000 ff56 	bl	8002208 <HAL_ADC_ConfigChannel>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001362:	f000 fa97 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001366:	2304      	movs	r3, #4
 8001368:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800136a:	2303      	movs	r3, #3
 800136c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	4619      	mov	r1, r3
 8001372:	480d      	ldr	r0, [pc, #52]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001374:	f000 ff48 	bl	8002208 <HAL_ADC_ConfigChannel>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800137e:	f000 fa89 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001382:	2309      	movs	r3, #9
 8001384:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001386:	2304      	movs	r3, #4
 8001388:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	4619      	mov	r1, r3
 800138e:	4806      	ldr	r0, [pc, #24]	; (80013a8 <MX_ADC1_Init+0xcc>)
 8001390:	f000 ff3a 	bl	8002208 <HAL_ADC_ConfigChannel>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800139a:	f000 fa7b 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000005c 	.word	0x2000005c
 80013ac:	40012400 	.word	0x40012400

080013b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b6:	f107 0320 	add.w	r3, r7, #32
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	611a      	str	r2, [r3, #16]
 80013ce:	615a      	str	r2, [r3, #20]
 80013d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d2:	4b33      	ldr	r3, [pc, #204]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80013da:	4b31      	ldr	r3, [pc, #196]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013dc:	2247      	movs	r2, #71	; 0x47
 80013de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e0:	4b2f      	ldr	r3, [pc, #188]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80013e6:	4b2e      	ldr	r3, [pc, #184]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ee:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f4:	4b2a      	ldr	r3, [pc, #168]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013fa:	4829      	ldr	r0, [pc, #164]	; (80014a0 <MX_TIM2_Init+0xf0>)
 80013fc:	f002 fdcc 	bl	8003f98 <HAL_TIM_PWM_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001406:	f000 fa45 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001412:	f107 0320 	add.w	r3, r7, #32
 8001416:	4619      	mov	r1, r3
 8001418:	4821      	ldr	r0, [pc, #132]	; (80014a0 <MX_TIM2_Init+0xf0>)
 800141a:	f003 fbfd 	bl	8004c18 <HAL_TIMEx_MasterConfigSynchronization>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001424:	f000 fa36 	bl	8001894 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001428:	2360      	movs	r3, #96	; 0x60
 800142a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	2200      	movs	r2, #0
 800143c:	4619      	mov	r1, r3
 800143e:	4818      	ldr	r0, [pc, #96]	; (80014a0 <MX_TIM2_Init+0xf0>)
 8001440:	f002 ff8c 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800144a:	f000 fa23 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2204      	movs	r2, #4
 8001452:	4619      	mov	r1, r3
 8001454:	4812      	ldr	r0, [pc, #72]	; (80014a0 <MX_TIM2_Init+0xf0>)
 8001456:	f002 ff81 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001460:	f000 fa18 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	2208      	movs	r2, #8
 8001468:	4619      	mov	r1, r3
 800146a:	480d      	ldr	r0, [pc, #52]	; (80014a0 <MX_TIM2_Init+0xf0>)
 800146c:	f002 ff76 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001476:	f000 fa0d 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	220c      	movs	r2, #12
 800147e:	4619      	mov	r1, r3
 8001480:	4807      	ldr	r0, [pc, #28]	; (80014a0 <MX_TIM2_Init+0xf0>)
 8001482:	f002 ff6b 	bl	800435c <HAL_TIM_PWM_ConfigChannel>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 800148c:	f000 fa02 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001490:	4803      	ldr	r0, [pc, #12]	; (80014a0 <MX_TIM2_Init+0xf0>)
 8001492:	f000 fb15 	bl	8001ac0 <HAL_TIM_MspPostInit>

}
 8001496:	bf00      	nop
 8001498:	3728      	adds	r7, #40	; 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000d0 	.word	0x200000d0

080014a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014aa:	f107 0308 	add.w	r3, r7, #8
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014c0:	4b1d      	ldr	r3, [pc, #116]	; (8001538 <MX_TIM3_Init+0x94>)
 80014c2:	4a1e      	ldr	r2, [pc, #120]	; (800153c <MX_TIM3_Init+0x98>)
 80014c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <MX_TIM3_Init+0x94>)
 80014c8:	2247      	movs	r2, #71	; 0x47
 80014ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_TIM3_Init+0x94>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <MX_TIM3_Init+0x94>)
 80014d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_TIM3_Init+0x94>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e0:	4b15      	ldr	r3, [pc, #84]	; (8001538 <MX_TIM3_Init+0x94>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014e6:	4814      	ldr	r0, [pc, #80]	; (8001538 <MX_TIM3_Init+0x94>)
 80014e8:	f002 fcb4 	bl	8003e54 <HAL_TIM_Base_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80014f2:	f000 f9cf 	bl	8001894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014fc:	f107 0308 	add.w	r3, r7, #8
 8001500:	4619      	mov	r1, r3
 8001502:	480d      	ldr	r0, [pc, #52]	; (8001538 <MX_TIM3_Init+0x94>)
 8001504:	f002 ffec 	bl	80044e0 <HAL_TIM_ConfigClockSource>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800150e:	f000 f9c1 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800151a:	463b      	mov	r3, r7
 800151c:	4619      	mov	r1, r3
 800151e:	4806      	ldr	r0, [pc, #24]	; (8001538 <MX_TIM3_Init+0x94>)
 8001520:	f003 fb7a 	bl	8004c18 <HAL_TIMEx_MasterConfigSynchronization>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800152a:	f000 f9b3 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20000118 	.word	0x20000118
 800153c:	40000400 	.word	0x40000400

08001540 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0308 	add.w	r3, r7, #8
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	463b      	mov	r3, r7
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800155c:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <MX_TIM4_Init+0x94>)
 800155e:	4a1e      	ldr	r2, [pc, #120]	; (80015d8 <MX_TIM4_Init+0x98>)
 8001560:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <MX_TIM4_Init+0x94>)
 8001564:	2247      	movs	r2, #71	; 0x47
 8001566:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <MX_TIM4_Init+0x94>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 800156e:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <MX_TIM4_Init+0x94>)
 8001570:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001574:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001576:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <MX_TIM4_Init+0x94>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <MX_TIM4_Init+0x94>)
 800157e:	2200      	movs	r2, #0
 8001580:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001582:	4814      	ldr	r0, [pc, #80]	; (80015d4 <MX_TIM4_Init+0x94>)
 8001584:	f002 fc66 	bl	8003e54 <HAL_TIM_Base_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800158e:	f000 f981 	bl	8001894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001592:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001596:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001598:	f107 0308 	add.w	r3, r7, #8
 800159c:	4619      	mov	r1, r3
 800159e:	480d      	ldr	r0, [pc, #52]	; (80015d4 <MX_TIM4_Init+0x94>)
 80015a0:	f002 ff9e 	bl	80044e0 <HAL_TIM_ConfigClockSource>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015aa:	f000 f973 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ae:	2300      	movs	r3, #0
 80015b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015b6:	463b      	mov	r3, r7
 80015b8:	4619      	mov	r1, r3
 80015ba:	4806      	ldr	r0, [pc, #24]	; (80015d4 <MX_TIM4_Init+0x94>)
 80015bc:	f003 fb2c 	bl	8004c18 <HAL_TIMEx_MasterConfigSynchronization>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80015c6:	f000 f965 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000160 	.word	0x20000160
 80015d8:	40000800 	.word	0x40000800

080015dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 80015e2:	4a12      	ldr	r2, [pc, #72]	; (800162c <MX_USART1_UART_Init+0x50>)
 80015e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 80015e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001600:	4b09      	ldr	r3, [pc, #36]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 8001602:	220c      	movs	r2, #12
 8001604:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <MX_USART1_UART_Init+0x4c>)
 8001614:	f003 fb70 	bl	8004cf8 <HAL_UART_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800161e:	f000 f939 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200001a8 	.word	0x200001a8
 800162c:	40013800 	.word	0x40013800

08001630 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <MX_DMA_Init+0x38>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	4a0b      	ldr	r2, [pc, #44]	; (8001668 <MX_DMA_Init+0x38>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6153      	str	r3, [r2, #20]
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_DMA_Init+0x38>)
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2100      	movs	r1, #0
 8001652:	200b      	movs	r0, #11
 8001654:	f001 f887 	bl	8002766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001658:	200b      	movs	r0, #11
 800165a:	f001 f8a0 	bl	800279e <HAL_NVIC_EnableIRQ>

}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000

0800166c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	f107 0310 	add.w	r3, r7, #16
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001680:	4b41      	ldr	r3, [pc, #260]	; (8001788 <MX_GPIO_Init+0x11c>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	4a40      	ldr	r2, [pc, #256]	; (8001788 <MX_GPIO_Init+0x11c>)
 8001686:	f043 0310 	orr.w	r3, r3, #16
 800168a:	6193      	str	r3, [r2, #24]
 800168c:	4b3e      	ldr	r3, [pc, #248]	; (8001788 <MX_GPIO_Init+0x11c>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001698:	4b3b      	ldr	r3, [pc, #236]	; (8001788 <MX_GPIO_Init+0x11c>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	4a3a      	ldr	r2, [pc, #232]	; (8001788 <MX_GPIO_Init+0x11c>)
 800169e:	f043 0320 	orr.w	r3, r3, #32
 80016a2:	6193      	str	r3, [r2, #24]
 80016a4:	4b38      	ldr	r3, [pc, #224]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	f003 0320 	and.w	r3, r3, #32
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b35      	ldr	r3, [pc, #212]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a34      	ldr	r2, [pc, #208]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b32      	ldr	r3, [pc, #200]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c8:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a2e      	ldr	r2, [pc, #184]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016ce:	f043 0308 	orr.w	r3, r3, #8
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b2c      	ldr	r3, [pc, #176]	; (8001788 <MX_GPIO_Init+0x11c>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0308 	and.w	r3, r3, #8
 80016dc:	603b      	str	r3, [r7, #0]
 80016de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|B_Pin|G_Pin
 80016e0:	2200      	movs	r2, #0
 80016e2:	f24e 4114 	movw	r1, #58388	; 0xe414
 80016e6:	4829      	ldr	r0, [pc, #164]	; (800178c <MX_GPIO_Init+0x120>)
 80016e8:	f001 fea5 	bl	8003436 <HAL_GPIO_WritePin>
                          |R_Pin|BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016f2:	4827      	ldr	r0, [pc, #156]	; (8001790 <MX_GPIO_Init+0x124>)
 80016f4:	f001 fe9f 	bl	8003436 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT3_Pin */
  GPIO_InitStruct.Pin = BT3_Pin;
 80016f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001702:	2301      	movs	r3, #1
 8001704:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BT3_GPIO_Port, &GPIO_InitStruct);
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	4821      	ldr	r0, [pc, #132]	; (8001794 <MX_GPIO_Init+0x128>)
 800170e:	f001 fcf7 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : BT2_Pin BT4_Pin */
  GPIO_InitStruct.Pin = BT2_Pin|BT4_Pin;
 8001712:	f248 0380 	movw	r3, #32896	; 0x8080
 8001716:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800171c:	2301      	movs	r3, #1
 800171e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	481a      	ldr	r0, [pc, #104]	; (8001790 <MX_GPIO_Init+0x124>)
 8001728:	f001 fcea 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT1_Pin */
  GPIO_InitStruct.Pin = BT1_Pin;
 800172c:	2301      	movs	r3, #1
 800172e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001734:	2301      	movs	r3, #1
 8001736:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BT1_GPIO_Port, &GPIO_InitStruct);
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	4619      	mov	r1, r3
 800173e:	4813      	ldr	r0, [pc, #76]	; (800178c <MX_GPIO_Init+0x120>)
 8001740:	f001 fcde 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin B_Pin G_Pin
                           R_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|B_Pin|G_Pin
 8001744:	f24e 4314 	movw	r3, #58388	; 0xe414
 8001748:	613b      	str	r3, [r7, #16]
                          |R_Pin|BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174a:	2301      	movs	r3, #1
 800174c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	2302      	movs	r3, #2
 8001754:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001756:	f107 0310 	add.w	r3, r7, #16
 800175a:	4619      	mov	r1, r3
 800175c:	480b      	ldr	r0, [pc, #44]	; (800178c <MX_GPIO_Init+0x120>)
 800175e:	f001 fccf 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001762:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001766:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001768:	2301      	movs	r3, #1
 800176a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001770:	2302      	movs	r3, #2
 8001772:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 0310 	add.w	r3, r7, #16
 8001778:	4619      	mov	r1, r3
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <MX_GPIO_Init+0x124>)
 800177c:	f001 fcc0 	bl	8003100 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001780:	bf00      	nop
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40021000 	.word	0x40021000
 800178c:	40010c00 	.word	0x40010c00
 8001790:	40010800 	.word	0x40010800
 8001794:	40011000 	.word	0x40011000

08001798 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a31      	ldr	r2, [pc, #196]	; (800186c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d101      	bne.n	80017ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017aa:	f000 fb1b 	bl	8001de4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM3) {
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a2f      	ldr	r2, [pc, #188]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d124      	bne.n	8001802 <HAL_TIM_PeriodElapsedCallback+0x6a>
	if(pid_enable == 1)
 80017b8:	4b2e      	ldr	r3, [pc, #184]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d119      	bne.n	80017f4 <HAL_TIM_PeriodElapsedCallback+0x5c>
	{
		if(sensor_value[1] > v_compare[1])
 80017c0:	4b2d      	ldr	r3, [pc, #180]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80017c2:	885a      	ldrh	r2, [r3, #2]
 80017c4:	4b2d      	ldr	r3, [pc, #180]	; (800187c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80017c6:	885b      	ldrh	r3, [r3, #2]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d91a      	bls.n	8001802 <HAL_TIM_PeriodElapsedCallback+0x6a>
		{
			if(intial_speed < intialSpeed)
 80017cc:	4b2c      	ldr	r3, [pc, #176]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80017ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d2:	461a      	mov	r2, r3
 80017d4:	4b2b      	ldr	r3, [pc, #172]	; (8001884 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	da08      	bge.n	80017ee <HAL_TIM_PeriodElapsedCallback+0x56>
			{
				intial_speed+=2;
 80017dc:	4b28      	ldr	r3, [pc, #160]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80017de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	3302      	adds	r3, #2
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	4b25      	ldr	r3, [pc, #148]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80017ec:	801a      	strh	r2, [r3, #0]
			}
			robot_PIDCalib();
 80017ee:	f7ff f807 	bl	8000800 <robot_PIDCalib>
 80017f2:	e006      	b.n	8001802 <HAL_TIM_PeriodElapsedCallback+0x6a>
		}
	}
	else
	{
		intial_speed = 0;
 80017f4:	4b22      	ldr	r3, [pc, #136]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	801a      	strh	r2, [r3, #0]
		robot_setSpeed(0, 0);
 80017fa:	2100      	movs	r1, #0
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7fe ff9f 	bl	8000740 <robot_setSpeed>
	}
  }
  if (htim->Instance == TIM4) {
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a20      	ldr	r2, [pc, #128]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d12a      	bne.n	8001862 <HAL_TIM_PeriodElapsedCallback+0xca>
	button_handle();
 800180c:	f7ff fb16 	bl	8000e3c <button_handle>
	sensor_mask = sensor_writeLED();
 8001810:	f7ff f8a8 	bl	8000964 <sensor_writeLED>
 8001814:	4603      	mov	r3, r0
 8001816:	461a      	mov	r2, r3
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800181a:	701a      	strb	r2, [r3, #0]
	if((sensor_mask & 0x0F) == 0x07)
 800181c:	4b1b      	ldr	r3, [pc, #108]	; (800188c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	f003 030f 	and.w	r3, r3, #15
 8001824:	2b07      	cmp	r3, #7
 8001826:	d102      	bne.n	800182e <HAL_TIM_PeriodElapsedCallback+0x96>
	{
		pid_enable = 0;
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800182a:	2200      	movs	r2, #0
 800182c:	701a      	strb	r2, [r3, #0]
	}
	if(run_with_sensor == 1)
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d115      	bne.n	8001862 <HAL_TIM_PeriodElapsedCallback+0xca>
	{
		if(sensor_value[3] > 700)
 8001836:	4b10      	ldr	r3, [pc, #64]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001838:	88db      	ldrh	r3, [r3, #6]
 800183a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800183e:	d905      	bls.n	800184c <HAL_TIM_PeriodElapsedCallback+0xb4>
		{
			robot_setRGB(0, 0, 1);
 8001840:	2201      	movs	r2, #1
 8001842:	2100      	movs	r1, #0
 8001844:	2000      	movs	r0, #0
 8001846:	f7ff f8d5 	bl	80009f4 <robot_setRGB>
			run_with_sensor = 0;
		}
	}
  }
  /* USER CODE END Callback 1 */
}
 800184a:	e00a      	b.n	8001862 <HAL_TIM_PeriodElapsedCallback+0xca>
			robot_setRGB(0, 0, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff f8cf 	bl	80009f4 <robot_setRGB>
			pid_enable = 1;
 8001856:	4b07      	ldr	r3, [pc, #28]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001858:	2201      	movs	r2, #1
 800185a:	701a      	strb	r2, [r3, #0]
			run_with_sensor = 0;
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40012c00 	.word	0x40012c00
 8001870:	40000400 	.word	0x40000400
 8001874:	20000216 	.word	0x20000216
 8001878:	20000208 	.word	0x20000208
 800187c:	20000210 	.word	0x20000210
 8001880:	20000202 	.word	0x20000202
 8001884:	200001f0 	.word	0x200001f0
 8001888:	40000800 	.word	0x40000800
 800188c:	20000204 	.word	0x20000204
 8001890:	20000217 	.word	0x20000217

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
}
 800189a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189c:	e7fe      	b.n	800189c <Error_Handler+0x8>
	...

080018a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018a6:	4b15      	ldr	r3, [pc, #84]	; (80018fc <HAL_MspInit+0x5c>)
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	4a14      	ldr	r2, [pc, #80]	; (80018fc <HAL_MspInit+0x5c>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6193      	str	r3, [r2, #24]
 80018b2:	4b12      	ldr	r3, [pc, #72]	; (80018fc <HAL_MspInit+0x5c>)
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018be:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <HAL_MspInit+0x5c>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a0e      	ldr	r2, [pc, #56]	; (80018fc <HAL_MspInit+0x5c>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c8:	61d3      	str	r3, [r2, #28]
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_MspInit+0x5c>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018d6:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <HAL_MspInit+0x60>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	4a04      	ldr	r2, [pc, #16]	; (8001900 <HAL_MspInit+0x60>)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	40021000 	.word	0x40021000
 8001900:	40010000 	.word	0x40010000

08001904 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0318 	add.w	r3, r7, #24
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a33      	ldr	r2, [pc, #204]	; (80019ec <HAL_ADC_MspInit+0xe8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d15f      	bne.n	80019e4 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001924:	4b32      	ldr	r3, [pc, #200]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	4a31      	ldr	r2, [pc, #196]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 800192a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800192e:	6193      	str	r3, [r2, #24]
 8001930:	4b2f      	ldr	r3, [pc, #188]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193c:	4b2c      	ldr	r3, [pc, #176]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a2b      	ldr	r2, [pc, #172]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 8001942:	f043 0304 	orr.w	r3, r3, #4
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b29      	ldr	r3, [pc, #164]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001954:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a25      	ldr	r2, [pc, #148]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 800195a:	f043 0308 	orr.w	r3, r3, #8
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b23      	ldr	r3, [pc, #140]	; (80019f0 <HAL_ADC_MspInit+0xec>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800196c:	2370      	movs	r3, #112	; 0x70
 800196e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001970:	2303      	movs	r3, #3
 8001972:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	f107 0318 	add.w	r3, r7, #24
 8001978:	4619      	mov	r1, r3
 800197a:	481e      	ldr	r0, [pc, #120]	; (80019f4 <HAL_ADC_MspInit+0xf0>)
 800197c:	f001 fbc0 	bl	8003100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001980:	2302      	movs	r3, #2
 8001982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001984:	2303      	movs	r3, #3
 8001986:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 0318 	add.w	r3, r7, #24
 800198c:	4619      	mov	r1, r3
 800198e:	481a      	ldr	r0, [pc, #104]	; (80019f8 <HAL_ADC_MspInit+0xf4>)
 8001990:	f001 fbb6 	bl	8003100 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001994:	4b19      	ldr	r3, [pc, #100]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 8001996:	4a1a      	ldr	r2, [pc, #104]	; (8001a00 <HAL_ADC_MspInit+0xfc>)
 8001998:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800199a:	4b18      	ldr	r3, [pc, #96]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 800199c:	2200      	movs	r2, #0
 800199e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a0:	4b16      	ldr	r3, [pc, #88]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019a8:	2280      	movs	r2, #128	; 0x80
 80019aa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019ac:	4b13      	ldr	r3, [pc, #76]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019be:	2220      	movs	r2, #32
 80019c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019c8:	480c      	ldr	r0, [pc, #48]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019ca:	f000 fef7 	bl	80027bc <HAL_DMA_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80019d4:	f7ff ff5e 	bl	8001894 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a08      	ldr	r2, [pc, #32]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019dc:	621a      	str	r2, [r3, #32]
 80019de:	4a07      	ldr	r2, [pc, #28]	; (80019fc <HAL_ADC_MspInit+0xf8>)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019e4:	bf00      	nop
 80019e6:	3728      	adds	r7, #40	; 0x28
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40012400 	.word	0x40012400
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010800 	.word	0x40010800
 80019f8:	40010c00 	.word	0x40010c00
 80019fc:	2000008c 	.word	0x2000008c
 8001a00:	40020008 	.word	0x40020008

08001a04 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a14:	d10b      	bne.n	8001a2e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <HAL_TIM_PWM_MspInit+0x34>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <HAL_TIM_PWM_MspInit+0x34>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	61d3      	str	r3, [r2, #28]
 8001a22:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <HAL_TIM_PWM_MspInit+0x34>)
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	40021000 	.word	0x40021000

08001a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a1a      	ldr	r2, [pc, #104]	; (8001ab4 <HAL_TIM_Base_MspInit+0x78>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d114      	bne.n	8001a78 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a4e:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	4a19      	ldr	r2, [pc, #100]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	61d3      	str	r3, [r2, #28]
 8001a5a:	4b17      	ldr	r3, [pc, #92]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	201d      	movs	r0, #29
 8001a6c:	f000 fe7b 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a70:	201d      	movs	r0, #29
 8001a72:	f000 fe94 	bl	800279e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a76:	e018      	b.n	8001aaa <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0f      	ldr	r2, [pc, #60]	; (8001abc <HAL_TIM_Base_MspInit+0x80>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d113      	bne.n	8001aaa <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	4a0c      	ldr	r2, [pc, #48]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	61d3      	str	r3, [r2, #28]
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	201e      	movs	r0, #30
 8001aa0:	f000 fe61 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001aa4:	201e      	movs	r0, #30
 8001aa6:	f000 fe7a 	bl	800279e <HAL_NVIC_EnableIRQ>
}
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40000400 	.word	0x40000400
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40000800 	.word	0x40000800

08001ac0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 0310 	add.w	r3, r7, #16
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ade:	d117      	bne.n	8001b10 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_TIM_MspPostInit+0x58>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	4a0c      	ldr	r2, [pc, #48]	; (8001b18 <HAL_TIM_MspPostInit+0x58>)
 8001ae6:	f043 0304 	orr.w	r3, r3, #4
 8001aea:	6193      	str	r3, [r2, #24]
 8001aec:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <HAL_TIM_MspPostInit+0x58>)
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001af8:	230f      	movs	r3, #15
 8001afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2302      	movs	r3, #2
 8001b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4804      	ldr	r0, [pc, #16]	; (8001b1c <HAL_TIM_MspPostInit+0x5c>)
 8001b0c:	f001 faf8 	bl	8003100 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b10:	bf00      	nop
 8001b12:	3720      	adds	r7, #32
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40010800 	.word	0x40010800

08001b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 0310 	add.w	r3, r7, #16
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a20      	ldr	r2, [pc, #128]	; (8001bbc <HAL_UART_MspInit+0x9c>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d139      	bne.n	8001bb4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b40:	4b1f      	ldr	r3, [pc, #124]	; (8001bc0 <HAL_UART_MspInit+0xa0>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	4a1e      	ldr	r2, [pc, #120]	; (8001bc0 <HAL_UART_MspInit+0xa0>)
 8001b46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b4a:	6193      	str	r3, [r2, #24]
 8001b4c:	4b1c      	ldr	r3, [pc, #112]	; (8001bc0 <HAL_UART_MspInit+0xa0>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b58:	4b19      	ldr	r3, [pc, #100]	; (8001bc0 <HAL_UART_MspInit+0xa0>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a18      	ldr	r2, [pc, #96]	; (8001bc0 <HAL_UART_MspInit+0xa0>)
 8001b5e:	f043 0304 	orr.w	r3, r3, #4
 8001b62:	6193      	str	r3, [r2, #24]
 8001b64:	4b16      	ldr	r3, [pc, #88]	; (8001bc0 <HAL_UART_MspInit+0xa0>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7e:	f107 0310 	add.w	r3, r7, #16
 8001b82:	4619      	mov	r1, r3
 8001b84:	480f      	ldr	r0, [pc, #60]	; (8001bc4 <HAL_UART_MspInit+0xa4>)
 8001b86:	f001 fabb 	bl	8003100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4809      	ldr	r0, [pc, #36]	; (8001bc4 <HAL_UART_MspInit+0xa4>)
 8001ba0:	f001 faae 	bl	8003100 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2025      	movs	r0, #37	; 0x25
 8001baa:	f000 fddc 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bae:	2025      	movs	r0, #37	; 0x25
 8001bb0:	f000 fdf5 	bl	800279e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001bb4:	bf00      	nop
 8001bb6:	3720      	adds	r7, #32
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40013800 	.word	0x40013800
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	40010800 	.word	0x40010800

08001bc8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	; 0x30
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001bde:	4b2e      	ldr	r3, [pc, #184]	; (8001c98 <HAL_InitTick+0xd0>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	4a2d      	ldr	r2, [pc, #180]	; (8001c98 <HAL_InitTick+0xd0>)
 8001be4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001be8:	6193      	str	r3, [r2, #24]
 8001bea:	4b2b      	ldr	r3, [pc, #172]	; (8001c98 <HAL_InitTick+0xd0>)
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bf6:	f107 020c 	add.w	r2, r7, #12
 8001bfa:	f107 0310 	add.w	r3, r7, #16
 8001bfe:	4611      	mov	r1, r2
 8001c00:	4618      	mov	r0, r3
 8001c02:	f002 f823 	bl	8003c4c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c06:	f002 f80d 	bl	8003c24 <HAL_RCC_GetPCLK2Freq>
 8001c0a:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c0e:	4a23      	ldr	r2, [pc, #140]	; (8001c9c <HAL_InitTick+0xd4>)
 8001c10:	fba2 2303 	umull	r2, r3, r2, r3
 8001c14:	0c9b      	lsrs	r3, r3, #18
 8001c16:	3b01      	subs	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c1a:	4b21      	ldr	r3, [pc, #132]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c1c:	4a21      	ldr	r2, [pc, #132]	; (8001ca4 <HAL_InitTick+0xdc>)
 8001c1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c20:	4b1f      	ldr	r3, [pc, #124]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c26:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c28:	4a1d      	ldr	r2, [pc, #116]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c34:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3a:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001c40:	4817      	ldr	r0, [pc, #92]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c42:	f002 f907 	bl	8003e54 <HAL_TIM_Base_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001c4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d11b      	bne.n	8001c8c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001c54:	4812      	ldr	r0, [pc, #72]	; (8001ca0 <HAL_InitTick+0xd8>)
 8001c56:	f002 f94d 	bl	8003ef4 <HAL_TIM_Base_Start_IT>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001c60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d111      	bne.n	8001c8c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001c68:	2019      	movs	r0, #25
 8001c6a:	f000 fd98 	bl	800279e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2b0f      	cmp	r3, #15
 8001c72:	d808      	bhi.n	8001c86 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001c74:	2200      	movs	r2, #0
 8001c76:	6879      	ldr	r1, [r7, #4]
 8001c78:	2019      	movs	r0, #25
 8001c7a:	f000 fd74 	bl	8002766 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ca8 <HAL_InitTick+0xe0>)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e002      	b.n	8001c8c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001c8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3730      	adds	r7, #48	; 0x30
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	431bde83 	.word	0x431bde83
 8001ca0:	2000024c 	.word	0x2000024c
 8001ca4:	40012c00 	.word	0x40012c00
 8001ca8:	20000034 	.word	0x20000034

08001cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <NMI_Handler+0x4>

08001cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <HardFault_Handler+0x4>

08001cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <MemManage_Handler+0x4>

08001cbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc2:	e7fe      	b.n	8001cc2 <BusFault_Handler+0x4>

08001cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc8:	e7fe      	b.n	8001cc8 <UsageFault_Handler+0x4>

08001cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr

08001ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
	...

08001cfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d00:	4802      	ldr	r0, [pc, #8]	; (8001d0c <DMA1_Channel1_IRQHandler+0x10>)
 8001d02:	f000 fec9 	bl	8002a98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000008c 	.word	0x2000008c

08001d10 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d14:	4802      	ldr	r0, [pc, #8]	; (8001d20 <TIM1_UP_IRQHandler+0x10>)
 8001d16:	f002 fa31 	bl	800417c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000024c 	.word	0x2000024c

08001d24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <TIM3_IRQHandler+0x10>)
 8001d2a:	f002 fa27 	bl	800417c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000118 	.word	0x20000118

08001d38 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <TIM4_IRQHandler+0x10>)
 8001d3e:	f002 fa1d 	bl	800417c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000160 	.word	0x20000160

08001d4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <USART1_IRQHandler+0x10>)
 8001d52:	f003 f983 	bl	800505c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200001a8 	.word	0x200001a8

08001d60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d6c:	f7ff fff8 	bl	8001d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d70:	480b      	ldr	r0, [pc, #44]	; (8001da0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d72:	490c      	ldr	r1, [pc, #48]	; (8001da4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d74:	4a0c      	ldr	r2, [pc, #48]	; (8001da8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d78:	e002      	b.n	8001d80 <LoopCopyDataInit>

08001d7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7e:	3304      	adds	r3, #4

08001d80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d84:	d3f9      	bcc.n	8001d7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d86:	4a09      	ldr	r2, [pc, #36]	; (8001dac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d88:	4c09      	ldr	r4, [pc, #36]	; (8001db0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d8c:	e001      	b.n	8001d92 <LoopFillZerobss>

08001d8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d90:	3204      	adds	r2, #4

08001d92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d94:	d3fb      	bcc.n	8001d8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d96:	f003 fef5 	bl	8005b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d9a:	f7ff f911 	bl	8000fc0 <main>
  bx lr
 8001d9e:	4770      	bx	lr
  ldr r0, =_sdata
 8001da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da4:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001da8:	08005c18 	.word	0x08005c18
  ldr r2, =_sbss
 8001dac:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8001db0:	200002b8 	.word	0x200002b8

08001db4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001db4:	e7fe      	b.n	8001db4 <ADC1_2_IRQHandler>
	...

08001db8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dbc:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <HAL_Init+0x28>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a07      	ldr	r2, [pc, #28]	; (8001de0 <HAL_Init+0x28>)
 8001dc2:	f043 0310 	orr.w	r3, r3, #16
 8001dc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc8:	2003      	movs	r0, #3
 8001dca:	f000 fcc1 	bl	8002750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dce:	200f      	movs	r0, #15
 8001dd0:	f7ff fefa 	bl	8001bc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dd4:	f7ff fd64 	bl	80018a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40022000 	.word	0x40022000

08001de4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de8:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_IncTick+0x1c>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_IncTick+0x20>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	4a03      	ldr	r2, [pc, #12]	; (8001e04 <HAL_IncTick+0x20>)
 8001df6:	6013      	str	r3, [r2, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr
 8001e00:	20000038 	.word	0x20000038
 8001e04:	20000294 	.word	0x20000294

08001e08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e0c:	4b02      	ldr	r3, [pc, #8]	; (8001e18 <HAL_GetTick+0x10>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	20000294 	.word	0x20000294

08001e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e24:	f7ff fff0 	bl	8001e08 <HAL_GetTick>
 8001e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e34:	d005      	beq.n	8001e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_Delay+0x44>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e42:	bf00      	nop
 8001e44:	f7ff ffe0 	bl	8001e08 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d8f7      	bhi.n	8001e44 <HAL_Delay+0x28>
  {
  }
}
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000038 	.word	0x20000038

08001e64 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e0be      	b.n	8002004 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d109      	bne.n	8001ea8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff fd2e 	bl	8001904 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 faff 	bl	80024ac <ADC_ConversionStop_Disable>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f040 8099 	bne.w	8001ff2 <HAL_ADC_Init+0x18e>
 8001ec0:	7dfb      	ldrb	r3, [r7, #23]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f040 8095 	bne.w	8001ff2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ecc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ed0:	f023 0302 	bic.w	r3, r3, #2
 8001ed4:	f043 0202 	orr.w	r2, r3, #2
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ee4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	7b1b      	ldrb	r3, [r3, #12]
 8001eea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001eec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001efc:	d003      	beq.n	8001f06 <HAL_ADC_Init+0xa2>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d102      	bne.n	8001f0c <HAL_ADC_Init+0xa8>
 8001f06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f0a:	e000      	b.n	8001f0e <HAL_ADC_Init+0xaa>
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	7d1b      	ldrb	r3, [r3, #20]
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d119      	bne.n	8001f50 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	7b1b      	ldrb	r3, [r3, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d109      	bne.n	8001f38 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	035a      	lsls	r2, r3, #13
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	e00b      	b.n	8001f50 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3c:	f043 0220 	orr.w	r2, r3, #32
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	f043 0201 	orr.w	r2, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	4b28      	ldr	r3, [pc, #160]	; (800200c <HAL_ADC_Init+0x1a8>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	6812      	ldr	r2, [r2, #0]
 8001f72:	68b9      	ldr	r1, [r7, #8]
 8001f74:	430b      	orrs	r3, r1
 8001f76:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f80:	d003      	beq.n	8001f8a <HAL_ADC_Init+0x126>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d104      	bne.n	8001f94 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	051b      	lsls	r3, r3, #20
 8001f92:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	4b18      	ldr	r3, [pc, #96]	; (8002010 <HAL_ADC_Init+0x1ac>)
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d10b      	bne.n	8001fd0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc2:	f023 0303 	bic.w	r3, r3, #3
 8001fc6:	f043 0201 	orr.w	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fce:	e018      	b.n	8002002 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	f023 0312 	bic.w	r3, r3, #18
 8001fd8:	f043 0210 	orr.w	r2, r3, #16
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe4:	f043 0201 	orr.w	r2, r3, #1
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ff0:	e007      	b.n	8002002 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff6:	f043 0210 	orr.w	r2, r3, #16
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002002:	7dfb      	ldrb	r3, [r7, #23]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	ffe1f7fd 	.word	0xffe1f7fd
 8002010:	ff1f0efe 	.word	0xff1f0efe

08002014 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002020:	2300      	movs	r3, #0
 8002022:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a64      	ldr	r2, [pc, #400]	; (80021bc <HAL_ADC_Start_DMA+0x1a8>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d004      	beq.n	8002038 <HAL_ADC_Start_DMA+0x24>
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a63      	ldr	r2, [pc, #396]	; (80021c0 <HAL_ADC_Start_DMA+0x1ac>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d106      	bne.n	8002046 <HAL_ADC_Start_DMA+0x32>
 8002038:	4b60      	ldr	r3, [pc, #384]	; (80021bc <HAL_ADC_Start_DMA+0x1a8>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002040:	2b00      	cmp	r3, #0
 8002042:	f040 80b3 	bne.w	80021ac <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_ADC_Start_DMA+0x40>
 8002050:	2302      	movs	r3, #2
 8002052:	e0ae      	b.n	80021b2 <HAL_ADC_Start_DMA+0x19e>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800205c:	68f8      	ldr	r0, [r7, #12]
 800205e:	f000 f9cb 	bl	80023f8 <ADC_Enable>
 8002062:	4603      	mov	r3, r0
 8002064:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002066:	7dfb      	ldrb	r3, [r7, #23]
 8002068:	2b00      	cmp	r3, #0
 800206a:	f040 809a 	bne.w	80021a2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002072:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002076:	f023 0301 	bic.w	r3, r3, #1
 800207a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a4e      	ldr	r2, [pc, #312]	; (80021c0 <HAL_ADC_Start_DMA+0x1ac>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d105      	bne.n	8002098 <HAL_ADC_Start_DMA+0x84>
 800208c:	4b4b      	ldr	r3, [pc, #300]	; (80021bc <HAL_ADC_Start_DMA+0x1a8>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d115      	bne.n	80020c4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d026      	beq.n	8002100 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020c2:	e01d      	b.n	8002100 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a39      	ldr	r2, [pc, #228]	; (80021bc <HAL_ADC_Start_DMA+0x1a8>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d004      	beq.n	80020e4 <HAL_ADC_Start_DMA+0xd0>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a38      	ldr	r2, [pc, #224]	; (80021c0 <HAL_ADC_Start_DMA+0x1ac>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d10d      	bne.n	8002100 <HAL_ADC_Start_DMA+0xec>
 80020e4:	4b35      	ldr	r3, [pc, #212]	; (80021bc <HAL_ADC_Start_DMA+0x1a8>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d007      	beq.n	8002100 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d006      	beq.n	800211a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002110:	f023 0206 	bic.w	r2, r3, #6
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	62da      	str	r2, [r3, #44]	; 0x2c
 8002118:	e002      	b.n	8002120 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	4a25      	ldr	r2, [pc, #148]	; (80021c4 <HAL_ADC_Start_DMA+0x1b0>)
 800212e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	4a24      	ldr	r2, [pc, #144]	; (80021c8 <HAL_ADC_Start_DMA+0x1b4>)
 8002136:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	4a23      	ldr	r2, [pc, #140]	; (80021cc <HAL_ADC_Start_DMA+0x1b8>)
 800213e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f06f 0202 	mvn.w	r2, #2
 8002148:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002158:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6a18      	ldr	r0, [r3, #32]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	334c      	adds	r3, #76	; 0x4c
 8002164:	4619      	mov	r1, r3
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f000 fb81 	bl	8002870 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002178:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800217c:	d108      	bne.n	8002190 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800218c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800218e:	e00f      	b.n	80021b0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689a      	ldr	r2, [r3, #8]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800219e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80021a0:	e006      	b.n	80021b0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80021aa:	e001      	b.n	80021b0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40012400 	.word	0x40012400
 80021c0:	40012800 	.word	0x40012800
 80021c4:	0800252f 	.word	0x0800252f
 80021c8:	080025ab 	.word	0x080025ab
 80021cc:	080025c7 	.word	0x080025c7

080021d0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr

080021e2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b083      	sub	sp, #12
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
	...

08002208 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002220:	2b01      	cmp	r3, #1
 8002222:	d101      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x20>
 8002224:	2302      	movs	r3, #2
 8002226:	e0dc      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x1da>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b06      	cmp	r3, #6
 8002236:	d81c      	bhi.n	8002272 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	3b05      	subs	r3, #5
 800224a:	221f      	movs	r2, #31
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	4019      	ands	r1, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	3b05      	subs	r3, #5
 8002264:	fa00 f203 	lsl.w	r2, r0, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	430a      	orrs	r2, r1
 800226e:	635a      	str	r2, [r3, #52]	; 0x34
 8002270:	e03c      	b.n	80022ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d81c      	bhi.n	80022b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	3b23      	subs	r3, #35	; 0x23
 800228c:	221f      	movs	r2, #31
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	4019      	ands	r1, r3
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	3b23      	subs	r3, #35	; 0x23
 80022a6:	fa00 f203 	lsl.w	r2, r0, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	631a      	str	r2, [r3, #48]	; 0x30
 80022b2:	e01b      	b.n	80022ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	3b41      	subs	r3, #65	; 0x41
 80022c6:	221f      	movs	r2, #31
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	4019      	ands	r1, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	3b41      	subs	r3, #65	; 0x41
 80022e0:	fa00 f203 	lsl.w	r2, r0, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b09      	cmp	r3, #9
 80022f2:	d91c      	bls.n	800232e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68d9      	ldr	r1, [r3, #12]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	4613      	mov	r3, r2
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	4413      	add	r3, r2
 8002304:	3b1e      	subs	r3, #30
 8002306:	2207      	movs	r2, #7
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	4019      	ands	r1, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	6898      	ldr	r0, [r3, #8]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	4613      	mov	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4413      	add	r3, r2
 800231e:	3b1e      	subs	r3, #30
 8002320:	fa00 f203 	lsl.w	r2, r0, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	60da      	str	r2, [r3, #12]
 800232c:	e019      	b.n	8002362 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6919      	ldr	r1, [r3, #16]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4613      	mov	r3, r2
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	4413      	add	r3, r2
 800233e:	2207      	movs	r2, #7
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	4019      	ands	r1, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6898      	ldr	r0, [r3, #8]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4413      	add	r3, r2
 8002356:	fa00 f203 	lsl.w	r2, r0, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b10      	cmp	r3, #16
 8002368:	d003      	beq.n	8002372 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800236e:	2b11      	cmp	r3, #17
 8002370:	d132      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a1d      	ldr	r2, [pc, #116]	; (80023ec <HAL_ADC_ConfigChannel+0x1e4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d125      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d126      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002398:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b10      	cmp	r3, #16
 80023a0:	d11a      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a13      	ldr	r2, [pc, #76]	; (80023f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	0c9a      	lsrs	r2, r3, #18
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023b8:	e002      	b.n	80023c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	3b01      	subs	r3, #1
 80023be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f9      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x1b2>
 80023c6:	e007      	b.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023cc:	f043 0220 	orr.w	r2, r3, #32
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	40012400 	.word	0x40012400
 80023f0:	20000030 	.word	0x20000030
 80023f4:	431bde83 	.word	0x431bde83

080023f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b01      	cmp	r3, #1
 8002414:	d040      	beq.n	8002498 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 0201 	orr.w	r2, r2, #1
 8002424:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002426:	4b1f      	ldr	r3, [pc, #124]	; (80024a4 <ADC_Enable+0xac>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a1f      	ldr	r2, [pc, #124]	; (80024a8 <ADC_Enable+0xb0>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	0c9b      	lsrs	r3, r3, #18
 8002432:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002434:	e002      	b.n	800243c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	3b01      	subs	r3, #1
 800243a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f9      	bne.n	8002436 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002442:	f7ff fce1 	bl	8001e08 <HAL_GetTick>
 8002446:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002448:	e01f      	b.n	800248a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800244a:	f7ff fcdd 	bl	8001e08 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d918      	bls.n	800248a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d011      	beq.n	800248a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	f043 0210 	orr.w	r2, r3, #16
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	f043 0201 	orr.w	r2, r3, #1
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e007      	b.n	800249a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b01      	cmp	r3, #1
 8002496:	d1d8      	bne.n	800244a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000030 	.word	0x20000030
 80024a8:	431bde83 	.word	0x431bde83

080024ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d12e      	bne.n	8002524 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0201 	bic.w	r2, r2, #1
 80024d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024d6:	f7ff fc97 	bl	8001e08 <HAL_GetTick>
 80024da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024dc:	e01b      	b.n	8002516 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024de:	f7ff fc93 	bl	8001e08 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d914      	bls.n	8002516 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d10d      	bne.n	8002516 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fe:	f043 0210 	orr.w	r2, r3, #16
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250a:	f043 0201 	orr.w	r2, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e007      	b.n	8002526 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b01      	cmp	r3, #1
 8002522:	d0dc      	beq.n	80024de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002540:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002544:	2b00      	cmp	r3, #0
 8002546:	d127      	bne.n	8002598 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800255e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002562:	d115      	bne.n	8002590 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002568:	2b00      	cmp	r3, #0
 800256a:	d111      	bne.n	8002590 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002570:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d105      	bne.n	8002590 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f7ff fe1d 	bl	80021d0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002596:	e004      	b.n	80025a2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	4798      	blx	r3
}
 80025a2:	bf00      	nop
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f7ff fe12 	bl	80021e2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b084      	sub	sp, #16
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e4:	f043 0204 	orr.w	r2, r3, #4
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f7ff fe01 	bl	80021f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800260c:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <__NVIC_SetPriorityGrouping+0x44>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002618:	4013      	ands	r3, r2
 800261a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002624:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800262c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800262e:	4a04      	ldr	r2, [pc, #16]	; (8002640 <__NVIC_SetPriorityGrouping+0x44>)
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	60d3      	str	r3, [r2, #12]
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002648:	4b04      	ldr	r3, [pc, #16]	; (800265c <__NVIC_GetPriorityGrouping+0x18>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	0a1b      	lsrs	r3, r3, #8
 800264e:	f003 0307 	and.w	r3, r3, #7
}
 8002652:	4618      	mov	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000ed00 	.word	0xe000ed00

08002660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	2b00      	cmp	r3, #0
 8002670:	db0b      	blt.n	800268a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	f003 021f 	and.w	r2, r3, #31
 8002678:	4906      	ldr	r1, [pc, #24]	; (8002694 <__NVIC_EnableIRQ+0x34>)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	2001      	movs	r0, #1
 8002682:	fa00 f202 	lsl.w	r2, r0, r2
 8002686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr
 8002694:	e000e100 	.word	0xe000e100

08002698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	6039      	str	r1, [r7, #0]
 80026a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	db0a      	blt.n	80026c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	490c      	ldr	r1, [pc, #48]	; (80026e4 <__NVIC_SetPriority+0x4c>)
 80026b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b6:	0112      	lsls	r2, r2, #4
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	440b      	add	r3, r1
 80026bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026c0:	e00a      	b.n	80026d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4908      	ldr	r1, [pc, #32]	; (80026e8 <__NVIC_SetPriority+0x50>)
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	3b04      	subs	r3, #4
 80026d0:	0112      	lsls	r2, r2, #4
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	440b      	add	r3, r1
 80026d6:	761a      	strb	r2, [r3, #24]
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000e100 	.word	0xe000e100
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b089      	sub	sp, #36	; 0x24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	f1c3 0307 	rsb	r3, r3, #7
 8002706:	2b04      	cmp	r3, #4
 8002708:	bf28      	it	cs
 800270a:	2304      	movcs	r3, #4
 800270c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3304      	adds	r3, #4
 8002712:	2b06      	cmp	r3, #6
 8002714:	d902      	bls.n	800271c <NVIC_EncodePriority+0x30>
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	3b03      	subs	r3, #3
 800271a:	e000      	b.n	800271e <NVIC_EncodePriority+0x32>
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002720:	f04f 32ff 	mov.w	r2, #4294967295
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43da      	mvns	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	401a      	ands	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002734:	f04f 31ff 	mov.w	r1, #4294967295
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	43d9      	mvns	r1, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002744:	4313      	orrs	r3, r2
         );
}
 8002746:	4618      	mov	r0, r3
 8002748:	3724      	adds	r7, #36	; 0x24
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f7ff ff4f 	bl	80025fc <__NVIC_SetPriorityGrouping>
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002766:	b580      	push	{r7, lr}
 8002768:	b086      	sub	sp, #24
 800276a:	af00      	add	r7, sp, #0
 800276c:	4603      	mov	r3, r0
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	607a      	str	r2, [r7, #4]
 8002772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002778:	f7ff ff64 	bl	8002644 <__NVIC_GetPriorityGrouping>
 800277c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	68b9      	ldr	r1, [r7, #8]
 8002782:	6978      	ldr	r0, [r7, #20]
 8002784:	f7ff ffb2 	bl	80026ec <NVIC_EncodePriority>
 8002788:	4602      	mov	r2, r0
 800278a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff81 	bl	8002698 <__NVIC_SetPriority>
}
 8002796:	bf00      	nop
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	4603      	mov	r3, r0
 80027a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff57 	bl	8002660 <__NVIC_EnableIRQ>
}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e043      	b.n	800285a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	4b22      	ldr	r3, [pc, #136]	; (8002864 <HAL_DMA_Init+0xa8>)
 80027da:	4413      	add	r3, r2
 80027dc:	4a22      	ldr	r2, [pc, #136]	; (8002868 <HAL_DMA_Init+0xac>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	091b      	lsrs	r3, r3, #4
 80027e4:	009a      	lsls	r2, r3, #2
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a1f      	ldr	r2, [pc, #124]	; (800286c <HAL_DMA_Init+0xb0>)
 80027ee:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2202      	movs	r2, #2
 80027f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002806:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800280a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002814:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002820:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr
 8002864:	bffdfff8 	.word	0xbffdfff8
 8002868:	cccccccd 	.word	0xcccccccd
 800286c:	40020000 	.word	0x40020000

08002870 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800287e:	2300      	movs	r3, #0
 8002880:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d101      	bne.n	8002890 <HAL_DMA_Start_IT+0x20>
 800288c:	2302      	movs	r3, #2
 800288e:	e04b      	b.n	8002928 <HAL_DMA_Start_IT+0xb8>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d13a      	bne.n	800291a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 0201 	bic.w	r2, r2, #1
 80028c0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	68b9      	ldr	r1, [r7, #8]
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f9eb 	bl	8002ca4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d008      	beq.n	80028e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f042 020e 	orr.w	r2, r2, #14
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	e00f      	b.n	8002908 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f022 0204 	bic.w	r2, r2, #4
 80028f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 020a 	orr.w	r2, r2, #10
 8002906:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f042 0201 	orr.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	e005      	b.n	8002926 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002922:	2302      	movs	r3, #2
 8002924:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002926:	7dfb      	ldrb	r3, [r7, #23]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d008      	beq.n	800295a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2204      	movs	r2, #4
 800294c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e020      	b.n	800299c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 020e 	bic.w	r2, r2, #14
 8002968:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0201 	bic.w	r2, r2, #1
 8002978:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002982:	2101      	movs	r1, #1
 8002984:	fa01 f202 	lsl.w	r2, r1, r2
 8002988:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800299a:	7bfb      	ldrb	r3, [r7, #15]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr
	...

080029a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d005      	beq.n	80029cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2204      	movs	r2, #4
 80029c4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	73fb      	strb	r3, [r7, #15]
 80029ca:	e051      	b.n	8002a70 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 020e 	bic.w	r2, r2, #14
 80029da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a22      	ldr	r2, [pc, #136]	; (8002a7c <HAL_DMA_Abort_IT+0xd4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d029      	beq.n	8002a4a <HAL_DMA_Abort_IT+0xa2>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a21      	ldr	r2, [pc, #132]	; (8002a80 <HAL_DMA_Abort_IT+0xd8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d022      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x9e>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1f      	ldr	r2, [pc, #124]	; (8002a84 <HAL_DMA_Abort_IT+0xdc>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d01a      	beq.n	8002a40 <HAL_DMA_Abort_IT+0x98>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1e      	ldr	r2, [pc, #120]	; (8002a88 <HAL_DMA_Abort_IT+0xe0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d012      	beq.n	8002a3a <HAL_DMA_Abort_IT+0x92>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1c      	ldr	r2, [pc, #112]	; (8002a8c <HAL_DMA_Abort_IT+0xe4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d00a      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x8c>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a1b      	ldr	r2, [pc, #108]	; (8002a90 <HAL_DMA_Abort_IT+0xe8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d102      	bne.n	8002a2e <HAL_DMA_Abort_IT+0x86>
 8002a28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a2c:	e00e      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a32:	e00b      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a38:	e008      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a3e:	e005      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a44:	e002      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a46:	2310      	movs	r3, #16
 8002a48:	e000      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	4a11      	ldr	r2, [pc, #68]	; (8002a94 <HAL_DMA_Abort_IT+0xec>)
 8002a4e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d003      	beq.n	8002a70 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	4798      	blx	r3
    } 
  }
  return status;
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40020008 	.word	0x40020008
 8002a80:	4002001c 	.word	0x4002001c
 8002a84:	40020030 	.word	0x40020030
 8002a88:	40020044 	.word	0x40020044
 8002a8c:	40020058 	.word	0x40020058
 8002a90:	4002006c 	.word	0x4002006c
 8002a94:	40020000 	.word	0x40020000

08002a98 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	2204      	movs	r2, #4
 8002ab6:	409a      	lsls	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4013      	ands	r3, r2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d04f      	beq.n	8002b60 <HAL_DMA_IRQHandler+0xc8>
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	f003 0304 	and.w	r3, r3, #4
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d04a      	beq.n	8002b60 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0320 	and.w	r3, r3, #32
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d107      	bne.n	8002ae8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0204 	bic.w	r2, r2, #4
 8002ae6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a66      	ldr	r2, [pc, #408]	; (8002c88 <HAL_DMA_IRQHandler+0x1f0>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d029      	beq.n	8002b46 <HAL_DMA_IRQHandler+0xae>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a65      	ldr	r2, [pc, #404]	; (8002c8c <HAL_DMA_IRQHandler+0x1f4>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d022      	beq.n	8002b42 <HAL_DMA_IRQHandler+0xaa>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a63      	ldr	r2, [pc, #396]	; (8002c90 <HAL_DMA_IRQHandler+0x1f8>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d01a      	beq.n	8002b3c <HAL_DMA_IRQHandler+0xa4>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a62      	ldr	r2, [pc, #392]	; (8002c94 <HAL_DMA_IRQHandler+0x1fc>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d012      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x9e>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a60      	ldr	r2, [pc, #384]	; (8002c98 <HAL_DMA_IRQHandler+0x200>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d00a      	beq.n	8002b30 <HAL_DMA_IRQHandler+0x98>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a5f      	ldr	r2, [pc, #380]	; (8002c9c <HAL_DMA_IRQHandler+0x204>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d102      	bne.n	8002b2a <HAL_DMA_IRQHandler+0x92>
 8002b24:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b28:	e00e      	b.n	8002b48 <HAL_DMA_IRQHandler+0xb0>
 8002b2a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002b2e:	e00b      	b.n	8002b48 <HAL_DMA_IRQHandler+0xb0>
 8002b30:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002b34:	e008      	b.n	8002b48 <HAL_DMA_IRQHandler+0xb0>
 8002b36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002b3a:	e005      	b.n	8002b48 <HAL_DMA_IRQHandler+0xb0>
 8002b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b40:	e002      	b.n	8002b48 <HAL_DMA_IRQHandler+0xb0>
 8002b42:	2340      	movs	r3, #64	; 0x40
 8002b44:	e000      	b.n	8002b48 <HAL_DMA_IRQHandler+0xb0>
 8002b46:	2304      	movs	r3, #4
 8002b48:	4a55      	ldr	r2, [pc, #340]	; (8002ca0 <HAL_DMA_IRQHandler+0x208>)
 8002b4a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 8094 	beq.w	8002c7e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b5e:	e08e      	b.n	8002c7e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	2202      	movs	r2, #2
 8002b66:	409a      	lsls	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d056      	beq.n	8002c1e <HAL_DMA_IRQHandler+0x186>
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d051      	beq.n	8002c1e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d10b      	bne.n	8002ba0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 020a 	bic.w	r2, r2, #10
 8002b96:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a38      	ldr	r2, [pc, #224]	; (8002c88 <HAL_DMA_IRQHandler+0x1f0>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d029      	beq.n	8002bfe <HAL_DMA_IRQHandler+0x166>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a37      	ldr	r2, [pc, #220]	; (8002c8c <HAL_DMA_IRQHandler+0x1f4>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d022      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x162>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a35      	ldr	r2, [pc, #212]	; (8002c90 <HAL_DMA_IRQHandler+0x1f8>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d01a      	beq.n	8002bf4 <HAL_DMA_IRQHandler+0x15c>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a34      	ldr	r2, [pc, #208]	; (8002c94 <HAL_DMA_IRQHandler+0x1fc>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d012      	beq.n	8002bee <HAL_DMA_IRQHandler+0x156>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a32      	ldr	r2, [pc, #200]	; (8002c98 <HAL_DMA_IRQHandler+0x200>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d00a      	beq.n	8002be8 <HAL_DMA_IRQHandler+0x150>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a31      	ldr	r2, [pc, #196]	; (8002c9c <HAL_DMA_IRQHandler+0x204>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d102      	bne.n	8002be2 <HAL_DMA_IRQHandler+0x14a>
 8002bdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002be0:	e00e      	b.n	8002c00 <HAL_DMA_IRQHandler+0x168>
 8002be2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002be6:	e00b      	b.n	8002c00 <HAL_DMA_IRQHandler+0x168>
 8002be8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bec:	e008      	b.n	8002c00 <HAL_DMA_IRQHandler+0x168>
 8002bee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bf2:	e005      	b.n	8002c00 <HAL_DMA_IRQHandler+0x168>
 8002bf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bf8:	e002      	b.n	8002c00 <HAL_DMA_IRQHandler+0x168>
 8002bfa:	2320      	movs	r3, #32
 8002bfc:	e000      	b.n	8002c00 <HAL_DMA_IRQHandler+0x168>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	4a27      	ldr	r2, [pc, #156]	; (8002ca0 <HAL_DMA_IRQHandler+0x208>)
 8002c02:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d034      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c1c:	e02f      	b.n	8002c7e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	2208      	movs	r2, #8
 8002c24:	409a      	lsls	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d028      	beq.n	8002c80 <HAL_DMA_IRQHandler+0x1e8>
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	f003 0308 	and.w	r3, r3, #8
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d023      	beq.n	8002c80 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 020e 	bic.w	r2, r2, #14
 8002c46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c50:	2101      	movs	r1, #1
 8002c52:	fa01 f202 	lsl.w	r2, r1, r2
 8002c56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d004      	beq.n	8002c80 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
    }
  }
  return;
 8002c7e:	bf00      	nop
 8002c80:	bf00      	nop
}
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40020008 	.word	0x40020008
 8002c8c:	4002001c 	.word	0x4002001c
 8002c90:	40020030 	.word	0x40020030
 8002c94:	40020044 	.word	0x40020044
 8002c98:	40020058 	.word	0x40020058
 8002c9c:	4002006c 	.word	0x4002006c
 8002ca0:	40020000 	.word	0x40020000

08002ca4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cba:	2101      	movs	r1, #1
 8002cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cc0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b10      	cmp	r3, #16
 8002cd0:	d108      	bne.n	8002ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ce2:	e007      	b.n	8002cf4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	60da      	str	r2, [r3, #12]
}
 8002cf4:	bf00      	nop
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
	...

08002d00 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d02:	b087      	sub	sp, #28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002d12:	2300      	movs	r3, #0
 8002d14:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002d16:	2300      	movs	r3, #0
 8002d18:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d1a:	4b2f      	ldr	r3, [pc, #188]	; (8002dd8 <HAL_FLASH_Program+0xd8>)
 8002d1c:	7e1b      	ldrb	r3, [r3, #24]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_FLASH_Program+0x26>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e054      	b.n	8002dd0 <HAL_FLASH_Program+0xd0>
 8002d26:	4b2c      	ldr	r3, [pc, #176]	; (8002dd8 <HAL_FLASH_Program+0xd8>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d30:	f000 f8a8 	bl	8002e84 <FLASH_WaitForLastOperation>
 8002d34:	4603      	mov	r3, r0
 8002d36:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d144      	bne.n	8002dc8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d102      	bne.n	8002d4a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002d44:	2301      	movs	r3, #1
 8002d46:	757b      	strb	r3, [r7, #21]
 8002d48:	e007      	b.n	8002d5a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d102      	bne.n	8002d56 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002d50:	2302      	movs	r3, #2
 8002d52:	757b      	strb	r3, [r7, #21]
 8002d54:	e001      	b.n	8002d5a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002d56:	2304      	movs	r3, #4
 8002d58:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	75bb      	strb	r3, [r7, #22]
 8002d5e:	e02d      	b.n	8002dbc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002d60:	7dbb      	ldrb	r3, [r7, #22]
 8002d62:	005a      	lsls	r2, r3, #1
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	eb02 0c03 	add.w	ip, r2, r3
 8002d6a:	7dbb      	ldrb	r3, [r7, #22]
 8002d6c:	0119      	lsls	r1, r3, #4
 8002d6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d72:	f1c1 0620 	rsb	r6, r1, #32
 8002d76:	f1a1 0020 	sub.w	r0, r1, #32
 8002d7a:	fa22 f401 	lsr.w	r4, r2, r1
 8002d7e:	fa03 f606 	lsl.w	r6, r3, r6
 8002d82:	4334      	orrs	r4, r6
 8002d84:	fa23 f000 	lsr.w	r0, r3, r0
 8002d88:	4304      	orrs	r4, r0
 8002d8a:	fa23 f501 	lsr.w	r5, r3, r1
 8002d8e:	b2a3      	uxth	r3, r4
 8002d90:	4619      	mov	r1, r3
 8002d92:	4660      	mov	r0, ip
 8002d94:	f000 f85a 	bl	8002e4c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d98:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d9c:	f000 f872 	bl	8002e84 <FLASH_WaitForLastOperation>
 8002da0:	4603      	mov	r3, r0
 8002da2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002da4:	4b0d      	ldr	r3, [pc, #52]	; (8002ddc <HAL_FLASH_Program+0xdc>)
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	4a0c      	ldr	r2, [pc, #48]	; (8002ddc <HAL_FLASH_Program+0xdc>)
 8002daa:	f023 0301 	bic.w	r3, r3, #1
 8002dae:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002db0:	7dfb      	ldrb	r3, [r7, #23]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d107      	bne.n	8002dc6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002db6:	7dbb      	ldrb	r3, [r7, #22]
 8002db8:	3301      	adds	r3, #1
 8002dba:	75bb      	strb	r3, [r7, #22]
 8002dbc:	7dba      	ldrb	r2, [r7, #22]
 8002dbe:	7d7b      	ldrb	r3, [r7, #21]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d3cd      	bcc.n	8002d60 <HAL_FLASH_Program+0x60>
 8002dc4:	e000      	b.n	8002dc8 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002dc6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002dc8:	4b03      	ldr	r3, [pc, #12]	; (8002dd8 <HAL_FLASH_Program+0xd8>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	761a      	strb	r2, [r3, #24]

  return status;
 8002dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	371c      	adds	r7, #28
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dd8:	20000298 	.word	0x20000298
 8002ddc:	40022000 	.word	0x40022000

08002de0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002de6:	2300      	movs	r3, #0
 8002de8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <HAL_FLASH_Unlock+0x40>)
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00d      	beq.n	8002e12 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002df6:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <HAL_FLASH_Unlock+0x40>)
 8002df8:	4a0a      	ldr	r2, [pc, #40]	; (8002e24 <HAL_FLASH_Unlock+0x44>)
 8002dfa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002dfc:	4b08      	ldr	r3, [pc, #32]	; (8002e20 <HAL_FLASH_Unlock+0x40>)
 8002dfe:	4a0a      	ldr	r2, [pc, #40]	; (8002e28 <HAL_FLASH_Unlock+0x48>)
 8002e00:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e02:	4b07      	ldr	r3, [pc, #28]	; (8002e20 <HAL_FLASH_Unlock+0x40>)
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002e12:	79fb      	ldrb	r3, [r7, #7]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40022000 	.word	0x40022000
 8002e24:	45670123 	.word	0x45670123
 8002e28:	cdef89ab 	.word	0xcdef89ab

08002e2c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002e30:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <HAL_FLASH_Lock+0x1c>)
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	4a04      	ldr	r2, [pc, #16]	; (8002e48 <HAL_FLASH_Lock+0x1c>)
 8002e36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e3a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40022000 	.word	0x40022000

08002e4c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e58:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <FLASH_Program_HalfWord+0x30>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002e5e:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <FLASH_Program_HalfWord+0x34>)
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	4a07      	ldr	r2, [pc, #28]	; (8002e80 <FLASH_Program_HalfWord+0x34>)
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	887a      	ldrh	r2, [r7, #2]
 8002e6e:	801a      	strh	r2, [r3, #0]
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	20000298 	.word	0x20000298
 8002e80:	40022000 	.word	0x40022000

08002e84 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002e8c:	f7fe ffbc 	bl	8001e08 <HAL_GetTick>
 8002e90:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002e92:	e010      	b.n	8002eb6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9a:	d00c      	beq.n	8002eb6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d007      	beq.n	8002eb2 <FLASH_WaitForLastOperation+0x2e>
 8002ea2:	f7fe ffb1 	bl	8001e08 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d201      	bcs.n	8002eb6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e025      	b.n	8002f02 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002eb6:	4b15      	ldr	r3, [pc, #84]	; (8002f0c <FLASH_WaitForLastOperation+0x88>)
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1e8      	bne.n	8002e94 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002ec2:	4b12      	ldr	r3, [pc, #72]	; (8002f0c <FLASH_WaitForLastOperation+0x88>)
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f003 0320 	and.w	r3, r3, #32
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d002      	beq.n	8002ed4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002ece:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <FLASH_WaitForLastOperation+0x88>)
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <FLASH_WaitForLastOperation+0x88>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	f003 0310 	and.w	r3, r3, #16
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10b      	bne.n	8002ef8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002ee0:	4b0a      	ldr	r3, [pc, #40]	; (8002f0c <FLASH_WaitForLastOperation+0x88>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d105      	bne.n	8002ef8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002eec:	4b07      	ldr	r3, [pc, #28]	; (8002f0c <FLASH_WaitForLastOperation+0x88>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ef8:	f000 f80a 	bl	8002f10 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40022000 	.word	0x40022000

08002f10 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002f1a:	4b23      	ldr	r3, [pc, #140]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	f003 0310 	and.w	r3, r3, #16
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002f26:	4b21      	ldr	r3, [pc, #132]	; (8002fac <FLASH_SetErrorCode+0x9c>)
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f043 0302 	orr.w	r3, r3, #2
 8002f2e:	4a1f      	ldr	r2, [pc, #124]	; (8002fac <FLASH_SetErrorCode+0x9c>)
 8002f30:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f043 0310 	orr.w	r3, r3, #16
 8002f38:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f3a:	4b1b      	ldr	r3, [pc, #108]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	f003 0304 	and.w	r3, r3, #4
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002f46:	4b19      	ldr	r3, [pc, #100]	; (8002fac <FLASH_SetErrorCode+0x9c>)
 8002f48:	69db      	ldr	r3, [r3, #28]
 8002f4a:	f043 0301 	orr.w	r3, r3, #1
 8002f4e:	4a17      	ldr	r2, [pc, #92]	; (8002fac <FLASH_SetErrorCode+0x9c>)
 8002f50:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f043 0304 	orr.w	r3, r3, #4
 8002f58:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002f5a:	4b13      	ldr	r3, [pc, #76]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00b      	beq.n	8002f7e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002f66:	4b11      	ldr	r3, [pc, #68]	; (8002fac <FLASH_SetErrorCode+0x9c>)
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	f043 0304 	orr.w	r3, r3, #4
 8002f6e:	4a0f      	ldr	r2, [pc, #60]	; (8002fac <FLASH_SetErrorCode+0x9c>)
 8002f70:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002f72:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f240 1201 	movw	r2, #257	; 0x101
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d106      	bne.n	8002f96 <FLASH_SetErrorCode+0x86>
 8002f88:	4b07      	ldr	r3, [pc, #28]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f8a:	69db      	ldr	r3, [r3, #28]
 8002f8c:	4a06      	ldr	r2, [pc, #24]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f8e:	f023 0301 	bic.w	r3, r3, #1
 8002f92:	61d3      	str	r3, [r2, #28]
}  
 8002f94:	e002      	b.n	8002f9c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f96:	4a04      	ldr	r2, [pc, #16]	; (8002fa8 <FLASH_SetErrorCode+0x98>)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	60d3      	str	r3, [r2, #12]
}  
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40022000 	.word	0x40022000
 8002fac:	20000298 	.word	0x20000298

08002fb0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002fc2:	4b2f      	ldr	r3, [pc, #188]	; (8003080 <HAL_FLASHEx_Erase+0xd0>)
 8002fc4:	7e1b      	ldrb	r3, [r3, #24]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_FLASHEx_Erase+0x1e>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e053      	b.n	8003076 <HAL_FLASHEx_Erase+0xc6>
 8002fce:	4b2c      	ldr	r3, [pc, #176]	; (8003080 <HAL_FLASHEx_Erase+0xd0>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d116      	bne.n	800300a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002fdc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fe0:	f7ff ff50 	bl	8002e84 <FLASH_WaitForLastOperation>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d141      	bne.n	800306e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002fea:	2001      	movs	r0, #1
 8002fec:	f000 f84c 	bl	8003088 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ff0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ff4:	f7ff ff46 	bl	8002e84 <FLASH_WaitForLastOperation>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002ffc:	4b21      	ldr	r3, [pc, #132]	; (8003084 <HAL_FLASHEx_Erase+0xd4>)
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	4a20      	ldr	r2, [pc, #128]	; (8003084 <HAL_FLASHEx_Erase+0xd4>)
 8003002:	f023 0304 	bic.w	r3, r3, #4
 8003006:	6113      	str	r3, [r2, #16]
 8003008:	e031      	b.n	800306e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800300a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800300e:	f7ff ff39 	bl	8002e84 <FLASH_WaitForLastOperation>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d12a      	bne.n	800306e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	f04f 32ff 	mov.w	r2, #4294967295
 800301e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	e019      	b.n	800305c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003028:	68b8      	ldr	r0, [r7, #8]
 800302a:	f000 f849 	bl	80030c0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800302e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003032:	f7ff ff27 	bl	8002e84 <FLASH_WaitForLastOperation>
 8003036:	4603      	mov	r3, r0
 8003038:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800303a:	4b12      	ldr	r3, [pc, #72]	; (8003084 <HAL_FLASHEx_Erase+0xd4>)
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	4a11      	ldr	r2, [pc, #68]	; (8003084 <HAL_FLASHEx_Erase+0xd4>)
 8003040:	f023 0302 	bic.w	r3, r3, #2
 8003044:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	601a      	str	r2, [r3, #0]
            break;
 8003052:	e00c      	b.n	800306e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800305a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	029a      	lsls	r2, r3, #10
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	4413      	add	r3, r2
 8003068:	68ba      	ldr	r2, [r7, #8]
 800306a:	429a      	cmp	r2, r3
 800306c:	d3dc      	bcc.n	8003028 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800306e:	4b04      	ldr	r3, [pc, #16]	; (8003080 <HAL_FLASHEx_Erase+0xd0>)
 8003070:	2200      	movs	r2, #0
 8003072:	761a      	strb	r2, [r3, #24]

  return status;
 8003074:	7bfb      	ldrb	r3, [r7, #15]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20000298 	.word	0x20000298
 8003084:	40022000 	.word	0x40022000

08003088 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003090:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <FLASH_MassErase+0x30>)
 8003092:	2200      	movs	r2, #0
 8003094:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003096:	4b09      	ldr	r3, [pc, #36]	; (80030bc <FLASH_MassErase+0x34>)
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	4a08      	ldr	r2, [pc, #32]	; (80030bc <FLASH_MassErase+0x34>)
 800309c:	f043 0304 	orr.w	r3, r3, #4
 80030a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80030a2:	4b06      	ldr	r3, [pc, #24]	; (80030bc <FLASH_MassErase+0x34>)
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	4a05      	ldr	r2, [pc, #20]	; (80030bc <FLASH_MassErase+0x34>)
 80030a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ac:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bc80      	pop	{r7}
 80030b6:	4770      	bx	lr
 80030b8:	20000298 	.word	0x20000298
 80030bc:	40022000 	.word	0x40022000

080030c0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80030c8:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <FLASH_PageErase+0x38>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80030ce:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <FLASH_PageErase+0x3c>)
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <FLASH_PageErase+0x3c>)
 80030d4:	f043 0302 	orr.w	r3, r3, #2
 80030d8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80030da:	4a08      	ldr	r2, [pc, #32]	; (80030fc <FLASH_PageErase+0x3c>)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80030e0:	4b06      	ldr	r3, [pc, #24]	; (80030fc <FLASH_PageErase+0x3c>)
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	4a05      	ldr	r2, [pc, #20]	; (80030fc <FLASH_PageErase+0x3c>)
 80030e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	20000298 	.word	0x20000298
 80030fc:	40022000 	.word	0x40022000

08003100 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003100:	b480      	push	{r7}
 8003102:	b08b      	sub	sp, #44	; 0x2c
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800310a:	2300      	movs	r3, #0
 800310c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800310e:	2300      	movs	r3, #0
 8003110:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003112:	e169      	b.n	80033e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003114:	2201      	movs	r2, #1
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	69fa      	ldr	r2, [r7, #28]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	429a      	cmp	r2, r3
 800312e:	f040 8158 	bne.w	80033e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	4a9a      	ldr	r2, [pc, #616]	; (80033a0 <HAL_GPIO_Init+0x2a0>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d05e      	beq.n	80031fa <HAL_GPIO_Init+0xfa>
 800313c:	4a98      	ldr	r2, [pc, #608]	; (80033a0 <HAL_GPIO_Init+0x2a0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d875      	bhi.n	800322e <HAL_GPIO_Init+0x12e>
 8003142:	4a98      	ldr	r2, [pc, #608]	; (80033a4 <HAL_GPIO_Init+0x2a4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d058      	beq.n	80031fa <HAL_GPIO_Init+0xfa>
 8003148:	4a96      	ldr	r2, [pc, #600]	; (80033a4 <HAL_GPIO_Init+0x2a4>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d86f      	bhi.n	800322e <HAL_GPIO_Init+0x12e>
 800314e:	4a96      	ldr	r2, [pc, #600]	; (80033a8 <HAL_GPIO_Init+0x2a8>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d052      	beq.n	80031fa <HAL_GPIO_Init+0xfa>
 8003154:	4a94      	ldr	r2, [pc, #592]	; (80033a8 <HAL_GPIO_Init+0x2a8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d869      	bhi.n	800322e <HAL_GPIO_Init+0x12e>
 800315a:	4a94      	ldr	r2, [pc, #592]	; (80033ac <HAL_GPIO_Init+0x2ac>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d04c      	beq.n	80031fa <HAL_GPIO_Init+0xfa>
 8003160:	4a92      	ldr	r2, [pc, #584]	; (80033ac <HAL_GPIO_Init+0x2ac>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d863      	bhi.n	800322e <HAL_GPIO_Init+0x12e>
 8003166:	4a92      	ldr	r2, [pc, #584]	; (80033b0 <HAL_GPIO_Init+0x2b0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d046      	beq.n	80031fa <HAL_GPIO_Init+0xfa>
 800316c:	4a90      	ldr	r2, [pc, #576]	; (80033b0 <HAL_GPIO_Init+0x2b0>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d85d      	bhi.n	800322e <HAL_GPIO_Init+0x12e>
 8003172:	2b12      	cmp	r3, #18
 8003174:	d82a      	bhi.n	80031cc <HAL_GPIO_Init+0xcc>
 8003176:	2b12      	cmp	r3, #18
 8003178:	d859      	bhi.n	800322e <HAL_GPIO_Init+0x12e>
 800317a:	a201      	add	r2, pc, #4	; (adr r2, 8003180 <HAL_GPIO_Init+0x80>)
 800317c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003180:	080031fb 	.word	0x080031fb
 8003184:	080031d5 	.word	0x080031d5
 8003188:	080031e7 	.word	0x080031e7
 800318c:	08003229 	.word	0x08003229
 8003190:	0800322f 	.word	0x0800322f
 8003194:	0800322f 	.word	0x0800322f
 8003198:	0800322f 	.word	0x0800322f
 800319c:	0800322f 	.word	0x0800322f
 80031a0:	0800322f 	.word	0x0800322f
 80031a4:	0800322f 	.word	0x0800322f
 80031a8:	0800322f 	.word	0x0800322f
 80031ac:	0800322f 	.word	0x0800322f
 80031b0:	0800322f 	.word	0x0800322f
 80031b4:	0800322f 	.word	0x0800322f
 80031b8:	0800322f 	.word	0x0800322f
 80031bc:	0800322f 	.word	0x0800322f
 80031c0:	0800322f 	.word	0x0800322f
 80031c4:	080031dd 	.word	0x080031dd
 80031c8:	080031f1 	.word	0x080031f1
 80031cc:	4a79      	ldr	r2, [pc, #484]	; (80033b4 <HAL_GPIO_Init+0x2b4>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d013      	beq.n	80031fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80031d2:	e02c      	b.n	800322e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	623b      	str	r3, [r7, #32]
          break;
 80031da:	e029      	b.n	8003230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	3304      	adds	r3, #4
 80031e2:	623b      	str	r3, [r7, #32]
          break;
 80031e4:	e024      	b.n	8003230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	3308      	adds	r3, #8
 80031ec:	623b      	str	r3, [r7, #32]
          break;
 80031ee:	e01f      	b.n	8003230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	330c      	adds	r3, #12
 80031f6:	623b      	str	r3, [r7, #32]
          break;
 80031f8:	e01a      	b.n	8003230 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d102      	bne.n	8003208 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003202:	2304      	movs	r3, #4
 8003204:	623b      	str	r3, [r7, #32]
          break;
 8003206:	e013      	b.n	8003230 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d105      	bne.n	800321c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003210:	2308      	movs	r3, #8
 8003212:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	69fa      	ldr	r2, [r7, #28]
 8003218:	611a      	str	r2, [r3, #16]
          break;
 800321a:	e009      	b.n	8003230 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800321c:	2308      	movs	r3, #8
 800321e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69fa      	ldr	r2, [r7, #28]
 8003224:	615a      	str	r2, [r3, #20]
          break;
 8003226:	e003      	b.n	8003230 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003228:	2300      	movs	r3, #0
 800322a:	623b      	str	r3, [r7, #32]
          break;
 800322c:	e000      	b.n	8003230 <HAL_GPIO_Init+0x130>
          break;
 800322e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	2bff      	cmp	r3, #255	; 0xff
 8003234:	d801      	bhi.n	800323a <HAL_GPIO_Init+0x13a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	e001      	b.n	800323e <HAL_GPIO_Init+0x13e>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3304      	adds	r3, #4
 800323e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2bff      	cmp	r3, #255	; 0xff
 8003244:	d802      	bhi.n	800324c <HAL_GPIO_Init+0x14c>
 8003246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	e002      	b.n	8003252 <HAL_GPIO_Init+0x152>
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	3b08      	subs	r3, #8
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	210f      	movs	r1, #15
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	fa01 f303 	lsl.w	r3, r1, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	401a      	ands	r2, r3
 8003264:	6a39      	ldr	r1, [r7, #32]
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	fa01 f303 	lsl.w	r3, r1, r3
 800326c:	431a      	orrs	r2, r3
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80b1 	beq.w	80033e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003280:	4b4d      	ldr	r3, [pc, #308]	; (80033b8 <HAL_GPIO_Init+0x2b8>)
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	4a4c      	ldr	r2, [pc, #304]	; (80033b8 <HAL_GPIO_Init+0x2b8>)
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	6193      	str	r3, [r2, #24]
 800328c:	4b4a      	ldr	r3, [pc, #296]	; (80033b8 <HAL_GPIO_Init+0x2b8>)
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003298:	4a48      	ldr	r2, [pc, #288]	; (80033bc <HAL_GPIO_Init+0x2bc>)
 800329a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329c:	089b      	lsrs	r3, r3, #2
 800329e:	3302      	adds	r3, #2
 80032a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	220f      	movs	r2, #15
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	43db      	mvns	r3, r3
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	4013      	ands	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a40      	ldr	r2, [pc, #256]	; (80033c0 <HAL_GPIO_Init+0x2c0>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d013      	beq.n	80032ec <HAL_GPIO_Init+0x1ec>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a3f      	ldr	r2, [pc, #252]	; (80033c4 <HAL_GPIO_Init+0x2c4>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d00d      	beq.n	80032e8 <HAL_GPIO_Init+0x1e8>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a3e      	ldr	r2, [pc, #248]	; (80033c8 <HAL_GPIO_Init+0x2c8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d007      	beq.n	80032e4 <HAL_GPIO_Init+0x1e4>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a3d      	ldr	r2, [pc, #244]	; (80033cc <HAL_GPIO_Init+0x2cc>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d101      	bne.n	80032e0 <HAL_GPIO_Init+0x1e0>
 80032dc:	2303      	movs	r3, #3
 80032de:	e006      	b.n	80032ee <HAL_GPIO_Init+0x1ee>
 80032e0:	2304      	movs	r3, #4
 80032e2:	e004      	b.n	80032ee <HAL_GPIO_Init+0x1ee>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e002      	b.n	80032ee <HAL_GPIO_Init+0x1ee>
 80032e8:	2301      	movs	r3, #1
 80032ea:	e000      	b.n	80032ee <HAL_GPIO_Init+0x1ee>
 80032ec:	2300      	movs	r3, #0
 80032ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032f0:	f002 0203 	and.w	r2, r2, #3
 80032f4:	0092      	lsls	r2, r2, #2
 80032f6:	4093      	lsls	r3, r2
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80032fe:	492f      	ldr	r1, [pc, #188]	; (80033bc <HAL_GPIO_Init+0x2bc>)
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	089b      	lsrs	r3, r3, #2
 8003304:	3302      	adds	r3, #2
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d006      	beq.n	8003326 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003318:	4b2d      	ldr	r3, [pc, #180]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	492c      	ldr	r1, [pc, #176]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	4313      	orrs	r3, r2
 8003322:	608b      	str	r3, [r1, #8]
 8003324:	e006      	b.n	8003334 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003326:	4b2a      	ldr	r3, [pc, #168]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	43db      	mvns	r3, r3
 800332e:	4928      	ldr	r1, [pc, #160]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003330:	4013      	ands	r3, r2
 8003332:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d006      	beq.n	800334e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003340:	4b23      	ldr	r3, [pc, #140]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	4922      	ldr	r1, [pc, #136]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	4313      	orrs	r3, r2
 800334a:	60cb      	str	r3, [r1, #12]
 800334c:	e006      	b.n	800335c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800334e:	4b20      	ldr	r3, [pc, #128]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	43db      	mvns	r3, r3
 8003356:	491e      	ldr	r1, [pc, #120]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003358:	4013      	ands	r3, r2
 800335a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d006      	beq.n	8003376 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003368:	4b19      	ldr	r3, [pc, #100]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4918      	ldr	r1, [pc, #96]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	4313      	orrs	r3, r2
 8003372:	604b      	str	r3, [r1, #4]
 8003374:	e006      	b.n	8003384 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003376:	4b16      	ldr	r3, [pc, #88]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	43db      	mvns	r3, r3
 800337e:	4914      	ldr	r1, [pc, #80]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003380:	4013      	ands	r3, r2
 8003382:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d021      	beq.n	80033d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003390:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	490e      	ldr	r1, [pc, #56]	; (80033d0 <HAL_GPIO_Init+0x2d0>)
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	4313      	orrs	r3, r2
 800339a:	600b      	str	r3, [r1, #0]
 800339c:	e021      	b.n	80033e2 <HAL_GPIO_Init+0x2e2>
 800339e:	bf00      	nop
 80033a0:	10320000 	.word	0x10320000
 80033a4:	10310000 	.word	0x10310000
 80033a8:	10220000 	.word	0x10220000
 80033ac:	10210000 	.word	0x10210000
 80033b0:	10120000 	.word	0x10120000
 80033b4:	10110000 	.word	0x10110000
 80033b8:	40021000 	.word	0x40021000
 80033bc:	40010000 	.word	0x40010000
 80033c0:	40010800 	.word	0x40010800
 80033c4:	40010c00 	.word	0x40010c00
 80033c8:	40011000 	.word	0x40011000
 80033cc:	40011400 	.word	0x40011400
 80033d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033d4:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <HAL_GPIO_Init+0x304>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	43db      	mvns	r3, r3
 80033dc:	4909      	ldr	r1, [pc, #36]	; (8003404 <HAL_GPIO_Init+0x304>)
 80033de:	4013      	ands	r3, r2
 80033e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80033e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e4:	3301      	adds	r3, #1
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ee:	fa22 f303 	lsr.w	r3, r2, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f47f ae8e 	bne.w	8003114 <HAL_GPIO_Init+0x14>
  }
}
 80033f8:	bf00      	nop
 80033fa:	bf00      	nop
 80033fc:	372c      	adds	r7, #44	; 0x2c
 80033fe:	46bd      	mov	sp, r7
 8003400:	bc80      	pop	{r7}
 8003402:	4770      	bx	lr
 8003404:	40010400 	.word	0x40010400

08003408 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	887b      	ldrh	r3, [r7, #2]
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d002      	beq.n	8003426 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003420:	2301      	movs	r3, #1
 8003422:	73fb      	strb	r3, [r7, #15]
 8003424:	e001      	b.n	800342a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003426:	2300      	movs	r3, #0
 8003428:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800342a:	7bfb      	ldrb	r3, [r7, #15]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3714      	adds	r7, #20
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr

08003436 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	460b      	mov	r3, r1
 8003440:	807b      	strh	r3, [r7, #2]
 8003442:	4613      	mov	r3, r2
 8003444:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003446:	787b      	ldrb	r3, [r7, #1]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800344c:	887a      	ldrh	r2, [r7, #2]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003452:	e003      	b.n	800345c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003454:	887b      	ldrh	r3, [r7, #2]
 8003456:	041a      	lsls	r2, r3, #16
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	611a      	str	r2, [r3, #16]
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr
	...

08003468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e272      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 8087 	beq.w	8003596 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003488:	4b92      	ldr	r3, [pc, #584]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 030c 	and.w	r3, r3, #12
 8003490:	2b04      	cmp	r3, #4
 8003492:	d00c      	beq.n	80034ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003494:	4b8f      	ldr	r3, [pc, #572]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 030c 	and.w	r3, r3, #12
 800349c:	2b08      	cmp	r3, #8
 800349e:	d112      	bne.n	80034c6 <HAL_RCC_OscConfig+0x5e>
 80034a0:	4b8c      	ldr	r3, [pc, #560]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ac:	d10b      	bne.n	80034c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ae:	4b89      	ldr	r3, [pc, #548]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d06c      	beq.n	8003594 <HAL_RCC_OscConfig+0x12c>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d168      	bne.n	8003594 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e24c      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ce:	d106      	bne.n	80034de <HAL_RCC_OscConfig+0x76>
 80034d0:	4b80      	ldr	r3, [pc, #512]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a7f      	ldr	r2, [pc, #508]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034da:	6013      	str	r3, [r2, #0]
 80034dc:	e02e      	b.n	800353c <HAL_RCC_OscConfig+0xd4>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0x98>
 80034e6:	4b7b      	ldr	r3, [pc, #492]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a7a      	ldr	r2, [pc, #488]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	4b78      	ldr	r3, [pc, #480]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a77      	ldr	r2, [pc, #476]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80034f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	e01d      	b.n	800353c <HAL_RCC_OscConfig+0xd4>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003508:	d10c      	bne.n	8003524 <HAL_RCC_OscConfig+0xbc>
 800350a:	4b72      	ldr	r3, [pc, #456]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a71      	ldr	r2, [pc, #452]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003510:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	4b6f      	ldr	r3, [pc, #444]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a6e      	ldr	r2, [pc, #440]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 800351c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003520:	6013      	str	r3, [r2, #0]
 8003522:	e00b      	b.n	800353c <HAL_RCC_OscConfig+0xd4>
 8003524:	4b6b      	ldr	r3, [pc, #428]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a6a      	ldr	r2, [pc, #424]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 800352a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800352e:	6013      	str	r3, [r2, #0]
 8003530:	4b68      	ldr	r3, [pc, #416]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a67      	ldr	r2, [pc, #412]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003536:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800353a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d013      	beq.n	800356c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003544:	f7fe fc60 	bl	8001e08 <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800354c:	f7fe fc5c 	bl	8001e08 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b64      	cmp	r3, #100	; 0x64
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e200      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355e:	4b5d      	ldr	r3, [pc, #372]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d0f0      	beq.n	800354c <HAL_RCC_OscConfig+0xe4>
 800356a:	e014      	b.n	8003596 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356c:	f7fe fc4c 	bl	8001e08 <HAL_GetTick>
 8003570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003572:	e008      	b.n	8003586 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003574:	f7fe fc48 	bl	8001e08 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b64      	cmp	r3, #100	; 0x64
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e1ec      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003586:	4b53      	ldr	r3, [pc, #332]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f0      	bne.n	8003574 <HAL_RCC_OscConfig+0x10c>
 8003592:	e000      	b.n	8003596 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003594:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d063      	beq.n	800366a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035a2:	4b4c      	ldr	r3, [pc, #304]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 030c 	and.w	r3, r3, #12
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00b      	beq.n	80035c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035ae:	4b49      	ldr	r3, [pc, #292]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 030c 	and.w	r3, r3, #12
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d11c      	bne.n	80035f4 <HAL_RCC_OscConfig+0x18c>
 80035ba:	4b46      	ldr	r3, [pc, #280]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d116      	bne.n	80035f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035c6:	4b43      	ldr	r3, [pc, #268]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d005      	beq.n	80035de <HAL_RCC_OscConfig+0x176>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d001      	beq.n	80035de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e1c0      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035de:	4b3d      	ldr	r3, [pc, #244]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	4939      	ldr	r1, [pc, #228]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035f2:	e03a      	b.n	800366a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d020      	beq.n	800363e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035fc:	4b36      	ldr	r3, [pc, #216]	; (80036d8 <HAL_RCC_OscConfig+0x270>)
 80035fe:	2201      	movs	r2, #1
 8003600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003602:	f7fe fc01 	bl	8001e08 <HAL_GetTick>
 8003606:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800360a:	f7fe fbfd 	bl	8001e08 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e1a1      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800361c:	4b2d      	ldr	r3, [pc, #180]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0f0      	beq.n	800360a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003628:	4b2a      	ldr	r3, [pc, #168]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	4927      	ldr	r1, [pc, #156]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003638:	4313      	orrs	r3, r2
 800363a:	600b      	str	r3, [r1, #0]
 800363c:	e015      	b.n	800366a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800363e:	4b26      	ldr	r3, [pc, #152]	; (80036d8 <HAL_RCC_OscConfig+0x270>)
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003644:	f7fe fbe0 	bl	8001e08 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800364c:	f7fe fbdc 	bl	8001e08 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e180      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800365e:	4b1d      	ldr	r3, [pc, #116]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d03a      	beq.n	80036ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d019      	beq.n	80036b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800367e:	4b17      	ldr	r3, [pc, #92]	; (80036dc <HAL_RCC_OscConfig+0x274>)
 8003680:	2201      	movs	r2, #1
 8003682:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003684:	f7fe fbc0 	bl	8001e08 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800368c:	f7fe fbbc 	bl	8001e08 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e160      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800369e:	4b0d      	ldr	r3, [pc, #52]	; (80036d4 <HAL_RCC_OscConfig+0x26c>)
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036aa:	2001      	movs	r0, #1
 80036ac:	f000 fafe 	bl	8003cac <RCC_Delay>
 80036b0:	e01c      	b.n	80036ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036b2:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <HAL_RCC_OscConfig+0x274>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b8:	f7fe fba6 	bl	8001e08 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036be:	e00f      	b.n	80036e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c0:	f7fe fba2 	bl	8001e08 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d908      	bls.n	80036e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e146      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
 80036d2:	bf00      	nop
 80036d4:	40021000 	.word	0x40021000
 80036d8:	42420000 	.word	0x42420000
 80036dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036e0:	4b92      	ldr	r3, [pc, #584]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e9      	bne.n	80036c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f000 80a6 	beq.w	8003846 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036fa:	2300      	movs	r3, #0
 80036fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036fe:	4b8b      	ldr	r3, [pc, #556]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10d      	bne.n	8003726 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800370a:	4b88      	ldr	r3, [pc, #544]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	4a87      	ldr	r2, [pc, #540]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003714:	61d3      	str	r3, [r2, #28]
 8003716:	4b85      	ldr	r3, [pc, #532]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003722:	2301      	movs	r3, #1
 8003724:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003726:	4b82      	ldr	r3, [pc, #520]	; (8003930 <HAL_RCC_OscConfig+0x4c8>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372e:	2b00      	cmp	r3, #0
 8003730:	d118      	bne.n	8003764 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003732:	4b7f      	ldr	r3, [pc, #508]	; (8003930 <HAL_RCC_OscConfig+0x4c8>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7e      	ldr	r2, [pc, #504]	; (8003930 <HAL_RCC_OscConfig+0x4c8>)
 8003738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800373c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800373e:	f7fe fb63 	bl	8001e08 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003746:	f7fe fb5f 	bl	8001e08 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b64      	cmp	r3, #100	; 0x64
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e103      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003758:	4b75      	ldr	r3, [pc, #468]	; (8003930 <HAL_RCC_OscConfig+0x4c8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f0      	beq.n	8003746 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d106      	bne.n	800377a <HAL_RCC_OscConfig+0x312>
 800376c:	4b6f      	ldr	r3, [pc, #444]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4a6e      	ldr	r2, [pc, #440]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6213      	str	r3, [r2, #32]
 8003778:	e02d      	b.n	80037d6 <HAL_RCC_OscConfig+0x36e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10c      	bne.n	800379c <HAL_RCC_OscConfig+0x334>
 8003782:	4b6a      	ldr	r3, [pc, #424]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	4a69      	ldr	r2, [pc, #420]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	6213      	str	r3, [r2, #32]
 800378e:	4b67      	ldr	r3, [pc, #412]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	4a66      	ldr	r2, [pc, #408]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003794:	f023 0304 	bic.w	r3, r3, #4
 8003798:	6213      	str	r3, [r2, #32]
 800379a:	e01c      	b.n	80037d6 <HAL_RCC_OscConfig+0x36e>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	2b05      	cmp	r3, #5
 80037a2:	d10c      	bne.n	80037be <HAL_RCC_OscConfig+0x356>
 80037a4:	4b61      	ldr	r3, [pc, #388]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	4a60      	ldr	r2, [pc, #384]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037aa:	f043 0304 	orr.w	r3, r3, #4
 80037ae:	6213      	str	r3, [r2, #32]
 80037b0:	4b5e      	ldr	r3, [pc, #376]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	4a5d      	ldr	r2, [pc, #372]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	6213      	str	r3, [r2, #32]
 80037bc:	e00b      	b.n	80037d6 <HAL_RCC_OscConfig+0x36e>
 80037be:	4b5b      	ldr	r3, [pc, #364]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	4a5a      	ldr	r2, [pc, #360]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	f023 0301 	bic.w	r3, r3, #1
 80037c8:	6213      	str	r3, [r2, #32]
 80037ca:	4b58      	ldr	r3, [pc, #352]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	4a57      	ldr	r2, [pc, #348]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037d0:	f023 0304 	bic.w	r3, r3, #4
 80037d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d015      	beq.n	800380a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037de:	f7fe fb13 	bl	8001e08 <HAL_GetTick>
 80037e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e4:	e00a      	b.n	80037fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e6:	f7fe fb0f 	bl	8001e08 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e0b1      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037fc:	4b4b      	ldr	r3, [pc, #300]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0ee      	beq.n	80037e6 <HAL_RCC_OscConfig+0x37e>
 8003808:	e014      	b.n	8003834 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800380a:	f7fe fafd 	bl	8001e08 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003810:	e00a      	b.n	8003828 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fe faf9 	bl	8001e08 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e09b      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003828:	4b40      	ldr	r3, [pc, #256]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1ee      	bne.n	8003812 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003834:	7dfb      	ldrb	r3, [r7, #23]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d105      	bne.n	8003846 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800383a:	4b3c      	ldr	r3, [pc, #240]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	4a3b      	ldr	r2, [pc, #236]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003844:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 8087 	beq.w	800395e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003850:	4b36      	ldr	r3, [pc, #216]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f003 030c 	and.w	r3, r3, #12
 8003858:	2b08      	cmp	r3, #8
 800385a:	d061      	beq.n	8003920 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	2b02      	cmp	r3, #2
 8003862:	d146      	bne.n	80038f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003864:	4b33      	ldr	r3, [pc, #204]	; (8003934 <HAL_RCC_OscConfig+0x4cc>)
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386a:	f7fe facd 	bl	8001e08 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003872:	f7fe fac9 	bl	8001e08 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e06d      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003884:	4b29      	ldr	r3, [pc, #164]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f0      	bne.n	8003872 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003898:	d108      	bne.n	80038ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800389a:	4b24      	ldr	r3, [pc, #144]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	4921      	ldr	r1, [pc, #132]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038ac:	4b1f      	ldr	r3, [pc, #124]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a19      	ldr	r1, [r3, #32]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	430b      	orrs	r3, r1
 80038be:	491b      	ldr	r1, [pc, #108]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038c4:	4b1b      	ldr	r3, [pc, #108]	; (8003934 <HAL_RCC_OscConfig+0x4cc>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ca:	f7fe fa9d 	bl	8001e08 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d2:	f7fe fa99 	bl	8001e08 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e03d      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038e4:	4b11      	ldr	r3, [pc, #68]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x46a>
 80038f0:	e035      	b.n	800395e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f2:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_RCC_OscConfig+0x4cc>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f8:	f7fe fa86 	bl	8001e08 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003900:	f7fe fa82 	bl	8001e08 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e026      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003912:	4b06      	ldr	r3, [pc, #24]	; (800392c <HAL_RCC_OscConfig+0x4c4>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0x498>
 800391e:	e01e      	b.n	800395e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d107      	bne.n	8003938 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e019      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
 800392c:	40021000 	.word	0x40021000
 8003930:	40007000 	.word	0x40007000
 8003934:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003938:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <HAL_RCC_OscConfig+0x500>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	429a      	cmp	r2, r3
 800394a:	d106      	bne.n	800395a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003956:	429a      	cmp	r2, r3
 8003958:	d001      	beq.n	800395e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	40021000 	.word	0x40021000

0800396c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e0d0      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003980:	4b6a      	ldr	r3, [pc, #424]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d910      	bls.n	80039b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398e:	4b67      	ldr	r3, [pc, #412]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f023 0207 	bic.w	r2, r3, #7
 8003996:	4965      	ldr	r1, [pc, #404]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	4313      	orrs	r3, r2
 800399c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800399e:	4b63      	ldr	r3, [pc, #396]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d001      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e0b8      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d020      	beq.n	80039fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d005      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039c8:	4b59      	ldr	r3, [pc, #356]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	4a58      	ldr	r2, [pc, #352]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 80039ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039e0:	4b53      	ldr	r3, [pc, #332]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	4a52      	ldr	r2, [pc, #328]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 80039e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ec:	4b50      	ldr	r3, [pc, #320]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	494d      	ldr	r1, [pc, #308]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d040      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d107      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a12:	4b47      	ldr	r3, [pc, #284]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d115      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e07f      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a2a:	4b41      	ldr	r3, [pc, #260]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d109      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e073      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3a:	4b3d      	ldr	r3, [pc, #244]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e06b      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a4a:	4b39      	ldr	r3, [pc, #228]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f023 0203 	bic.w	r2, r3, #3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4936      	ldr	r1, [pc, #216]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a5c:	f7fe f9d4 	bl	8001e08 <HAL_GetTick>
 8003a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a64:	f7fe f9d0 	bl	8001e08 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e053      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7a:	4b2d      	ldr	r3, [pc, #180]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f003 020c 	and.w	r2, r3, #12
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d1eb      	bne.n	8003a64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a8c:	4b27      	ldr	r3, [pc, #156]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d210      	bcs.n	8003abc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a9a:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f023 0207 	bic.w	r2, r3, #7
 8003aa2:	4922      	ldr	r1, [pc, #136]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aaa:	4b20      	ldr	r3, [pc, #128]	; (8003b2c <HAL_RCC_ClockConfig+0x1c0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d001      	beq.n	8003abc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e032      	b.n	8003b22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac8:	4b19      	ldr	r3, [pc, #100]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4916      	ldr	r1, [pc, #88]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d009      	beq.n	8003afa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ae6:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	490e      	ldr	r1, [pc, #56]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003afa:	f000 f821 	bl	8003b40 <HAL_RCC_GetSysClockFreq>
 8003afe:	4602      	mov	r2, r0
 8003b00:	4b0b      	ldr	r3, [pc, #44]	; (8003b30 <HAL_RCC_ClockConfig+0x1c4>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	091b      	lsrs	r3, r3, #4
 8003b06:	f003 030f 	and.w	r3, r3, #15
 8003b0a:	490a      	ldr	r1, [pc, #40]	; (8003b34 <HAL_RCC_ClockConfig+0x1c8>)
 8003b0c:	5ccb      	ldrb	r3, [r1, r3]
 8003b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b12:	4a09      	ldr	r2, [pc, #36]	; (8003b38 <HAL_RCC_ClockConfig+0x1cc>)
 8003b14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b16:	4b09      	ldr	r3, [pc, #36]	; (8003b3c <HAL_RCC_ClockConfig+0x1d0>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fe f854 	bl	8001bc8 <HAL_InitTick>

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40022000 	.word	0x40022000
 8003b30:	40021000 	.word	0x40021000
 8003b34:	08005be4 	.word	0x08005be4
 8003b38:	20000030 	.word	0x20000030
 8003b3c:	20000034 	.word	0x20000034

08003b40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60bb      	str	r3, [r7, #8]
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]
 8003b52:	2300      	movs	r3, #0
 8003b54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b5a:	4b1e      	ldr	r3, [pc, #120]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 030c 	and.w	r3, r3, #12
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d002      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x30>
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d003      	beq.n	8003b76 <HAL_RCC_GetSysClockFreq+0x36>
 8003b6e:	e027      	b.n	8003bc0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b70:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b72:	613b      	str	r3, [r7, #16]
      break;
 8003b74:	e027      	b.n	8003bc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	0c9b      	lsrs	r3, r3, #18
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	4a17      	ldr	r2, [pc, #92]	; (8003bdc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b80:	5cd3      	ldrb	r3, [r2, r3]
 8003b82:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d010      	beq.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b8e:	4b11      	ldr	r3, [pc, #68]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	0c5b      	lsrs	r3, r3, #17
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	4a11      	ldr	r2, [pc, #68]	; (8003be0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b9a:	5cd3      	ldrb	r3, [r2, r3]
 8003b9c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a0d      	ldr	r2, [pc, #52]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ba2:	fb03 f202 	mul.w	r2, r3, r2
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bac:	617b      	str	r3, [r7, #20]
 8003bae:	e004      	b.n	8003bba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a0c      	ldr	r2, [pc, #48]	; (8003be4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003bb4:	fb02 f303 	mul.w	r3, r2, r3
 8003bb8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	613b      	str	r3, [r7, #16]
      break;
 8003bbe:	e002      	b.n	8003bc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bc0:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bc2:	613b      	str	r3, [r7, #16]
      break;
 8003bc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bc6:	693b      	ldr	r3, [r7, #16]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	371c      	adds	r7, #28
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bc80      	pop	{r7}
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	007a1200 	.word	0x007a1200
 8003bdc:	08005bfc 	.word	0x08005bfc
 8003be0:	08005c0c 	.word	0x08005c0c
 8003be4:	003d0900 	.word	0x003d0900

08003be8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bec:	4b02      	ldr	r3, [pc, #8]	; (8003bf8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bee:	681b      	ldr	r3, [r3, #0]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr
 8003bf8:	20000030 	.word	0x20000030

08003bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c00:	f7ff fff2 	bl	8003be8 <HAL_RCC_GetHCLKFreq>
 8003c04:	4602      	mov	r2, r0
 8003c06:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	0a1b      	lsrs	r3, r3, #8
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	4903      	ldr	r1, [pc, #12]	; (8003c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c12:	5ccb      	ldrb	r3, [r1, r3]
 8003c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	08005bf4 	.word	0x08005bf4

08003c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c28:	f7ff ffde 	bl	8003be8 <HAL_RCC_GetHCLKFreq>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	0adb      	lsrs	r3, r3, #11
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4903      	ldr	r1, [pc, #12]	; (8003c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c3a:	5ccb      	ldrb	r3, [r1, r3]
 8003c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40021000 	.word	0x40021000
 8003c48:	08005bf4 	.word	0x08005bf4

08003c4c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	220f      	movs	r2, #15
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c5c:	4b11      	ldr	r3, [pc, #68]	; (8003ca4 <HAL_RCC_GetClockConfig+0x58>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f003 0203 	and.w	r2, r3, #3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c68:	4b0e      	ldr	r3, [pc, #56]	; (8003ca4 <HAL_RCC_GetClockConfig+0x58>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c74:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <HAL_RCC_GetClockConfig+0x58>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003c80:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <HAL_RCC_GetClockConfig+0x58>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	08db      	lsrs	r3, r3, #3
 8003c86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c8e:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0207 	and.w	r2, r3, #7
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bc80      	pop	{r7}
 8003ca2:	4770      	bx	lr
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	40022000 	.word	0x40022000

08003cac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <RCC_Delay+0x34>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a0a      	ldr	r2, [pc, #40]	; (8003ce4 <RCC_Delay+0x38>)
 8003cba:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbe:	0a5b      	lsrs	r3, r3, #9
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	fb02 f303 	mul.w	r3, r2, r3
 8003cc6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cc8:	bf00      	nop
  }
  while (Delay --);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	1e5a      	subs	r2, r3, #1
 8003cce:	60fa      	str	r2, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f9      	bne.n	8003cc8 <RCC_Delay+0x1c>
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bc80      	pop	{r7}
 8003cde:	4770      	bx	lr
 8003ce0:	20000030 	.word	0x20000030
 8003ce4:	10624dd3 	.word	0x10624dd3

08003ce8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d07d      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003d04:	2300      	movs	r3, #0
 8003d06:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d08:	4b4f      	ldr	r3, [pc, #316]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0a:	69db      	ldr	r3, [r3, #28]
 8003d0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10d      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d14:	4b4c      	ldr	r3, [pc, #304]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d16:	69db      	ldr	r3, [r3, #28]
 8003d18:	4a4b      	ldr	r2, [pc, #300]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d1e:	61d3      	str	r3, [r2, #28]
 8003d20:	4b49      	ldr	r3, [pc, #292]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d30:	4b46      	ldr	r3, [pc, #280]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d118      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d3c:	4b43      	ldr	r3, [pc, #268]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a42      	ldr	r2, [pc, #264]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d48:	f7fe f85e 	bl	8001e08 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4e:	e008      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d50:	f7fe f85a 	bl	8001e08 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b64      	cmp	r3, #100	; 0x64
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e06d      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d62:	4b3a      	ldr	r3, [pc, #232]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d6e:	4b36      	ldr	r3, [pc, #216]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d76:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d02e      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d027      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d8c:	4b2e      	ldr	r3, [pc, #184]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d96:	4b2e      	ldr	r3, [pc, #184]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d98:	2201      	movs	r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d9c:	4b2c      	ldr	r3, [pc, #176]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003da2:	4a29      	ldr	r2, [pc, #164]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d014      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db2:	f7fe f829 	bl	8001e08 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db8:	e00a      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dba:	f7fe f825 	bl	8001e08 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e036      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd0:	4b1d      	ldr	r3, [pc, #116]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d0ee      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ddc:	4b1a      	ldr	r3, [pc, #104]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	4917      	ldr	r1, [pc, #92]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dee:	7dfb      	ldrb	r3, [r7, #23]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d105      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003df4:	4b14      	ldr	r3, [pc, #80]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	4a13      	ldr	r2, [pc, #76]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dfe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d008      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e0c:	4b0e      	ldr	r3, [pc, #56]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	490b      	ldr	r1, [pc, #44]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0310 	and.w	r3, r3, #16
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d008      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e2a:	4b07      	ldr	r3, [pc, #28]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	4904      	ldr	r1, [pc, #16]	; (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	40007000 	.word	0x40007000
 8003e50:	42420440 	.word	0x42420440

08003e54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e041      	b.n	8003eea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d106      	bne.n	8003e80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7fd fdde 	bl	8001a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3304      	adds	r3, #4
 8003e90:	4619      	mov	r1, r3
 8003e92:	4610      	mov	r0, r2
 8003e94:	f000 fc10 	bl	80046b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d001      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e03a      	b.n	8003f82 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2202      	movs	r2, #2
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68da      	ldr	r2, [r3, #12]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a18      	ldr	r2, [pc, #96]	; (8003f8c <HAL_TIM_Base_Start_IT+0x98>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d00e      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x58>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f36:	d009      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x58>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a14      	ldr	r2, [pc, #80]	; (8003f90 <HAL_TIM_Base_Start_IT+0x9c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d004      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x58>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a13      	ldr	r2, [pc, #76]	; (8003f94 <HAL_TIM_Base_Start_IT+0xa0>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d111      	bne.n	8003f70 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2b06      	cmp	r3, #6
 8003f5c:	d010      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f042 0201 	orr.w	r2, r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f6e:	e007      	b.n	8003f80 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3714      	adds	r7, #20
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bc80      	pop	{r7}
 8003f8a:	4770      	bx	lr
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800

08003f98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e041      	b.n	800402e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d106      	bne.n	8003fc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7fd fd20 	bl	8001a04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4610      	mov	r0, r2
 8003fd8:	f000 fb6e 	bl	80046b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
	...

08004038 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d109      	bne.n	800405c <HAL_TIM_PWM_Start+0x24>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b01      	cmp	r3, #1
 8004052:	bf14      	ite	ne
 8004054:	2301      	movne	r3, #1
 8004056:	2300      	moveq	r3, #0
 8004058:	b2db      	uxtb	r3, r3
 800405a:	e022      	b.n	80040a2 <HAL_TIM_PWM_Start+0x6a>
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	2b04      	cmp	r3, #4
 8004060:	d109      	bne.n	8004076 <HAL_TIM_PWM_Start+0x3e>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	bf14      	ite	ne
 800406e:	2301      	movne	r3, #1
 8004070:	2300      	moveq	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	e015      	b.n	80040a2 <HAL_TIM_PWM_Start+0x6a>
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b08      	cmp	r3, #8
 800407a:	d109      	bne.n	8004090 <HAL_TIM_PWM_Start+0x58>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	bf14      	ite	ne
 8004088:	2301      	movne	r3, #1
 800408a:	2300      	moveq	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	e008      	b.n	80040a2 <HAL_TIM_PWM_Start+0x6a>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b01      	cmp	r3, #1
 800409a:	bf14      	ite	ne
 800409c:	2301      	movne	r3, #1
 800409e:	2300      	moveq	r3, #0
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e05e      	b.n	8004168 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d104      	bne.n	80040ba <HAL_TIM_PWM_Start+0x82>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040b8:	e013      	b.n	80040e2 <HAL_TIM_PWM_Start+0xaa>
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d104      	bne.n	80040ca <HAL_TIM_PWM_Start+0x92>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040c8:	e00b      	b.n	80040e2 <HAL_TIM_PWM_Start+0xaa>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2b08      	cmp	r3, #8
 80040ce:	d104      	bne.n	80040da <HAL_TIM_PWM_Start+0xa2>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2202      	movs	r2, #2
 80040d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040d8:	e003      	b.n	80040e2 <HAL_TIM_PWM_Start+0xaa>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2202      	movs	r2, #2
 80040de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2201      	movs	r2, #1
 80040e8:	6839      	ldr	r1, [r7, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 fd70 	bl	8004bd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a1e      	ldr	r2, [pc, #120]	; (8004170 <HAL_TIM_PWM_Start+0x138>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d107      	bne.n	800410a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004108:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a18      	ldr	r2, [pc, #96]	; (8004170 <HAL_TIM_PWM_Start+0x138>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00e      	beq.n	8004132 <HAL_TIM_PWM_Start+0xfa>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800411c:	d009      	beq.n	8004132 <HAL_TIM_PWM_Start+0xfa>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a14      	ldr	r2, [pc, #80]	; (8004174 <HAL_TIM_PWM_Start+0x13c>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d004      	beq.n	8004132 <HAL_TIM_PWM_Start+0xfa>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a12      	ldr	r2, [pc, #72]	; (8004178 <HAL_TIM_PWM_Start+0x140>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d111      	bne.n	8004156 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2b06      	cmp	r3, #6
 8004142:	d010      	beq.n	8004166 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004154:	e007      	b.n	8004166 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f042 0201 	orr.w	r2, r2, #1
 8004164:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40012c00 	.word	0x40012c00
 8004174:	40000400 	.word	0x40000400
 8004178:	40000800 	.word	0x40000800

0800417c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d020      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d01b      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f06f 0202 	mvn.w	r2, #2
 80041b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	f003 0303 	and.w	r3, r3, #3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 fa5a 	bl	8004680 <HAL_TIM_IC_CaptureCallback>
 80041cc:	e005      	b.n	80041da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fa4d 	bl	800466e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 fa5c 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f003 0304 	and.w	r3, r3, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d020      	beq.n	800422c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01b      	beq.n	800422c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f06f 0204 	mvn.w	r2, #4
 80041fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2202      	movs	r2, #2
 8004202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fa34 	bl	8004680 <HAL_TIM_IC_CaptureCallback>
 8004218:	e005      	b.n	8004226 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fa27 	bl	800466e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 fa36 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b00      	cmp	r3, #0
 8004234:	d020      	beq.n	8004278 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b00      	cmp	r3, #0
 800423e:	d01b      	beq.n	8004278 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f06f 0208 	mvn.w	r2, #8
 8004248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2204      	movs	r2, #4
 800424e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 fa0e 	bl	8004680 <HAL_TIM_IC_CaptureCallback>
 8004264:	e005      	b.n	8004272 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 fa01 	bl	800466e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 fa10 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	f003 0310 	and.w	r3, r3, #16
 800427e:	2b00      	cmp	r3, #0
 8004280:	d020      	beq.n	80042c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	2b00      	cmp	r3, #0
 800428a:	d01b      	beq.n	80042c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f06f 0210 	mvn.w	r2, #16
 8004294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2208      	movs	r2, #8
 800429a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 f9e8 	bl	8004680 <HAL_TIM_IC_CaptureCallback>
 80042b0:	e005      	b.n	80042be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f9db 	bl	800466e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f9ea 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00c      	beq.n	80042e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d007      	beq.n	80042e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0201 	mvn.w	r2, #1
 80042e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7fd fa58 	bl	8001798 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00c      	beq.n	800430c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d007      	beq.n	800430c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 fced 	bl	8004ce6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00c      	beq.n	8004330 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800431c:	2b00      	cmp	r3, #0
 800431e:	d007      	beq.n	8004330 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f9ba 	bl	80046a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f003 0320 	and.w	r3, r3, #32
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00c      	beq.n	8004354 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f003 0320 	and.w	r3, r3, #32
 8004340:	2b00      	cmp	r3, #0
 8004342:	d007      	beq.n	8004354 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0220 	mvn.w	r2, #32
 800434c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 fcc0 	bl	8004cd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004354:	bf00      	nop
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004368:	2300      	movs	r3, #0
 800436a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004376:	2302      	movs	r3, #2
 8004378:	e0ae      	b.n	80044d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b0c      	cmp	r3, #12
 8004386:	f200 809f 	bhi.w	80044c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800438a:	a201      	add	r2, pc, #4	; (adr r2, 8004390 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800438c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004390:	080043c5 	.word	0x080043c5
 8004394:	080044c9 	.word	0x080044c9
 8004398:	080044c9 	.word	0x080044c9
 800439c:	080044c9 	.word	0x080044c9
 80043a0:	08004405 	.word	0x08004405
 80043a4:	080044c9 	.word	0x080044c9
 80043a8:	080044c9 	.word	0x080044c9
 80043ac:	080044c9 	.word	0x080044c9
 80043b0:	08004447 	.word	0x08004447
 80043b4:	080044c9 	.word	0x080044c9
 80043b8:	080044c9 	.word	0x080044c9
 80043bc:	080044c9 	.word	0x080044c9
 80043c0:	08004487 	.word	0x08004487
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68b9      	ldr	r1, [r7, #8]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f9e2 	bl	8004794 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0208 	orr.w	r2, r2, #8
 80043de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0204 	bic.w	r2, r2, #4
 80043ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6999      	ldr	r1, [r3, #24]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	691a      	ldr	r2, [r3, #16]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	619a      	str	r2, [r3, #24]
      break;
 8004402:	e064      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68b9      	ldr	r1, [r7, #8]
 800440a:	4618      	mov	r0, r3
 800440c:	f000 fa28 	bl	8004860 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699a      	ldr	r2, [r3, #24]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800441e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699a      	ldr	r2, [r3, #24]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800442e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6999      	ldr	r1, [r3, #24]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	021a      	lsls	r2, r3, #8
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	619a      	str	r2, [r3, #24]
      break;
 8004444:	e043      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68b9      	ldr	r1, [r7, #8]
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fa71 	bl	8004934 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f042 0208 	orr.w	r2, r2, #8
 8004460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0204 	bic.w	r2, r2, #4
 8004470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	69d9      	ldr	r1, [r3, #28]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	61da      	str	r2, [r3, #28]
      break;
 8004484:	e023      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	4618      	mov	r0, r3
 800448e:	f000 fabb 	bl	8004a08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	69da      	ldr	r2, [r3, #28]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	69da      	ldr	r2, [r3, #28]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	69d9      	ldr	r1, [r3, #28]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	021a      	lsls	r2, r3, #8
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	61da      	str	r2, [r3, #28]
      break;
 80044c6:	e002      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	75fb      	strb	r3, [r7, #23]
      break;
 80044cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d101      	bne.n	80044fc <HAL_TIM_ConfigClockSource+0x1c>
 80044f8:	2302      	movs	r3, #2
 80044fa:	e0b4      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x186>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800451a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004534:	d03e      	beq.n	80045b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004536:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800453a:	f200 8087 	bhi.w	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800453e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004542:	f000 8086 	beq.w	8004652 <HAL_TIM_ConfigClockSource+0x172>
 8004546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800454a:	d87f      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	2b70      	cmp	r3, #112	; 0x70
 800454e:	d01a      	beq.n	8004586 <HAL_TIM_ConfigClockSource+0xa6>
 8004550:	2b70      	cmp	r3, #112	; 0x70
 8004552:	d87b      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b60      	cmp	r3, #96	; 0x60
 8004556:	d050      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x11a>
 8004558:	2b60      	cmp	r3, #96	; 0x60
 800455a:	d877      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	2b50      	cmp	r3, #80	; 0x50
 800455e:	d03c      	beq.n	80045da <HAL_TIM_ConfigClockSource+0xfa>
 8004560:	2b50      	cmp	r3, #80	; 0x50
 8004562:	d873      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004564:	2b40      	cmp	r3, #64	; 0x40
 8004566:	d058      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x13a>
 8004568:	2b40      	cmp	r3, #64	; 0x40
 800456a:	d86f      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800456c:	2b30      	cmp	r3, #48	; 0x30
 800456e:	d064      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004570:	2b30      	cmp	r3, #48	; 0x30
 8004572:	d86b      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004574:	2b20      	cmp	r3, #32
 8004576:	d060      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004578:	2b20      	cmp	r3, #32
 800457a:	d867      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800457c:	2b00      	cmp	r3, #0
 800457e:	d05c      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004580:	2b10      	cmp	r3, #16
 8004582:	d05a      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004584:	e062      	b.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004596:	f000 fafc 	bl	8004b92 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	609a      	str	r2, [r3, #8]
      break;
 80045b2:	e04f      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045c4:	f000 fae5 	bl	8004b92 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045d6:	609a      	str	r2, [r3, #8]
      break;
 80045d8:	e03c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e6:	461a      	mov	r2, r3
 80045e8:	f000 fa5c 	bl	8004aa4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2150      	movs	r1, #80	; 0x50
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fab3 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 80045f8:	e02c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004606:	461a      	mov	r2, r3
 8004608:	f000 fa7a 	bl	8004b00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2160      	movs	r1, #96	; 0x60
 8004612:	4618      	mov	r0, r3
 8004614:	f000 faa3 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 8004618:	e01c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004626:	461a      	mov	r2, r3
 8004628:	f000 fa3c 	bl	8004aa4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2140      	movs	r1, #64	; 0x40
 8004632:	4618      	mov	r0, r3
 8004634:	f000 fa93 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 8004638:	e00c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4619      	mov	r1, r3
 8004644:	4610      	mov	r0, r2
 8004646:	f000 fa8a 	bl	8004b5e <TIM_ITRx_SetConfig>
      break;
 800464a:	e003      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
      break;
 8004650:	e000      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004664:	7bfb      	ldrb	r3, [r7, #15]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800466e:	b480      	push	{r7}
 8004670:	b083      	sub	sp, #12
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr

08004680 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr

08004692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr

080046a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bc80      	pop	{r7}
 80046b4:	4770      	bx	lr
	...

080046b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a2f      	ldr	r2, [pc, #188]	; (8004788 <TIM_Base_SetConfig+0xd0>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00b      	beq.n	80046e8 <TIM_Base_SetConfig+0x30>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046d6:	d007      	beq.n	80046e8 <TIM_Base_SetConfig+0x30>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a2c      	ldr	r2, [pc, #176]	; (800478c <TIM_Base_SetConfig+0xd4>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d003      	beq.n	80046e8 <TIM_Base_SetConfig+0x30>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a2b      	ldr	r2, [pc, #172]	; (8004790 <TIM_Base_SetConfig+0xd8>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d108      	bne.n	80046fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a22      	ldr	r2, [pc, #136]	; (8004788 <TIM_Base_SetConfig+0xd0>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00b      	beq.n	800471a <TIM_Base_SetConfig+0x62>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004708:	d007      	beq.n	800471a <TIM_Base_SetConfig+0x62>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a1f      	ldr	r2, [pc, #124]	; (800478c <TIM_Base_SetConfig+0xd4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d003      	beq.n	800471a <TIM_Base_SetConfig+0x62>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a1e      	ldr	r2, [pc, #120]	; (8004790 <TIM_Base_SetConfig+0xd8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d108      	bne.n	800472c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a0d      	ldr	r2, [pc, #52]	; (8004788 <TIM_Base_SetConfig+0xd0>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d103      	bne.n	8004760 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	691a      	ldr	r2, [r3, #16]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d005      	beq.n	800477e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f023 0201 	bic.w	r2, r3, #1
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	611a      	str	r2, [r3, #16]
  }
}
 800477e:	bf00      	nop
 8004780:	3714      	adds	r7, #20
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr
 8004788:	40012c00 	.word	0x40012c00
 800478c:	40000400 	.word	0x40000400
 8004790:	40000800 	.word	0x40000800

08004794 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f023 0201 	bic.w	r2, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0303 	bic.w	r3, r3, #3
 80047ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f023 0302 	bic.w	r3, r3, #2
 80047dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a1c      	ldr	r2, [pc, #112]	; (800485c <TIM_OC1_SetConfig+0xc8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10c      	bne.n	800480a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f023 0308 	bic.w	r3, r3, #8
 80047f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	4313      	orrs	r3, r2
 8004800:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 0304 	bic.w	r3, r3, #4
 8004808:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a13      	ldr	r2, [pc, #76]	; (800485c <TIM_OC1_SetConfig+0xc8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d111      	bne.n	8004836 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	4313      	orrs	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	621a      	str	r2, [r3, #32]
}
 8004850:	bf00      	nop
 8004852:	371c      	adds	r7, #28
 8004854:	46bd      	mov	sp, r7
 8004856:	bc80      	pop	{r7}
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	40012c00 	.word	0x40012c00

08004860 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004860:	b480      	push	{r7}
 8004862:	b087      	sub	sp, #28
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	f023 0210 	bic.w	r2, r3, #16
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800488e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	021b      	lsls	r3, r3, #8
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f023 0320 	bic.w	r3, r3, #32
 80048aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a1d      	ldr	r2, [pc, #116]	; (8004930 <TIM_OC2_SetConfig+0xd0>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d10d      	bne.n	80048dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a14      	ldr	r2, [pc, #80]	; (8004930 <TIM_OC2_SetConfig+0xd0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d113      	bne.n	800490c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4313      	orrs	r3, r2
 800490a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	621a      	str	r2, [r3, #32]
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr
 8004930:	40012c00 	.word	0x40012c00

08004934 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a1b      	ldr	r3, [r3, #32]
 8004948:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 0303 	bic.w	r3, r3, #3
 800496a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	4313      	orrs	r3, r2
 8004974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800497c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	4313      	orrs	r3, r2
 8004988:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a1d      	ldr	r2, [pc, #116]	; (8004a04 <TIM_OC3_SetConfig+0xd0>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d10d      	bne.n	80049ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004998:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	021b      	lsls	r3, r3, #8
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a14      	ldr	r2, [pc, #80]	; (8004a04 <TIM_OC3_SetConfig+0xd0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d113      	bne.n	80049de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	011b      	lsls	r3, r3, #4
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	011b      	lsls	r3, r3, #4
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	621a      	str	r2, [r3, #32]
}
 80049f8:	bf00      	nop
 80049fa:	371c      	adds	r7, #28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40012c00 	.word	0x40012c00

08004a08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	021b      	lsls	r3, r3, #8
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	031b      	lsls	r3, r3, #12
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a0f      	ldr	r2, [pc, #60]	; (8004aa0 <TIM_OC4_SetConfig+0x98>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d109      	bne.n	8004a7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	019b      	lsls	r3, r3, #6
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	621a      	str	r2, [r3, #32]
}
 8004a96:	bf00      	nop
 8004a98:	371c      	adds	r7, #28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bc80      	pop	{r7}
 8004a9e:	4770      	bx	lr
 8004aa0:	40012c00 	.word	0x40012c00

08004aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b087      	sub	sp, #28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	f023 0201 	bic.w	r2, r3, #1
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f023 030a 	bic.w	r3, r3, #10
 8004ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]
}
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr

08004b00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	f023 0210 	bic.w	r2, r3, #16
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	031b      	lsls	r3, r3, #12
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	011b      	lsls	r3, r3, #4
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	621a      	str	r2, [r3, #32]
}
 8004b54:	bf00      	nop
 8004b56:	371c      	adds	r7, #28
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bc80      	pop	{r7}
 8004b5c:	4770      	bx	lr

08004b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b085      	sub	sp, #20
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	f043 0307 	orr.w	r3, r3, #7
 8004b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	609a      	str	r2, [r3, #8]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bc80      	pop	{r7}
 8004b90:	4770      	bx	lr

08004b92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b087      	sub	sp, #28
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	60f8      	str	r0, [r7, #12]
 8004b9a:	60b9      	str	r1, [r7, #8]
 8004b9c:	607a      	str	r2, [r7, #4]
 8004b9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	021a      	lsls	r2, r3, #8
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	609a      	str	r2, [r3, #8]
}
 8004bc6:	bf00      	nop
 8004bc8:	371c      	adds	r7, #28
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr

08004bd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 031f 	and.w	r3, r3, #31
 8004be2:	2201      	movs	r2, #1
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1a      	ldr	r2, [r3, #32]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	43db      	mvns	r3, r3
 8004bf2:	401a      	ands	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6a1a      	ldr	r2, [r3, #32]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f003 031f 	and.w	r3, r3, #31
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	fa01 f303 	lsl.w	r3, r1, r3
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	621a      	str	r2, [r3, #32]
}
 8004c0e:	bf00      	nop
 8004c10:	371c      	adds	r7, #28
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bc80      	pop	{r7}
 8004c16:	4770      	bx	lr

08004c18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e046      	b.n	8004cbe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a16      	ldr	r2, [pc, #88]	; (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00e      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c7c:	d009      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a12      	ldr	r2, [pc, #72]	; (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d004      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a10      	ldr	r2, [pc, #64]	; (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d10c      	bne.n	8004cac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	68ba      	ldr	r2, [r7, #8]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68ba      	ldr	r2, [r7, #8]
 8004caa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr
 8004cc8:	40012c00 	.word	0x40012c00
 8004ccc:	40000400 	.word	0x40000400
 8004cd0:	40000800 	.word	0x40000800

08004cd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bc80      	pop	{r7}
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e042      	b.n	8004d90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d106      	bne.n	8004d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fc fefe 	bl	8001b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2224      	movs	r2, #36	; 0x24
 8004d28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 fe8b 	bl	8005a58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695a      	ldr	r2, [r3, #20]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08a      	sub	sp, #40	; 0x28
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b20      	cmp	r3, #32
 8004db6:	d175      	bne.n	8004ea4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <HAL_UART_Transmit+0x2c>
 8004dbe:	88fb      	ldrh	r3, [r7, #6]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e06e      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2221      	movs	r2, #33	; 0x21
 8004dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dd6:	f7fd f817 	bl	8001e08 <HAL_GetTick>
 8004dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	88fa      	ldrh	r2, [r7, #6]
 8004de0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	88fa      	ldrh	r2, [r7, #6]
 8004de6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004df0:	d108      	bne.n	8004e04 <HAL_UART_Transmit+0x6c>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d104      	bne.n	8004e04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	61bb      	str	r3, [r7, #24]
 8004e02:	e003      	b.n	8004e0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e0c:	e02e      	b.n	8004e6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2200      	movs	r2, #0
 8004e16:	2180      	movs	r1, #128	; 0x80
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fbd7 	bl	80055cc <UART_WaitOnFlagUntilTimeout>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2220      	movs	r2, #32
 8004e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e03a      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10b      	bne.n	8004e4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	3302      	adds	r3, #2
 8004e4a:	61bb      	str	r3, [r7, #24]
 8004e4c:	e007      	b.n	8004e5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	781a      	ldrb	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1cb      	bne.n	8004e0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2140      	movs	r1, #64	; 0x40
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fba3 	bl	80055cc <UART_WaitOnFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e006      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e000      	b.n	8004ea6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ea4:	2302      	movs	r3, #2
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b084      	sub	sp, #16
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d112      	bne.n	8004eee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_UART_Receive_IT+0x26>
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e00b      	b.n	8004ef0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004ede:	88fb      	ldrh	r3, [r7, #6]
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	68b9      	ldr	r1, [r7, #8]
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 fbca 	bl	800567e <UART_Start_Receive_IT>
 8004eea:	4603      	mov	r3, r0
 8004eec:	e000      	b.n	8004ef0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004eee:	2302      	movs	r3, #2
  }
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b09a      	sub	sp, #104	; 0x68
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	330c      	adds	r3, #12
 8004f06:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f0a:	e853 3f00 	ldrex	r3, [r3]
 8004f0e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004f10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f16:	667b      	str	r3, [r7, #100]	; 0x64
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	330c      	adds	r3, #12
 8004f1e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f20:	657a      	str	r2, [r7, #84]	; 0x54
 8004f22:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f24:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004f26:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004f28:	e841 2300 	strex	r3, r2, [r1]
 8004f2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1e5      	bne.n	8004f00 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3314      	adds	r3, #20
 8004f3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f46:	f023 0301 	bic.w	r3, r3, #1
 8004f4a:	663b      	str	r3, [r7, #96]	; 0x60
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3314      	adds	r3, #20
 8004f52:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f54:	643a      	str	r2, [r7, #64]	; 0x40
 8004f56:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004f5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e5      	bne.n	8004f34 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d119      	bne.n	8004fa4 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	330c      	adds	r3, #12
 8004f76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	e853 3f00 	ldrex	r3, [r3]
 8004f7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	f023 0310 	bic.w	r3, r3, #16
 8004f86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	330c      	adds	r3, #12
 8004f8e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004f90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f98:	e841 2300 	strex	r3, r2, [r1]
 8004f9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1e5      	bne.n	8004f70 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d03f      	beq.n	8005032 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3314      	adds	r3, #20
 8004fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	e853 3f00 	ldrex	r3, [r3]
 8004fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fc8:	65bb      	str	r3, [r7, #88]	; 0x58
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	3314      	adds	r3, #20
 8004fd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004fd2:	61ba      	str	r2, [r7, #24]
 8004fd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd6:	6979      	ldr	r1, [r7, #20]
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	e841 2300 	strex	r3, r2, [r1]
 8004fde:	613b      	str	r3, [r7, #16]
   return(result);
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1e5      	bne.n	8004fb2 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d013      	beq.n	8005016 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff2:	4a19      	ldr	r2, [pc, #100]	; (8005058 <HAL_UART_AbortReceive_IT+0x160>)
 8004ff4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7fd fcd4 	bl	80029a8 <HAL_DMA_Abort_IT>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d022      	beq.n	800504c <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005010:	4610      	mov	r0, r2
 8005012:	4798      	blx	r3
 8005014:	e01a      	b.n	800504c <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2220      	movs	r2, #32
 8005020:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 faba 	bl	80055a4 <HAL_UART_AbortReceiveCpltCallback>
 8005030:	e00c      	b.n	800504c <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 faac 	bl	80055a4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3768      	adds	r7, #104	; 0x68
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	080057dd 	.word	0x080057dd

0800505c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b0ba      	sub	sp, #232	; 0xe8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005082:	2300      	movs	r3, #0
 8005084:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005088:	2300      	movs	r3, #0
 800508a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800508e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005092:	f003 030f 	and.w	r3, r3, #15
 8005096:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800509a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10f      	bne.n	80050c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050a6:	f003 0320 	and.w	r3, r3, #32
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d009      	beq.n	80050c2 <HAL_UART_IRQHandler+0x66>
 80050ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050b2:	f003 0320 	and.w	r3, r3, #32
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 fc0d 	bl	80058da <UART_Receive_IT>
      return;
 80050c0:	e25b      	b.n	800557a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 80de 	beq.w	8005288 <HAL_UART_IRQHandler+0x22c>
 80050cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d106      	bne.n	80050e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 80d1 	beq.w	8005288 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00b      	beq.n	800510a <HAL_UART_IRQHandler+0xae>
 80050f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d005      	beq.n	800510a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005102:	f043 0201 	orr.w	r2, r3, #1
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800510a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00b      	beq.n	800512e <HAL_UART_IRQHandler+0xd2>
 8005116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005126:	f043 0202 	orr.w	r2, r3, #2
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800512e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00b      	beq.n	8005152 <HAL_UART_IRQHandler+0xf6>
 800513a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d005      	beq.n	8005152 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800514a:	f043 0204 	orr.w	r2, r3, #4
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005156:	f003 0308 	and.w	r3, r3, #8
 800515a:	2b00      	cmp	r3, #0
 800515c:	d011      	beq.n	8005182 <HAL_UART_IRQHandler+0x126>
 800515e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005162:	f003 0320 	and.w	r3, r3, #32
 8005166:	2b00      	cmp	r3, #0
 8005168:	d105      	bne.n	8005176 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800516a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517a:	f043 0208 	orr.w	r2, r3, #8
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 81f2 	beq.w	8005570 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800518c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005190:	f003 0320 	and.w	r3, r3, #32
 8005194:	2b00      	cmp	r3, #0
 8005196:	d008      	beq.n	80051aa <HAL_UART_IRQHandler+0x14e>
 8005198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d002      	beq.n	80051aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 fb98 	bl	80058da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bf14      	ite	ne
 80051b8:	2301      	movne	r3, #1
 80051ba:	2300      	moveq	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d103      	bne.n	80051d6 <HAL_UART_IRQHandler+0x17a>
 80051ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d04f      	beq.n	8005276 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 fa8a 	bl	80056f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d041      	beq.n	800526e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	3314      	adds	r3, #20
 80051f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005200:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005204:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005208:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3314      	adds	r3, #20
 8005212:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005216:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800521a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005222:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005226:	e841 2300 	strex	r3, r2, [r1]
 800522a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800522e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1d9      	bne.n	80051ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523a:	2b00      	cmp	r3, #0
 800523c:	d013      	beq.n	8005266 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005242:	4a7e      	ldr	r2, [pc, #504]	; (800543c <HAL_UART_IRQHandler+0x3e0>)
 8005244:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524a:	4618      	mov	r0, r3
 800524c:	f7fd fbac 	bl	80029a8 <HAL_DMA_Abort_IT>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d016      	beq.n	8005284 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005260:	4610      	mov	r0, r2
 8005262:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005264:	e00e      	b.n	8005284 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f993 	bl	8005592 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800526c:	e00a      	b.n	8005284 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f98f 	bl	8005592 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005274:	e006      	b.n	8005284 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f98b 	bl	8005592 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005282:	e175      	b.n	8005570 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005284:	bf00      	nop
    return;
 8005286:	e173      	b.n	8005570 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528c:	2b01      	cmp	r3, #1
 800528e:	f040 814f 	bne.w	8005530 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005296:	f003 0310 	and.w	r3, r3, #16
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 8148 	beq.w	8005530 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052a4:	f003 0310 	and.w	r3, r3, #16
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 8141 	beq.w	8005530 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052ae:	2300      	movs	r3, #0
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60bb      	str	r3, [r7, #8]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	60bb      	str	r3, [r7, #8]
 80052c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f000 80b6 	beq.w	8005440 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 8145 	beq.w	8005574 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052f2:	429a      	cmp	r2, r3
 80052f4:	f080 813e 	bcs.w	8005574 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	2b20      	cmp	r3, #32
 8005308:	f000 8088 	beq.w	800541c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	330c      	adds	r3, #12
 8005312:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005316:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800531a:	e853 3f00 	ldrex	r3, [r3]
 800531e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005322:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005326:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800532a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	330c      	adds	r3, #12
 8005334:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005338:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800533c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005344:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005348:	e841 2300 	strex	r3, r2, [r1]
 800534c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005350:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1d9      	bne.n	800530c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3314      	adds	r3, #20
 800535e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005368:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800536a:	f023 0301 	bic.w	r3, r3, #1
 800536e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3314      	adds	r3, #20
 8005378:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800537c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005380:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005382:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005384:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005388:	e841 2300 	strex	r3, r2, [r1]
 800538c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800538e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1e1      	bne.n	8005358 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	3314      	adds	r3, #20
 800539a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800539e:	e853 3f00 	ldrex	r3, [r3]
 80053a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3314      	adds	r3, #20
 80053b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80053b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80053ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80053be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80053c0:	e841 2300 	strex	r3, r2, [r1]
 80053c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80053c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1e3      	bne.n	8005394 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	330c      	adds	r3, #12
 80053e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053e4:	e853 3f00 	ldrex	r3, [r3]
 80053e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053ec:	f023 0310 	bic.w	r3, r3, #16
 80053f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	330c      	adds	r3, #12
 80053fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80053fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8005400:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005402:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005404:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005406:	e841 2300 	strex	r3, r2, [r1]
 800540a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800540c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1e3      	bne.n	80053da <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005416:	4618      	mov	r0, r3
 8005418:	f7fd fa8a 	bl	8002930 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2202      	movs	r2, #2
 8005420:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800542a:	b29b      	uxth	r3, r3
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	b29b      	uxth	r3, r3
 8005430:	4619      	mov	r1, r3
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f8bf 	bl	80055b6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005438:	e09c      	b.n	8005574 <HAL_UART_IRQHandler+0x518>
 800543a:	bf00      	nop
 800543c:	080057b5 	.word	0x080057b5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005448:	b29b      	uxth	r3, r3
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	f000 808e 	beq.w	8005578 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800545c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005460:	2b00      	cmp	r3, #0
 8005462:	f000 8089 	beq.w	8005578 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	330c      	adds	r3, #12
 800546c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005470:	e853 3f00 	ldrex	r3, [r3]
 8005474:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005478:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800547c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	330c      	adds	r3, #12
 8005486:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800548a:	647a      	str	r2, [r7, #68]	; 0x44
 800548c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005490:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005492:	e841 2300 	strex	r3, r2, [r1]
 8005496:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1e3      	bne.n	8005466 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	3314      	adds	r3, #20
 80054a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	623b      	str	r3, [r7, #32]
   return(result);
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	f023 0301 	bic.w	r3, r3, #1
 80054b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3314      	adds	r3, #20
 80054be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80054c2:	633a      	str	r2, [r7, #48]	; 0x30
 80054c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054ca:	e841 2300 	strex	r3, r2, [r1]
 80054ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1e3      	bne.n	800549e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	330c      	adds	r3, #12
 80054ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	e853 3f00 	ldrex	r3, [r3]
 80054f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 0310 	bic.w	r3, r3, #16
 80054fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	330c      	adds	r3, #12
 8005504:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005508:	61fa      	str	r2, [r7, #28]
 800550a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550c:	69b9      	ldr	r1, [r7, #24]
 800550e:	69fa      	ldr	r2, [r7, #28]
 8005510:	e841 2300 	strex	r3, r2, [r1]
 8005514:	617b      	str	r3, [r7, #20]
   return(result);
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e3      	bne.n	80054e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005522:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005526:	4619      	mov	r1, r3
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 f844 	bl	80055b6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800552e:	e023      	b.n	8005578 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005538:	2b00      	cmp	r3, #0
 800553a:	d009      	beq.n	8005550 <HAL_UART_IRQHandler+0x4f4>
 800553c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f95f 	bl	800580c <UART_Transmit_IT>
    return;
 800554e:	e014      	b.n	800557a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00e      	beq.n	800557a <HAL_UART_IRQHandler+0x51e>
 800555c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005564:	2b00      	cmp	r3, #0
 8005566:	d008      	beq.n	800557a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f99e 	bl	80058aa <UART_EndTransmit_IT>
    return;
 800556e:	e004      	b.n	800557a <HAL_UART_IRQHandler+0x51e>
    return;
 8005570:	bf00      	nop
 8005572:	e002      	b.n	800557a <HAL_UART_IRQHandler+0x51e>
      return;
 8005574:	bf00      	nop
 8005576:	e000      	b.n	800557a <HAL_UART_IRQHandler+0x51e>
      return;
 8005578:	bf00      	nop
  }
}
 800557a:	37e8      	adds	r7, #232	; 0xe8
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	bc80      	pop	{r7}
 8005590:	4770      	bx	lr

08005592 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005592:	b480      	push	{r7}
 8005594:	b083      	sub	sp, #12
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800559a:	bf00      	nop
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	bc80      	pop	{r7}
 80055a2:	4770      	bx	lr

080055a4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bc80      	pop	{r7}
 80055b4:	4770      	bx	lr

080055b6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b083      	sub	sp, #12
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	460b      	mov	r3, r1
 80055c0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055c2:	bf00      	nop
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bc80      	pop	{r7}
 80055ca:	4770      	bx	lr

080055cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	603b      	str	r3, [r7, #0]
 80055d8:	4613      	mov	r3, r2
 80055da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055dc:	e03b      	b.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055de:	6a3b      	ldr	r3, [r7, #32]
 80055e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e4:	d037      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e6:	f7fc fc0f 	bl	8001e08 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	6a3a      	ldr	r2, [r7, #32]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d302      	bcc.n	80055fc <UART_WaitOnFlagUntilTimeout+0x30>
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e03a      	b.n	8005676 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d023      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b80      	cmp	r3, #128	; 0x80
 8005612:	d020      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b40      	cmp	r3, #64	; 0x40
 8005618:	d01d      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0308 	and.w	r3, r3, #8
 8005624:	2b08      	cmp	r3, #8
 8005626:	d116      	bne.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005628:	2300      	movs	r3, #0
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	617b      	str	r3, [r7, #20]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	617b      	str	r3, [r7, #20]
 800563c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f000 f856 	bl	80056f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2208      	movs	r2, #8
 8005648:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e00f      	b.n	8005676 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	4013      	ands	r3, r2
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	429a      	cmp	r2, r3
 8005664:	bf0c      	ite	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	2300      	movne	r3, #0
 800566a:	b2db      	uxtb	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	79fb      	ldrb	r3, [r7, #7]
 8005670:	429a      	cmp	r2, r3
 8005672:	d0b4      	beq.n	80055de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800567e:	b480      	push	{r7}
 8005680:	b085      	sub	sp, #20
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	4613      	mov	r3, r2
 800568a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	88fa      	ldrh	r2, [r7, #6]
 8005696:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	88fa      	ldrh	r2, [r7, #6]
 800569c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2222      	movs	r2, #34	; 0x22
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d007      	beq.n	80056c4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056c2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695a      	ldr	r2, [r3, #20]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f042 0201 	orr.w	r2, r2, #1
 80056d2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0220 	orr.w	r2, r2, #32
 80056e2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr

080056f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b095      	sub	sp, #84	; 0x54
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	330c      	adds	r3, #12
 80056fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005702:	e853 3f00 	ldrex	r3, [r3]
 8005706:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800570e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	330c      	adds	r3, #12
 8005716:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005718:	643a      	str	r2, [r7, #64]	; 0x40
 800571a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800571e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005720:	e841 2300 	strex	r3, r2, [r1]
 8005724:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e5      	bne.n	80056f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3314      	adds	r3, #20
 8005732:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	e853 3f00 	ldrex	r3, [r3]
 800573a:	61fb      	str	r3, [r7, #28]
   return(result);
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f023 0301 	bic.w	r3, r3, #1
 8005742:	64bb      	str	r3, [r7, #72]	; 0x48
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3314      	adds	r3, #20
 800574a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800574c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800574e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005750:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005752:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005754:	e841 2300 	strex	r3, r2, [r1]
 8005758:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1e5      	bne.n	800572c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005764:	2b01      	cmp	r3, #1
 8005766:	d119      	bne.n	800579c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	330c      	adds	r3, #12
 800576e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	60bb      	str	r3, [r7, #8]
   return(result);
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f023 0310 	bic.w	r3, r3, #16
 800577e:	647b      	str	r3, [r7, #68]	; 0x44
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	330c      	adds	r3, #12
 8005786:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005788:	61ba      	str	r2, [r7, #24]
 800578a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6979      	ldr	r1, [r7, #20]
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	e841 2300 	strex	r3, r2, [r1]
 8005794:	613b      	str	r3, [r7, #16]
   return(result);
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e5      	bne.n	8005768 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057aa:	bf00      	nop
 80057ac:	3754      	adds	r7, #84	; 0x54
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bc80      	pop	{r7}
 80057b2:	4770      	bx	lr

080057b4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f7ff fedf 	bl	8005592 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057d4:	bf00      	nop
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e8:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f7ff fed0 	bl	80055a4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005804:	bf00      	nop
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b21      	cmp	r3, #33	; 0x21
 800581e:	d13e      	bne.n	800589e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005828:	d114      	bne.n	8005854 <UART_Transmit_IT+0x48>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d110      	bne.n	8005854 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	881b      	ldrh	r3, [r3, #0]
 800583c:	461a      	mov	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005846:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	1c9a      	adds	r2, r3, #2
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	621a      	str	r2, [r3, #32]
 8005852:	e008      	b.n	8005866 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	1c59      	adds	r1, r3, #1
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6211      	str	r1, [r2, #32]
 800585e:	781a      	ldrb	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800586a:	b29b      	uxth	r3, r3
 800586c:	3b01      	subs	r3, #1
 800586e:	b29b      	uxth	r3, r3
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	4619      	mov	r1, r3
 8005874:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10f      	bne.n	800589a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68da      	ldr	r2, [r3, #12]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005888:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005898:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800589a:	2300      	movs	r3, #0
 800589c:	e000      	b.n	80058a0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800589e:	2302      	movs	r3, #2
  }
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3714      	adds	r7, #20
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bc80      	pop	{r7}
 80058a8:	4770      	bx	lr

080058aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b082      	sub	sp, #8
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68da      	ldr	r2, [r3, #12]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f7ff fe58 	bl	8005580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3708      	adds	r7, #8
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}

080058da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b08c      	sub	sp, #48	; 0x30
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b22      	cmp	r3, #34	; 0x22
 80058ec:	f040 80ae 	bne.w	8005a4c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f8:	d117      	bne.n	800592a <UART_Receive_IT+0x50>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d113      	bne.n	800592a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005902:	2300      	movs	r3, #0
 8005904:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	b29b      	uxth	r3, r3
 8005914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005918:	b29a      	uxth	r2, r3
 800591a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800591c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005922:	1c9a      	adds	r2, r3, #2
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	629a      	str	r2, [r3, #40]	; 0x28
 8005928:	e026      	b.n	8005978 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800592e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005930:	2300      	movs	r3, #0
 8005932:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800593c:	d007      	beq.n	800594e <UART_Receive_IT+0x74>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10a      	bne.n	800595c <UART_Receive_IT+0x82>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d106      	bne.n	800595c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	b2da      	uxtb	r2, r3
 8005956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005958:	701a      	strb	r2, [r3, #0]
 800595a:	e008      	b.n	800596e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	b2db      	uxtb	r3, r3
 8005964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005968:	b2da      	uxtb	r2, r3
 800596a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800596c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005972:	1c5a      	adds	r2, r3, #1
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800597c:	b29b      	uxth	r3, r3
 800597e:	3b01      	subs	r3, #1
 8005980:	b29b      	uxth	r3, r3
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	4619      	mov	r1, r3
 8005986:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005988:	2b00      	cmp	r3, #0
 800598a:	d15d      	bne.n	8005a48 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68da      	ldr	r2, [r3, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f022 0220 	bic.w	r2, r2, #32
 800599a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68da      	ldr	r2, [r3, #12]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695a      	ldr	r2, [r3, #20]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0201 	bic.w	r2, r2, #1
 80059ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2220      	movs	r2, #32
 80059c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d135      	bne.n	8005a3e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	330c      	adds	r3, #12
 80059de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	e853 3f00 	ldrex	r3, [r3]
 80059e6:	613b      	str	r3, [r7, #16]
   return(result);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f023 0310 	bic.w	r3, r3, #16
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	330c      	adds	r3, #12
 80059f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f8:	623a      	str	r2, [r7, #32]
 80059fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fc:	69f9      	ldr	r1, [r7, #28]
 80059fe:	6a3a      	ldr	r2, [r7, #32]
 8005a00:	e841 2300 	strex	r3, r2, [r1]
 8005a04:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1e5      	bne.n	80059d8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0310 	and.w	r3, r3, #16
 8005a16:	2b10      	cmp	r3, #16
 8005a18:	d10a      	bne.n	8005a30 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	60fb      	str	r3, [r7, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a34:	4619      	mov	r1, r3
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7ff fdbd 	bl	80055b6 <HAL_UARTEx_RxEventCallback>
 8005a3c:	e002      	b.n	8005a44 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f7fb fa5e 	bl	8000f00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a44:	2300      	movs	r3, #0
 8005a46:	e002      	b.n	8005a4e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	e000      	b.n	8005a4e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a4c:	2302      	movs	r3, #2
  }
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3730      	adds	r7, #48	; 0x30
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
	...

08005a58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68da      	ldr	r2, [r3, #12]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	430a      	orrs	r2, r1
 8005a74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a92:	f023 030c 	bic.w	r3, r3, #12
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	6812      	ldr	r2, [r2, #0]
 8005a9a:	68b9      	ldr	r1, [r7, #8]
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699a      	ldr	r2, [r3, #24]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a2c      	ldr	r2, [pc, #176]	; (8005b6c <UART_SetConfig+0x114>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d103      	bne.n	8005ac8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ac0:	f7fe f8b0 	bl	8003c24 <HAL_RCC_GetPCLK2Freq>
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	e002      	b.n	8005ace <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ac8:	f7fe f898 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 8005acc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	4413      	add	r3, r2
 8005ad6:	009a      	lsls	r2, r3, #2
 8005ad8:	441a      	add	r2, r3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae4:	4a22      	ldr	r2, [pc, #136]	; (8005b70 <UART_SetConfig+0x118>)
 8005ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aea:	095b      	lsrs	r3, r3, #5
 8005aec:	0119      	lsls	r1, r3, #4
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	4613      	mov	r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	4413      	add	r3, r2
 8005af6:	009a      	lsls	r2, r3, #2
 8005af8:	441a      	add	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b04:	4b1a      	ldr	r3, [pc, #104]	; (8005b70 <UART_SetConfig+0x118>)
 8005b06:	fba3 0302 	umull	r0, r3, r3, r2
 8005b0a:	095b      	lsrs	r3, r3, #5
 8005b0c:	2064      	movs	r0, #100	; 0x64
 8005b0e:	fb00 f303 	mul.w	r3, r0, r3
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	011b      	lsls	r3, r3, #4
 8005b16:	3332      	adds	r3, #50	; 0x32
 8005b18:	4a15      	ldr	r2, [pc, #84]	; (8005b70 <UART_SetConfig+0x118>)
 8005b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1e:	095b      	lsrs	r3, r3, #5
 8005b20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b24:	4419      	add	r1, r3
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	4413      	add	r3, r2
 8005b2e:	009a      	lsls	r2, r3, #2
 8005b30:	441a      	add	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b3c:	4b0c      	ldr	r3, [pc, #48]	; (8005b70 <UART_SetConfig+0x118>)
 8005b3e:	fba3 0302 	umull	r0, r3, r3, r2
 8005b42:	095b      	lsrs	r3, r3, #5
 8005b44:	2064      	movs	r0, #100	; 0x64
 8005b46:	fb00 f303 	mul.w	r3, r0, r3
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	011b      	lsls	r3, r3, #4
 8005b4e:	3332      	adds	r3, #50	; 0x32
 8005b50:	4a07      	ldr	r2, [pc, #28]	; (8005b70 <UART_SetConfig+0x118>)
 8005b52:	fba2 2303 	umull	r2, r3, r2, r3
 8005b56:	095b      	lsrs	r3, r3, #5
 8005b58:	f003 020f 	and.w	r2, r3, #15
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	440a      	add	r2, r1
 8005b62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b64:	bf00      	nop
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40013800 	.word	0x40013800
 8005b70:	51eb851f 	.word	0x51eb851f

08005b74 <memset>:
 8005b74:	4603      	mov	r3, r0
 8005b76:	4402      	add	r2, r0
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d100      	bne.n	8005b7e <memset+0xa>
 8005b7c:	4770      	bx	lr
 8005b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b82:	e7f9      	b.n	8005b78 <memset+0x4>

08005b84 <__libc_init_array>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	2600      	movs	r6, #0
 8005b88:	4d0c      	ldr	r5, [pc, #48]	; (8005bbc <__libc_init_array+0x38>)
 8005b8a:	4c0d      	ldr	r4, [pc, #52]	; (8005bc0 <__libc_init_array+0x3c>)
 8005b8c:	1b64      	subs	r4, r4, r5
 8005b8e:	10a4      	asrs	r4, r4, #2
 8005b90:	42a6      	cmp	r6, r4
 8005b92:	d109      	bne.n	8005ba8 <__libc_init_array+0x24>
 8005b94:	f000 f81a 	bl	8005bcc <_init>
 8005b98:	2600      	movs	r6, #0
 8005b9a:	4d0a      	ldr	r5, [pc, #40]	; (8005bc4 <__libc_init_array+0x40>)
 8005b9c:	4c0a      	ldr	r4, [pc, #40]	; (8005bc8 <__libc_init_array+0x44>)
 8005b9e:	1b64      	subs	r4, r4, r5
 8005ba0:	10a4      	asrs	r4, r4, #2
 8005ba2:	42a6      	cmp	r6, r4
 8005ba4:	d105      	bne.n	8005bb2 <__libc_init_array+0x2e>
 8005ba6:	bd70      	pop	{r4, r5, r6, pc}
 8005ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bac:	4798      	blx	r3
 8005bae:	3601      	adds	r6, #1
 8005bb0:	e7ee      	b.n	8005b90 <__libc_init_array+0xc>
 8005bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bb6:	4798      	blx	r3
 8005bb8:	3601      	adds	r6, #1
 8005bba:	e7f2      	b.n	8005ba2 <__libc_init_array+0x1e>
 8005bbc:	08005c10 	.word	0x08005c10
 8005bc0:	08005c10 	.word	0x08005c10
 8005bc4:	08005c10 	.word	0x08005c10
 8005bc8:	08005c14 	.word	0x08005c14

08005bcc <_init>:
 8005bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bce:	bf00      	nop
 8005bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bd2:	bc08      	pop	{r3}
 8005bd4:	469e      	mov	lr, r3
 8005bd6:	4770      	bx	lr

08005bd8 <_fini>:
 8005bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bda:	bf00      	nop
 8005bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bde:	bc08      	pop	{r3}
 8005be0:	469e      	mov	lr, r3
 8005be2:	4770      	bx	lr
