{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701276417491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701276417492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:46:57 2023 " "Processing started: Wed Nov 29 13:46:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701276417492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276417492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276417492 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276418010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701276418383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701276418383 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "audio_nios.qsys " "Elaborating Platform Designer system entity \"audio_nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276433823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:20 Progress: Loading DE10_Standard_Audio_2/audio_nios.qsys " "2023.11.29.14:47:20 Progress: Loading DE10_Standard_Audio_2/audio_nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276440591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:21 Progress: Reading input file " "2023.11.29.14:47:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276441079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:21 Progress: Adding clk_50 \[clock_source 18.1\] " "2023.11.29.14:47:21 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276441306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:22 Progress: Parameterizing module clk_50 " "2023.11.29.14:47:22 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276442478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:22 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2023.11.29.14:47:22 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276442481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:22 Progress: Parameterizing module jtag_uart " "2023.11.29.14:47:22 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276442581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:22 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.11.29.14:47:22 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276442583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Parameterizing module nios2_gen2_0 " "2023.11.29.14:47:23 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Adding nios2_gen_0 \[altera_nios2_gen2 18.1\] " "2023.11.29.14:47:23 Progress: Adding nios2_gen_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Parameterizing module nios2_gen_0 " "2023.11.29.14:47:23 Progress: Parameterizing module nios2_gen_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\] " "2023.11.29.14:47:23 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Parameterizing module onchip_memory2 " "2023.11.29.14:47:23 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.11.29.14:47:23 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Parameterizing module onchip_memory_0 " "2023.11.29.14:47:23 Progress: Parameterizing module onchip_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Building connections " "2023.11.29.14:47:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Parameterizing connections " "2023.11.29.14:47:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:23 Progress: Validating " "2023.11.29.14:47:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276443569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.29.14:47:26 Progress: Done reading input file " "2023.11.29.14:47:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276446195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276447562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios: Generating audio_nios \"audio_nios\" for QUARTUS_SYNTH " "Audio_nios: Generating audio_nios \"audio_nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276448649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276456858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=/tmp/alt9690_7713794874762062548.dir/0002_jtag_uart_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9690_7713794874762062548.dir/0002_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=/tmp/alt9690_7713794874762062548.dir/0002_jtag_uart_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9690_7713794874762062548.dir/0002_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276456858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276457267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"audio_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"audio_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276457270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276457395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen_0\" " "Nios2_gen_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276457524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276457534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=/tmp/alt9690_7713794874762062548.dir/0003_onchip_memory2_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9690_7713794874762062548.dir/0003_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=/tmp/alt9690_7713794874762062548.dir/0003_onchip_memory2_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9690_7713794874762062548.dir/0003_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276457535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276458184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276458188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Starting RTL generation for module 'audio_nios_onchip_memory_0' " "Onchip_memory_0: Starting RTL generation for module 'audio_nios_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276458197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory_0 --dir=/tmp/alt9690_7713794874762062548.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9690_7713794874762062548.dir/0004_onchip_memory_0_gen//audio_nios_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_0:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory_0 --dir=/tmp/alt9690_7713794874762062548.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9690_7713794874762062548.dir/0004_onchip_memory_0_gen//audio_nios_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276458198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Done RTL generation for module 'audio_nios_onchip_memory_0' " "Onchip_memory_0: Done RTL generation for module 'audio_nios_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276458823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\" " "Onchip_memory_0: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276458829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276460293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276460421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276460472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276460528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276460575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276461809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276461817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276461820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"audio_nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"audio_nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276461831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276461932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=/tmp/alt9690_7713794874762062548.dir/0008_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9690_7713794874762062548.dir/0008_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=/tmp/alt9690_7713794874762062548.dir/0008_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9690_7713794874762062548.dir/0008_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276461932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:42 (*) Starting Nios II generation " "Cpu: # 2023.11.29 13:47:42 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:42 (*)   Checking for plaintext license. " "Cpu: # 2023.11.29 13:47:42 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 13:47:43 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 13:47:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 13:47:43 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Plaintext license not found. " "Cpu: # 2023.11.29 13:47:43 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.11.29 13:47:43 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 13:47:43 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 13:47:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 13:47:43 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.11.29 13:47:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.29 13:47:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)   Creating all objects for CPU " "Cpu: # 2023.11.29 13:47:43 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:43 (*)     Testbench " "Cpu: # 2023.11.29 13:47:43 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)     Instruction decoding " "Cpu: # 2023.11.29 13:47:44 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)       Instruction fields " "Cpu: # 2023.11.29 13:47:44 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)       Instruction decodes " "Cpu: # 2023.11.29 13:47:44 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.11.29 13:47:44 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)       Instruction controls " "Cpu: # 2023.11.29 13:47:44 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)     Pipeline frontend " "Cpu: # 2023.11.29 13:47:44 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:44 (*)     Pipeline backend " "Cpu: # 2023.11.29 13:47:44 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:45 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.29 13:47:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:47 (*)   Creating encrypted RTL " "Cpu: # 2023.11.29 13:47:47 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:49 (*) Done Nios II generation " "Cpu: # 2023.11.29 13:47:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen_0_cpu' " "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen_0_cpu --dir=/tmp/alt9690_7713794874762062548.dir/0009_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9690_7713794874762062548.dir/0009_cpu_gen//audio_nios_nios2_gen_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen_0_cpu --dir=/tmp/alt9690_7713794874762062548.dir/0009_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9690_7713794874762062548.dir/0009_cpu_gen//audio_nios_nios2_gen_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276469135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:49 (*) Starting Nios II generation " "Cpu: # 2023.11.29 13:47:49 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:49 (*)   Checking for plaintext license. " "Cpu: # 2023.11.29 13:47:49 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 13:47:50 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 13:47:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 13:47:50 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Plaintext license not found. " "Cpu: # 2023.11.29 13:47:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.11.29 13:47:50 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.29 13:47:50 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.29 13:47:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.29 13:47:50 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.11.29 13:47:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.29 13:47:50 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)   Creating all objects for CPU " "Cpu: # 2023.11.29 13:47:50 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)     Testbench " "Cpu: # 2023.11.29 13:47:50 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:50 (*)     Instruction decoding " "Cpu: # 2023.11.29 13:47:50 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:51 (*)       Instruction fields " "Cpu: # 2023.11.29 13:47:51 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:51 (*)       Instruction decodes " "Cpu: # 2023.11.29 13:47:51 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:51 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.11.29 13:47:51 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:51 (*)       Instruction controls " "Cpu: # 2023.11.29 13:47:51 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:51 (*)     Pipeline frontend " "Cpu: # 2023.11.29 13:47:51 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:51 (*)     Pipeline backend " "Cpu: # 2023.11.29 13:47:51 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:53 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.29 13:47:53 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:55 (*)   Creating encrypted RTL " "Cpu: # 2023.11.29 13:47:55 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.29 13:47:57 (*) Done Nios II generation " "Cpu: # 2023.11.29 13:47:57 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'audio_nios_nios2_gen_0_cpu' " "Cpu: Done RTL generation for module 'audio_nios_nios2_gen_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios: Done \"audio_nios\" with 40 modules, 74 files " "Audio_nios: Done \"audio_nios\" with 40 modules, 74 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276477758 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "audio_nios.qsys " "Finished elaborating Platform Designer system entity \"audio_nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276479827 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_Standard_Audio.v(114) " "Verilog HDL Module Instantiation warning at DE10_Standard_Audio.v(114): ignored dangling comma in List of Port Connections" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 114 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701276480133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_Audio.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_Standard_Audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_Audio " "Found entity 1: DE10_Standard_Audio" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/audio_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/audio_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios " "Found entity 1: audio_nios" {  } { { "db/ip/audio_nios/audio_nios.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480145 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480152 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/audio_nios/submodules/altera_reset_controller.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/audio_nios/submodules/altera_reset_synchronizer.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_irq_mapper " "Found entity 1: audio_nios_irq_mapper" {  } { { "db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_irq_mapper_001 " "Found entity 1: audio_nios_irq_mapper_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_irq_mapper_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_jtag_uart_sim_scfifo_w " "Found entity 1: audio_nios_jtag_uart_sim_scfifo_w" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480163 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_jtag_uart_scfifo_w " "Found entity 2: audio_nios_jtag_uart_scfifo_w" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480163 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_jtag_uart_sim_scfifo_r " "Found entity 3: audio_nios_jtag_uart_sim_scfifo_r" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480163 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_jtag_uart_scfifo_r " "Found entity 4: audio_nios_jtag_uart_scfifo_r" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480163 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_jtag_uart " "Found entity 5: audio_nios_jtag_uart" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0 " "Found entity 1: audio_nios_mm_interconnect_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480182 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router " "Found entity 2: audio_nios_mm_interconnect_0_router" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480184 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_001 " "Found entity 2: audio_nios_mm_interconnect_0_router_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480185 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_002 " "Found entity 2: audio_nios_mm_interconnect_0_router_002" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480187 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_003 " "Found entity 2: audio_nios_mm_interconnect_0_router_003" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480189 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_004 " "Found entity 2: audio_nios_mm_interconnect_0_router_004" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480190 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_005 " "Found entity 2: audio_nios_mm_interconnect_0_router_005" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480192 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_006 " "Found entity 2: audio_nios_mm_interconnect_0_router_006" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701276480192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_008_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480194 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_008 " "Found entity 2: audio_nios_mm_interconnect_0_router_008" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0 " "Found entity 1: audio_nios_nios2_gen2_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276480208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276480208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: audio_nios_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: audio_nios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_nios2_gen2_0_cpu_bht_module " "Found entity 3: audio_nios_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: audio_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: audio_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: audio_nios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: audio_nios_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: audio_nios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: audio_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: audio_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: audio_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: audio_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_nios2_gen2_0_cpu " "Found entity 27: audio_nios_nios2_gen2_0_cpu" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: audio_nios_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_nios_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0 " "Found entity 1: audio_nios_nios2_gen_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276481489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276481489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_ic_data_module " "Found entity 1: audio_nios_nios2_gen_0_cpu_ic_data_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_nios2_gen_0_cpu_ic_tag_module " "Found entity 2: audio_nios_nios2_gen_0_cpu_ic_tag_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_nios2_gen_0_cpu_bht_module " "Found entity 3: audio_nios_nios2_gen_0_cpu_bht_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_nios2_gen_0_cpu_register_bank_a_module " "Found entity 4: audio_nios_nios2_gen_0_cpu_register_bank_a_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_nios2_gen_0_cpu_register_bank_b_module " "Found entity 5: audio_nios_nios2_gen_0_cpu_register_bank_b_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_nios2_gen_0_cpu_dc_tag_module " "Found entity 6: audio_nios_nios2_gen_0_cpu_dc_tag_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_nios2_gen_0_cpu_dc_data_module " "Found entity 7: audio_nios_nios2_gen_0_cpu_dc_data_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_nios2_gen_0_cpu_dc_victim_module " "Found entity 8: audio_nios_nios2_gen_0_cpu_dc_victim_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_nios2_gen_0_cpu_nios2_oci_debug " "Found entity 9: audio_nios_nios2_gen_0_cpu_nios2_oci_debug" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_nios2_gen_0_cpu_nios2_oci_break " "Found entity 10: audio_nios_nios2_gen_0_cpu_nios2_oci_break" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk " "Found entity 11: audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk " "Found entity 12: audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_nios2_gen_0_cpu_nios2_oci_itrace " "Found entity 13: audio_nios_nios2_gen_0_cpu_nios2_oci_itrace" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode " "Found entity 14: audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace " "Found entity 15: audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_nios2_gen_0_cpu_nios2_oci_fifo " "Found entity 19: audio_nios_nios2_gen_0_cpu_nios2_oci_fifo" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_nios2_gen_0_cpu_nios2_oci_pib " "Found entity 20: audio_nios_nios2_gen_0_cpu_nios2_oci_pib" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_nios2_gen_0_cpu_nios2_oci_im " "Found entity 21: audio_nios_nios2_gen_0_cpu_nios2_oci_im" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_nios2_gen_0_cpu_nios2_performance_monitors " "Found entity 22: audio_nios_nios2_gen_0_cpu_nios2_performance_monitors" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_nios2_gen_0_cpu_nios2_avalon_reg " "Found entity 23: audio_nios_nios2_gen_0_cpu_nios2_avalon_reg" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module " "Found entity 24: audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_nios2_gen_0_cpu_nios2_ocimem " "Found entity 25: audio_nios_nios2_gen_0_cpu_nios2_ocimem" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_nios2_gen_0_cpu_nios2_oci " "Found entity 26: audio_nios_nios2_gen_0_cpu_nios2_oci" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_nios2_gen_0_cpu " "Found entity 27: audio_nios_nios2_gen_0_cpu" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_debug_slave_sysclk " "Found entity 1: audio_nios_nios2_gen_0_cpu_debug_slave_sysclk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_debug_slave_tck " "Found entity 1: audio_nios_nios2_gen_0_cpu_debug_slave_tck" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_debug_slave_wrapper " "Found entity 1: audio_nios_nios2_gen_0_cpu_debug_slave_wrapper" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_mult_cell " "Found entity 1: audio_nios_nios2_gen_0_cpu_mult_cell" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen_0_cpu_test_bench " "Found entity 1: audio_nios_nios2_gen_0_cpu_test_bench" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory2 " "Found entity 1: audio_nios_onchip_memory2" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory_0 " "Found entity 1: audio_nios_onchip_memory_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276482677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276482677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_Audio " "Elaborating entity \"DE10_Standard_Audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701276482920 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_Standard_Audio.v(21) " "Output port \"LEDR\" at DE10_Standard_Audio.v(21) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482923 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_Standard_Audio.v(24) " "Output port \"HEX0\" at DE10_Standard_Audio.v(24) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482923 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_Standard_Audio.v(25) " "Output port \"HEX1\" at DE10_Standard_Audio.v(25) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482923 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_Audio.v(26) " "Output port \"HEX2\" at DE10_Standard_Audio.v(26) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482923 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_Audio.v(27) " "Output port \"HEX3\" at DE10_Standard_Audio.v(27) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_Audio.v(28) " "Output port \"HEX4\" at DE10_Standard_Audio.v(28) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_Audio.v(29) " "Output port \"HEX5\" at DE10_Standard_Audio.v(29) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_Audio.v(32) " "Output port \"DRAM_ADDR\" at DE10_Standard_Audio.v(32) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_Audio.v(33) " "Output port \"DRAM_BA\" at DE10_Standard_Audio.v(33) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_Audio.v(53) " "Output port \"VGA_B\" at DE10_Standard_Audio.v(53) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_Audio.v(55) " "Output port \"VGA_G\" at DE10_Standard_Audio.v(55) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_Audio.v(57) " "Output port \"VGA_R\" at DE10_Standard_Audio.v(57) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_Audio.v(34) " "Output port \"DRAM_CAS_N\" at DE10_Standard_Audio.v(34) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482924 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_Audio.v(35) " "Output port \"DRAM_CKE\" at DE10_Standard_Audio.v(35) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_Audio.v(36) " "Output port \"DRAM_CLK\" at DE10_Standard_Audio.v(36) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_Audio.v(37) " "Output port \"DRAM_CS_N\" at DE10_Standard_Audio.v(37) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_Audio.v(39) " "Output port \"DRAM_LDQM\" at DE10_Standard_Audio.v(39) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_Audio.v(40) " "Output port \"DRAM_RAS_N\" at DE10_Standard_Audio.v(40) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_Audio.v(41) " "Output port \"DRAM_UDQM\" at DE10_Standard_Audio.v(41) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_Audio.v(42) " "Output port \"DRAM_WE_N\" at DE10_Standard_Audio.v(42) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_Audio.v(48) " "Output port \"TD_RESET_N\" at DE10_Standard_Audio.v(48) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_Audio.v(52) " "Output port \"VGA_BLANK_N\" at DE10_Standard_Audio.v(52) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482925 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_Audio.v(54) " "Output port \"VGA_CLK\" at DE10_Standard_Audio.v(54) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482926 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_Audio.v(56) " "Output port \"VGA_HS\" at DE10_Standard_Audio.v(56) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482926 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_Audio.v(58) " "Output port \"VGA_SYNC_N\" at DE10_Standard_Audio.v(58) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482926 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_Audio.v(59) " "Output port \"VGA_VS\" at DE10_Standard_Audio.v(59) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482926 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE10_Standard_Audio.v(65) " "Output port \"AUD_DACDAT\" at DE10_Standard_Audio.v(65) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482928 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE10_Standard_Audio.v(67) " "Output port \"AUD_XCK\" at DE10_Standard_Audio.v(67) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482928 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_Audio.v(76) " "Output port \"ADC_CONVST\" at DE10_Standard_Audio.v(76) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482929 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_Audio.v(77) " "Output port \"ADC_DIN\" at DE10_Standard_Audio.v(77) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482929 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_Audio.v(79) " "Output port \"ADC_SCLK\" at DE10_Standard_Audio.v(79) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482929 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE10_Standard_Audio.v(82) " "Output port \"FPGA_I2C_SCLK\" at DE10_Standard_Audio.v(82) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482929 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_Audio.v(88) " "Output port \"IRDA_TXD\" at DE10_Standard_Audio.v(88) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701276482929 "|DE10_Standard_Audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios audio_nios:u0 " "Elaborating entity \"audio_nios\" for hierarchy \"audio_nios:u0\"" {  } { { "DE10_Standard_Audio.v" "u0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276482960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart audio_nios:u0\|audio_nios_jtag_uart:jtag_uart " "Elaborating entity \"audio_nios_jtag_uart\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\"" {  } { { "db/ip/audio_nios/audio_nios.v" "jtag_uart" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_w audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w " "Elaborating entity \"audio_nios_jtag_uart_scfifo_w\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_w" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "wfifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276483496 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701276483496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276483617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276483617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276483629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276483629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276483639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276483639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276483746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276483746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276483918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276483918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276483921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276484011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276484011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276484014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_r audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r " "Elaborating entity \"audio_nios_jtag_uart_scfifo_r\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_r" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276484034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "audio_nios_jtag_uart_alt_jtag_atlantic" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276484496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276484528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276484528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276484528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276484528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276484528 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701276484528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276485448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276485767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"audio_nios_nios2_gen2_0\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/audio_nios/audio_nios.v" "nios2_gen2_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276485841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" "cpu" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276485945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_test_bench audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_test_bench" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276486540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276486639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276486783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276486904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276486904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276486905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_vgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276487129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276487129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_bht_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_bht" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276487353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276487353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_a_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_a" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276487553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276487553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_b_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_b" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_mult_cell audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_mult_cell" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276487873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276487873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276487955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276488663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276489621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276489636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pi1 " "Found entity 1: altsyncram_7pi1" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_7pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276489728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276489728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated " "Elaborating entity \"altsyncram_7pi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276489730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276489814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276489842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276489980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276489980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276489983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_victim_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_victim" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276490238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276490238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_debug audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_break audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276490942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_pib audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_im audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_ocimem audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276491971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276492310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276492310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_tck audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "audio_nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0 audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0 " "Elaborating entity \"audio_nios_nios2_gen_0\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\"" {  } { { "db/ip/audio_nios/audio_nios.v" "nios2_gen_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu " "Elaborating entity \"audio_nios_nios2_gen_0_cpu\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v" "cpu" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276492745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_test_bench audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_test_bench:the_audio_nios_nios2_gen_0_cpu_test_bench " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_test_bench\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_test_bench:the_audio_nios_nios2_gen_0_cpu_test_bench\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_test_bench" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276493511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_ic_data_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_data_module:audio_nios_nios2_gen_0_cpu_ic_data " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_ic_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_data_module:audio_nios_nios2_gen_0_cpu_ic_data\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_ic_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276493624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_ic_tag_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_ic_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_ic_tag_module:audio_nios_nios2_gen_0_cpu_ic_tag\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_ic_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276493735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_bht_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_bht_module:audio_nios_nios2_gen_0_cpu_bht " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_bht_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_bht_module:audio_nios_nios2_gen_0_cpu_bht\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_bht" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276493851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_register_bank_a_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_a_module:audio_nios_nios2_gen_0_cpu_register_bank_a " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_register_bank_a_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_a_module:audio_nios_nios2_gen_0_cpu_register_bank_a\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_register_bank_a" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276493952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_register_bank_b_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_b_module:audio_nios_nios2_gen_0_cpu_register_bank_b " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_register_bank_b_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_register_bank_b_module:audio_nios_nios2_gen_0_cpu_register_bank_b\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_register_bank_b" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276494059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_mult_cell audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_mult_cell:the_audio_nios_nios2_gen_0_cpu_mult_cell " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_mult_cell\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_mult_cell:the_audio_nios_nios2_gen_0_cpu_mult_cell\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_mult_cell" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276494089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_dc_tag_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_tag_module:audio_nios_nios2_gen_0_cpu_dc_tag " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_dc_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_tag_module:audio_nios_nios2_gen_0_cpu_dc_tag\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_dc_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276495357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_dc_data_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_data_module:audio_nios_nios2_gen_0_cpu_dc_data " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_dc_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_data_module:audio_nios_nios2_gen_0_cpu_dc_data\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_dc_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276495448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_dc_victim_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_victim_module:audio_nios_nios2_gen_0_cpu_dc_victim " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_dc_victim_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_dc_victim_module:audio_nios_nios2_gen_0_cpu_dc_victim\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_dc_victim" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276495567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276495706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_debug audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276495832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_break audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen_0_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_break\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen_0_cpu_nios2_oci_break\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_break" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276495934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_xbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_dbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_itrace audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_fifo audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276496962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_pib audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_pib" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_oci_im audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen_0_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_oci_im\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen_0_cpu_nios2_oci_im\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_im" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_avalon_reg audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_avalon_reg" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_nios2_ocimem audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_nios2_ocimem\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_ocimem" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem\|audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen_0_cpu_nios2_ocimem\|audio_nios_nios2_gen_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "audio_nios_nios2_gen_0_cpu_ociram_sp_ram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_debug_slave_wrapper audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_debug_slave_tck audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen_0_cpu_debug_slave_tck " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_debug_slave_tck\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen_0_cpu_debug_slave_tck\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen_0_cpu_debug_slave_tck" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen_0_cpu_debug_slave_sysclk audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_nios_nios2_gen_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen_0:nios2_gen_0\|audio_nios_nios2_gen_0_cpu:cpu\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen_0_cpu_debug_slave_sysclk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory2 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2 " "Elaborating entity \"audio_nios_onchip_memory2\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/audio_nios/audio_nios.v" "onchip_memory2" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory2.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276497766 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701276497766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjn1 " "Found entity 1: altsyncram_hjn1" {  } { { "db/altsyncram_hjn1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_hjn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276497938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276497938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjn1 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated " "Elaborating entity \"altsyncram_hjn1\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276497941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276500093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276500093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_hjn1.tdf" "decode3" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_hjn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276500097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276500208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276500208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hjn1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_hjn1.tdf" "mux2" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_hjn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276500211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory_0 audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"audio_nios_onchip_memory_0\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\"" {  } { { "db/ip/audio_nios/audio_nios.v" "onchip_memory_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276500361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276500388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276500406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory_0.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701276500406 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_onchip_memory_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701276500406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emn1 " "Found entity 1: altsyncram_emn1" {  } { { "db/altsyncram_emn1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/altsyncram_emn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276500565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276500565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emn1 audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_emn1:auto_generated " "Elaborating entity \"altsyncram_emn1\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_emn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276500568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"audio_nios_mm_interconnect_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/audio_nios/audio_nios.v" "mm_interconnect_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276502503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276502886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276502906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276502930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276502947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276502977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_data_master_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen_0_data_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen_0_instruction_master_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen_0_instruction_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router " "Elaborating entity \"audio_nios_mm_interconnect_0_router\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_003 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_003\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_003" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_003_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003\|audio_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_003:router_003\|audio_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_004 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_004\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_004" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_004_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004\|audio_nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_004:router_004\|audio_nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_005" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_006 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_006\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_006" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_006_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006\|audio_nios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_006:router_006\|audio_nios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_008 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_008\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_008" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_008_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008\|audio_nios_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_008_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_008:router_008\|audio_nios_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_001.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_002.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_irq_mapper audio_nios:u0\|audio_nios_irq_mapper:irq_mapper " "Elaborating entity \"audio_nios_irq_mapper\" for hierarchy \"audio_nios:u0\|audio_nios_irq_mapper:irq_mapper\"" {  } { { "db/ip/audio_nios/audio_nios.v" "irq_mapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_irq_mapper_001 audio_nios:u0\|audio_nios_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"audio_nios_irq_mapper_001\" for hierarchy \"audio_nios:u0\|audio_nios_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/audio_nios/audio_nios.v" "irq_mapper_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/audio_nios/audio_nios.v" "rst_controller" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/audio_nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/audio_nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/audio_nios/audio_nios.v" "rst_controller_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/audio_nios.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276503699 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" "the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701276506504 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen_0:nios2_gen_0|audio_nios_nios2_gen_0_cpu:cpu|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci|audio_nios_nios2_gen_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701276506650 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701276508047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.29.14:48:37 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl " "2023.11.29.14:48:37 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276517655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276522666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276522876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276524792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276524987 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276525188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276525412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276525448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276525451 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701276526152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde122abf7/alt_sld_fab.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276526470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276526610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276526612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276526704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526841 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276526841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701276526943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276526943 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701276534323 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701276534323 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701276534409 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701276534409 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701276534409 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1701276534409 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701276534409 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1701276534409 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701276534458 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701276534712 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701276534712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701276539489 "|DE10_Standard_Audio|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701276539489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276540222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701276545707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276546298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/output_files/DE10_Standard_Audio.map.smsg " "Generated suppressed messages file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/output_files/DE10_Standard_Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276547098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701276550046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701276550046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701276551177 "|DE10_Standard_Audio|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701276551177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7420 " "Implemented 7420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701276551205 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701276551205 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701276551205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6459 " "Implemented 6459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701276551205 ""} { "Info" "ICUT_CUT_TM_RAMS" "782 " "Implemented 782 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701276551205 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701276551205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701276551205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701276551290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:49:11 2023 " "Processing ended: Wed Nov 29 13:49:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701276551290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701276551290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701276551290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701276551290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701276553396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701276553397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:49:12 2023 " "Processing started: Wed Nov 29 13:49:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701276553397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701276553397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701276553397 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701276553931 ""}
{ "Info" "0" "" "Project  = DE10_Standard_Audio" {  } {  } 0 0 "Project  = DE10_Standard_Audio" 0 0 "Fitter" 0 0 1701276553932 ""}
{ "Info" "0" "" "Revision = DE10_Standard_Audio" {  } {  } 0 0 "Revision = DE10_Standard_Audio" 0 0 "Fitter" 0 0 1701276553932 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1701276554306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701276554334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701276554334 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_Audio 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_Audio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701276554394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701276554459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701276554459 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1701276555472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701276555528 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701276556619 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701276557019 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "167 168 " "No exact pin location assignment(s) for 167 pins of 168 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701276557330 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701276572661 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 4331 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 4331 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701276573801 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701276573801 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701276573801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701276573969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701276573989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701276574027 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701276574060 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276576633 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701276576633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Standard_Audio.SDC " "Synopsys Design Constraints File file not found: 'DE10_Standard_Audio.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701276576838 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.sdc " "Reading SDC File: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701276576839 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701276576875 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc " "Reading SDC File: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701276576921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "audio_nios_nios2_gen_0_cpu.sdc 48 *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at audio_nios_nios2_gen_0_cpu.sdc(48): *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701276576948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path audio_nios_nios2_gen_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at audio_nios_nios2_gen_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[0\]\]" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701276576950 ""}  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701276576950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "audio_nios_nios2_gen_0_cpu.sdc 49 *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at audio_nios_nios2_gen_0_cpu.sdc(49): *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701276576955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path audio_nios_nios2_gen_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at audio_nios_nios2_gen_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[34\]\]" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701276576956 ""}  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701276576956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701276576961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc " "Synopsys Design Constraints File file not found: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701276576961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc " "Synopsys Design Constraints File file not found: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701276576962 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|W_debug_mode CLOCK_50 " "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|W_debug_mode is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701276577023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701276577023 "|DE10_Standard_Audio|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701276577227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701276577230 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701276577260 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701276577263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701276577263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701276577263 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701276577263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701276577545 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701276577562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701276578436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Block RAM " "Packed 12 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701276578459 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "320 DSP block " "Packed 320 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701276578459 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "192 " "Created 192 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1701276578459 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701276578459 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1701276578996 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701276581229 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701276582193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701276582203 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701276582937 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701276582938 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701276583977 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701276583985 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701276584736 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1701276587269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701276587742 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701276587807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701276587808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701276587836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701276588110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701276588130 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701276588130 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701276588934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701276597481 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701276600173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:44 " "Fitter placement preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701276641921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701276673554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701276718312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:45 " "Fitter placement operations ending: elapsed time is 00:00:45" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701276718312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701276722374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701276759914 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701276759914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701276783449 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.26 " "Total time spent on timing analysis during the Fitter is 12.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701276793144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701276793508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701276803732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701276803743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701276813476 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:38 " "Fitter post-fit operations ending: elapsed time is 00:00:38" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701276831212 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/soc/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soc/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/DE10_Standard_Audio.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701276831984 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701276831984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/output_files/DE10_Standard_Audio.fit.smsg " "Generated suppressed messages file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/output_files/DE10_Standard_Audio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701276832783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2542 " "Peak virtual memory: 2542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701276836251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:53:56 2023 " "Processing ended: Wed Nov 29 13:53:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701276836251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:44 " "Elapsed time: 00:04:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701276836251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:02 " "Total CPU time (on all processors): 00:08:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701276836251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701276836251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701276838078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701276838080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:53:57 2023 " "Processing started: Wed Nov 29 13:53:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701276838080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701276838080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701276838080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701276839640 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701276853281 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1701276853288 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/audio_nios.sopcinfo " "The file, /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/audio_nios.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1701276853345 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1701276854000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701276854142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:54:14 2023 " "Processing ended: Wed Nov 29 13:54:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701276854142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701276854142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701276854142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701276854142 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701276854486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701276855364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701276855365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:54:15 2023 " "Processing started: Wed Nov 29 13:54:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701276855365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701276855365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_sta DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701276855365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701276855583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701276856699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701276856699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276856807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276856807 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701276858833 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1701276858833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_Standard_Audio.SDC " "Synopsys Design Constraints File file not found: 'DE10_Standard_Audio.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701276859052 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.sdc " "Reading SDC File: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701276859052 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701276859077 ""}
{ "Info" "ISTA_SDC_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc " "Reading SDC File: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701276859106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "audio_nios_nios2_gen_0_cpu.sdc 48 *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at audio_nios_nios2_gen_0_cpu.sdc(48): *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701276859141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path audio_nios_nios2_gen_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at audio_nios_nios2_gen_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[0\]\]" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701276859143 ""}  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701276859143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "audio_nios_nios2_gen_0_cpu.sdc 49 *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at audio_nios_nios2_gen_0_cpu.sdc(49): *audio_nios_nios2_gen_0_cpu:*\|audio_nios_nios2_gen_0_cpu_nios2_oci:the_audio_nios_nios2_gen_0_cpu_nios2_oci\|audio_nios_nios2_gen_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701276859147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path audio_nios_nios2_gen_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at audio_nios_nios2_gen_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$audio_nios_nios2_gen_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$audio_nios_nios2_gen_0_cpu_jtag_sr\[34\]\]" {  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701276859148 ""}  } { { "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio_2/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701276859148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701276859169 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc " "Synopsys Design Constraints File file not found: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701276859169 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc " "Synopsys Design Constraints File file not found: '/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/Audio_Filter-NIOS/DE10_Standard_Audio (copy)/db/ip/audio_nios/submodules/audio_nios_nios2_gen_0_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701276859169 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701276859220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701276859220 "|DE10_Standard_Audio|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701276859354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276859572 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701276859611 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701276859628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.956 " "Worst-case setup slack is 11.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.956               0.000 altera_reserved_tck  " "   11.956               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276859773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 altera_reserved_tck  " "    0.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276859790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.664 " "Worst-case recovery slack is 14.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.664               0.000 altera_reserved_tck  " "   14.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276859796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.807 " "Worst-case removal slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 altera_reserved_tck  " "    0.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276859802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.531 " "Worst-case minimum pulse width slack is 15.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.531               0.000 altera_reserved_tck  " "   15.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276859804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276859804 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.016 ns " "Worst Case Available Settling Time: 62.016 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276859961 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276859961 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701276859966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701276860042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701276875646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701276876799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701276876799 "|DE10_Standard_Audio|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276877071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.055 " "Worst-case setup slack is 12.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.055               0.000 altera_reserved_tck  " "   12.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276877209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 altera_reserved_tck  " "    0.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276877263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.757 " "Worst-case recovery slack is 14.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.757               0.000 altera_reserved_tck  " "   14.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276877272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.756 " "Worst-case removal slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 altera_reserved_tck  " "    0.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276877282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.522 " "Worst-case minimum pulse width slack is 15.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.522               0.000 altera_reserved_tck  " "   15.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276877284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276877284 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.057 ns " "Worst Case Available Settling Time: 62.057 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276877485 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276877485 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701276877490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701276877834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701276892090 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701276892990 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701276892990 "|DE10_Standard_Audio|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276893217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.158 " "Worst-case setup slack is 14.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.158               0.000 altera_reserved_tck  " "   14.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276893282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 altera_reserved_tck  " "    0.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276893306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.830 " "Worst-case recovery slack is 15.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.830               0.000 altera_reserved_tck  " "   15.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276893321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 altera_reserved_tck  " "    0.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276893326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.443 " "Worst-case minimum pulse width slack is 15.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.443               0.000 altera_reserved_tck  " "   15.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276893327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276893327 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.548 ns " "Worst Case Available Settling Time: 63.548 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276893458 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276893458 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701276893463 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701276894093 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701276894093 "|DE10_Standard_Audio|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276894251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.517 " "Worst-case setup slack is 14.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.517               0.000 altera_reserved_tck  " "   14.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276894301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 altera_reserved_tck  " "    0.079               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276894316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.013 " "Worst-case recovery slack is 16.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.013               0.000 altera_reserved_tck  " "   16.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276894321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.371 " "Worst-case removal slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 altera_reserved_tck  " "    0.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276894331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.430 " "Worst-case minimum pulse width slack is 15.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.430               0.000 altera_reserved_tck  " "   15.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701276894333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701276894333 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.744 ns " "Worst Case Available Settling Time: 63.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701276894457 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701276894457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701276897565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701276897568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1354 " "Peak virtual memory: 1354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701276897722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:54:57 2023 " "Processing ended: Wed Nov 29 13:54:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701276897722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701276897722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701276897722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701276897722 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 245 s " "Quartus Prime Full Compilation was successful. 0 errors, 245 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701276898083 ""}
