// Seed: 3711629574
module module_0 #(
    parameter id_2 = 32'd4
) (
    input tri1 id_0
);
  logic [1 : -1 'b0] _id_2 = id_2;
  wire [id_2 : id_2] id_3;
  supply0 id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd93,
    parameter id_6 = 32'd57,
    parameter id_7 = 32'd27
) (
    input tri0 id_0,
    input tri  id_1,
    input wor  _id_2
);
  logic [-1 : 1] id_4;
  ;
  logic id_5;
  assign id_5 = -1;
  parameter id_6 = 1;
  wire _id_7;
  ;
  wire [-1 : id_2] id_8;
  logic [1 : ""] id_9;
  wire [id_6 : id_7] id_10;
  module_0 modCall_1 (id_1);
endmodule
