Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Apr 26 17:42:01 2022
| Host         : Kage running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SRAM_control_sets_placed.rpt
| Design       : SRAM
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             256 |           77 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | d0/Q[7]_i_1__0_n_0   | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d1/e                 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d10/Q[7]_i_1__22_n_0 | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d19/Q[7]_i_1__13_n_0 | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d2/Q[7]_i_1__2_n_0   | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d20/Q[7]_i_1__29_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d21/Q[7]_i_1__16_n_0 | reset_IBUF       |                5 |              8 |
|  clk_IBUF_BUFG | d22/Q[7]_i_1__19_n_0 | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | d23/Q[7]_i_1__9_n_0  | reset_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG | d24/Q[7]_i_1__30_n_0 | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d25/Q[7]_i_1__23_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d26/Q[7]_i_1__24_n_0 | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | d27/Q[7]_i_1__11_n_0 | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | d11/Q[7]_i_1__12_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d28/Q[7]_i_1_n_0     | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d29/Q[7]_i_1__14_n_0 | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d3/Q[7]_i_1__3_n_0   | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d30/Q[7]_i_1__17_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d31/Q[7]_i_1__10_n_0 | reset_IBUF       |                5 |              8 |
|  clk_IBUF_BUFG | d4/Q[7]_i_1__4_n_0   | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d5/Q[7]_i_1__5_n_0   | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d6/Q[7]_i_1__6_n_0   | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | d7/Q[7]_i_1__7_n_0   | reset_IBUF       |                6 |              8 |
|  clk_IBUF_BUFG | d8/Q[7]_i_1__20_n_0  | reset_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG | d12/Q[7]_i_1__25_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d9/Q[7]_i_1__21_n_0  | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | d13/Q[7]_i_1__15_n_0 | reset_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG | d14/Q[7]_i_1__18_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | d15/Q[7]_i_1__8_n_0  | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d16/Q[7]_i_1__26_n_0 | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | d17/Q[7]_i_1__28_n_0 | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | d18/Q[7]_i_1__27_n_0 | reset_IBUF       |                1 |              8 |
+----------------+----------------------+------------------+------------------+----------------+


