INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/IR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/PC_u.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_u
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/SRC_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRC_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/clocking_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocking_logic
INFO: [VRFC 10-311] analyzing module jk_FF
INFO: [VRFC 10-311] analyzing module d_FF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/con_u.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_u
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/opCodesPkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/control_u.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module control_step_decoder
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module control_signal_encoder
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/shift_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sim_1/new/tb_SRC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SRC
