

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Nov 10 23:51:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Folded_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.629 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      200|      200|  2.000 us|  2.000 us|  196|  196|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |      198|      198|         5|          1|          1|   195|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      87|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|     114|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     1|     114|     164|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+----------------+
    |             Instance            |            Module            |   Expression   |
    +---------------------------------+------------------------------+----------------+
    |am_addmul_16s_16s_14s_31_4_1_U1  |am_addmul_16s_16s_14s_31_4_1  |  (i0 + i1) * i2|
    +---------------------------------+------------------------------+----------------+

    * Memory: 
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_FIR_U  |FIR_HLS_Pipeline_VITIS_LOOP_26_1_b_FIR_ROM_AUTO_1R  |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                    |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |FIR_accu32_1_fu_166_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_fu_112_p2      |         +|   0|  0|  15|           8|           1|
    |sub_ln27_fu_128_p2      |         -|   0|  0|  16|           8|           9|
    |icmp_ln26_fu_106_p2     |      icmp|   0|  0|  15|           8|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  87|          57|          51|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |FIR_accu32_fu_40         |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_44                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |FIR_accu32_fu_40                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   8|   0|    8|          0|
    |icmp_ln26_reg_205                 |   1|   0|    1|          0|
    |icmp_ln26_reg_205                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 114|  32|   51|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_26_1|  return value|
|FIR_accu32_out         |  out|   32|      ap_vld|                    FIR_accu32_out|       pointer|
|FIR_accu32_out_ap_vld  |  out|    1|      ap_vld|                    FIR_accu32_out|       pointer|
|H_filter_FIR_address0  |  out|    9|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_ce0       |  out|    1|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_q0        |   in|   16|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_address1  |  out|    9|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_ce1       |  out|    1|   ap_memory|                      H_filter_FIR|         array|
|H_filter_FIR_q1        |   in|   16|   ap_memory|                      H_filter_FIR|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 8 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln26 = store i8 0, i8 %i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 10 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 11 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln26 = icmp_eq  i8 %i_2, i8 195" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln26 = add i8 %i_2, i8 1" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 15 'add' 'add_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body.i.split, void %for.inc21.i.preheader.exitStub" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %i_2" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 17 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %i_2" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 18 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%sub_ln27 = sub i9 391, i9 %zext_ln26_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 19 'sub' 'sub_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %sub_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 20 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln26" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 21 'getelementptr' 'H_filter_FIR_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 22 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr_1 = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 23 'getelementptr' 'H_filter_FIR_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_1 = load i9 %H_filter_FIR_addr_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 24 'load' 'H_filter_FIR_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_FIR_addr = getelementptr i14 %b_FIR, i64 0, i64 %zext_ln26" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 25 'getelementptr' 'b_FIR_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 26 'load' 'b_FIR_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln26 = store i8 %add_ln26, i8 %i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 27 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 28 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 28 'load' 'H_filter_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i16 %H_filter_FIR_load" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 29 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_1 = load i9 %H_filter_FIR_addr_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 30 'load' 'H_filter_FIR_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i16 %H_filter_FIR_load_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 31 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.39ns) (grouped into DSP with root node mul_ln27)   --->   "%add_ln27 = add i17 %sext_ln27_1, i17 %sext_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 32 'add' 'add_ln27' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/2] ( I:1.23ns O:1.23ns )   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 33 'load' 'b_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i14 %b_FIR_load" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 34 'sext' 'sext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node mul_ln27)   --->   "%sext_ln27_3 = sext i17 %add_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 35 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 36 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 37 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 37 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 38 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 38 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%FIR_accu32_load_1 = load i32 %FIR_accu32"   --->   Operation 48 'load' 'FIR_accu32_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %FIR_accu32_out, i32 %FIR_accu32_load_1"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.44>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i32 %FIR_accu32" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 39 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 40 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 195, i64 195, i64 195" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 42 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 43 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln27, i1 0" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.01ns)   --->   "%FIR_accu32_1 = add i32 %shl_ln, i32 %FIR_accu32_load" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 45 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %FIR_accu32_1, i32 %FIR_accu32" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 46 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body.i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 47 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_accu32_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ H_filter_FIR]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_FIR]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_accu32             (alloca           ) [ 011111]
i                      (alloca           ) [ 010000]
store_ln26             (store            ) [ 000000]
store_ln22             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_2                    (load             ) [ 000000]
icmp_ln26              (icmp             ) [ 011110]
add_ln26               (add              ) [ 000000]
br_ln26                (br               ) [ 000000]
zext_ln26              (zext             ) [ 000000]
zext_ln26_1            (zext             ) [ 000000]
sub_ln27               (sub              ) [ 000000]
zext_ln27              (zext             ) [ 000000]
H_filter_FIR_addr      (getelementptr    ) [ 011000]
H_filter_FIR_addr_1    (getelementptr    ) [ 011000]
b_FIR_addr             (getelementptr    ) [ 011000]
store_ln26             (store            ) [ 000000]
H_filter_FIR_load      (load             ) [ 000000]
sext_ln27              (sext             ) [ 000000]
H_filter_FIR_load_1    (load             ) [ 000000]
sext_ln27_1            (sext             ) [ 000000]
add_ln27               (add              ) [ 000000]
b_FIR_load             (load             ) [ 000000]
sext_ln27_2            (sext             ) [ 010111]
sext_ln27_3            (sext             ) [ 010111]
FIR_accu32_load        (load             ) [ 000000]
specpipeline_ln22      (specpipeline     ) [ 000000]
speclooptripcount_ln22 (speclooptripcount) [ 000000]
specloopname_ln26      (specloopname     ) [ 000000]
mul_ln27               (mul              ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
FIR_accu32_1           (add              ) [ 000000]
store_ln22             (store            ) [ 000000]
br_ln26                (br               ) [ 000000]
FIR_accu32_load_1      (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_accu32_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_accu32_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_filter_FIR">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="FIR_accu32_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="H_filter_FIR_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="8" slack="0"/>
<pin id="59" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="0"/>
<pin id="70" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_load/1 H_filter_FIR_load_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="H_filter_FIR_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_addr_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_FIR_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_FIR_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_FIR_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln26_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln22_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_2_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln26_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln26_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln26_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln26_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub_ln27_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln27_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln26_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln27_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln27_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln27_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="FIR_accu32_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="4"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="31" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="FIR_accu32_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="FIR_accu32_1/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln22_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="4"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="FIR_accu32_load_1_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="3"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load_1/4 "/>
</bind>
</comp>

<comp id="181" class="1007" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="14" slack="0"/>
<pin id="185" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln27/2 sext_ln27_3/2 mul_ln27/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="FIR_accu32_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="FIR_accu32 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln26_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="3"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="209" class="1005" name="H_filter_FIR_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="H_filter_FIR_addr_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_addr_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="b_FIR_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="1"/>
<pin id="221" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_FIR_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="sext_ln27_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="1"/>
<pin id="226" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="71"><net_src comp="55" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="127"><net_src comp="103" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="143"><net_src comp="112" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="62" pin="7"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="62" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="87" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="156" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="186"><net_src comp="148" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="144" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="152" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="193"><net_src comp="40" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="201"><net_src comp="44" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="208"><net_src comp="106" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="55" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="217"><net_src comp="72" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="222"><net_src comp="80" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="227"><net_src comp="152" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_accu32_out | {4 }
	Port: H_filter_FIR | {}
	Port: b_FIR | {}
 - Input state : 
	Port: FIR_HLS_Pipeline_VITIS_LOOP_26_1 : H_filter_FIR | {1 2 }
	Port: FIR_HLS_Pipeline_VITIS_LOOP_26_1 : b_FIR | {1 2 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln22 : 1
		i_2 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		zext_ln26 : 2
		zext_ln26_1 : 2
		sub_ln27 : 3
		zext_ln27 : 4
		H_filter_FIR_addr : 3
		H_filter_FIR_load : 4
		H_filter_FIR_addr_1 : 5
		H_filter_FIR_load_1 : 6
		b_FIR_addr : 3
		b_FIR_load : 4
		store_ln26 : 3
	State 2
		sext_ln27 : 1
		sext_ln27_1 : 1
		add_ln27 : 2
		sext_ln27_2 : 1
		sext_ln27_3 : 3
		mul_ln27 : 4
	State 3
	State 4
		write_ln0 : 1
	State 5
		shl_ln : 1
		FIR_accu32_1 : 2
		store_ln22 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln26_fu_112    |    0    |    0    |    15   |
|          |  FIR_accu32_1_fu_166  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln26_fu_106   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln27_fu_128    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|  addmul  |       grp_fu_181      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_48 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln26_fu_118   |    0    |    0    |    0    |
|   zext   |   zext_ln26_1_fu_124  |    0    |    0    |    0    |
|          |    zext_ln27_fu_134   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln27_fu_144   |    0    |    0    |    0    |
|   sext   |   sext_ln27_1_fu_148  |    0    |    0    |    0    |
|          |   sext_ln27_2_fu_152  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_159     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    84   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     FIR_accu32_reg_190    |   32   |
|H_filter_FIR_addr_1_reg_214|    9   |
| H_filter_FIR_addr_reg_209 |    9   |
|     b_FIR_addr_reg_219    |    9   |
|         i_reg_198         |    8   |
|     icmp_ln26_reg_205     |    1   |
|    sext_ln27_2_reg_224    |   31   |
+---------------------------+--------+
|           Total           |   99   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_87 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|    grp_fu_181    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   68   ||  1.708  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   99   |   120  |
+-----------+--------+--------+--------+--------+
