Analysis & Synthesis report for Mini_project_Ball
Mon Nov 06 16:19:15 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Mini_project_Ball|state
 11. State Machine - |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: pmod_accelerometer_adxl345:Pmod
 18. Parameter Settings for User Entity Instance: pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0
 19. Parameter Settings for User Entity Instance: VGAPLL:pll|altpll:altpll_component
 20. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 22. altpll Parameter Settings by Entity Instance
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0"
 25. Port Connectivity Checks: "pmod_accelerometer_adxl345:Pmod"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 06 16:19:15 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Mini_project_Ball                           ;
; Top-level Entity Name              ; Mini_project_Ball                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,085                                       ;
;     Total combinational functions  ; 979                                         ;
;     Dedicated logic registers      ; 313                                         ;
; Total registers                    ; 313                                         ;
; Total pins                         ; 27                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Mini_project_Ball  ; Mini_project_Ball  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; spi_master.vhd                   ; yes             ; User VHDL File               ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd                 ;         ;
; pmod_accelerometer_adxl345.vhd   ; yes             ; User VHDL File               ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd ;         ;
; Mini_project_Ball.vhd            ; yes             ; User VHDL File               ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd          ;         ;
; VGAPLL.vhd                       ; yes             ; User Wizard-Generated File   ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/vgapll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mult_egs.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,085                                                                            ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 979                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 422                                                                              ;
;     -- 3 input functions                    ; 277                                                                              ;
;     -- <=2 input functions                  ; 280                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 635                                                                              ;
;     -- arithmetic mode                      ; 344                                                                              ;
;                                             ;                                                                                  ;
; Total registers                             ; 313                                                                              ;
;     -- Dedicated logic registers            ; 313                                                                              ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 27                                                                               ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 12                                                                               ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 314                                                                              ;
; Total fan-out                               ; 4205                                                                             ;
; Average fan-out                             ; 3.09                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                ; Entity Name                ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+----------------------------+--------------+
; |Mini_project_Ball                      ; 979 (646)           ; 313 (139)                 ; 0           ; 0          ; 12           ; 0       ; 6         ; 27   ; 0            ; 0          ; |Mini_project_Ball                                                                 ; Mini_project_Ball          ; work         ;
;    |VGAPLL:pll|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Mini_project_Ball|VGAPLL:pll                                                      ; VGAPLL                     ; work         ;
;       |altpll:altpll_component|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Mini_project_Ball|VGAPLL:pll|altpll:altpll_component                              ; altpll                     ; work         ;
;          |VGAPLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Mini_project_Ball|VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated ; VGAPLL_altpll              ; work         ;
;    |lpm_mult:Mult0|                     ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Mini_project_Ball|lpm_mult:Mult0                                                  ; lpm_mult                   ; work         ;
;       |mult_egs:auto_generated|         ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Mini_project_Ball|lpm_mult:Mult0|mult_egs:auto_generated                          ; mult_egs                   ; work         ;
;    |lpm_mult:Mult1|                     ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Mini_project_Ball|lpm_mult:Mult1                                                  ; lpm_mult                   ; work         ;
;       |mult_egs:auto_generated|         ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Mini_project_Ball|lpm_mult:Mult1|mult_egs:auto_generated                          ; mult_egs                   ; work         ;
;    |pmod_accelerometer_adxl345:Pmod|    ; 277 (157)           ; 174 (104)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod                                 ; pmod_accelerometer_adxl345 ; work         ;
;       |spi_master:spi_master_0|         ; 120 (120)           ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0         ; spi_master                 ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |Mini_project_Ball|VGAPLL:pll ; VGAPLL.vhd      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Mini_project_Ball|state                                                          ;
+-------------------------+-----------------------+-------------------------+-----------------------+
; Name                    ; state.Vertical_sync_S ; state.Vertical_sync_P_Q ; state.Horizontal_sync ;
+-------------------------+-----------------------+-------------------------+-----------------------+
; state.Horizontal_sync   ; 0                     ; 0                       ; 0                     ;
; state.Vertical_sync_P_Q ; 0                     ; 1                       ; 1                     ;
; state.Vertical_sync_S   ; 1                     ; 0                       ; 1                     ;
+-------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|state                                  ;
+---------------------+---------------------+-----------------+-----------------+-------------+-------------+
; Name                ; state.output_result ; state.read_data ; state.configure ; state.pause ; state.start ;
+---------------------+---------------------+-----------------+-----------------+-------------+-------------+
; state.start         ; 0                   ; 0               ; 0               ; 0           ; 0           ;
; state.pause         ; 0                   ; 0               ; 0               ; 1           ; 1           ;
; state.configure     ; 0                   ; 0               ; 1               ; 0           ; 1           ;
; state.read_data     ; 0                   ; 1               ; 0               ; 0           ; 1           ;
; state.output_result ; 1                   ; 0               ; 0               ; 0           ; 1           ;
+---------------------+---------------------+-----------------+-----------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; Win_3                                               ; Win_3               ; yes                    ;
; Win_1                                               ; Win_1               ; yes                    ;
; Win_2                                               ; Win_2               ; yes                    ;
; checkst                                             ; checkst             ; yes                    ;
; cnt[0]                                              ; cnt[0]              ; yes                    ;
; cnt[12]                                             ; cnt[0]              ; yes                    ;
; cnt[13]                                             ; cnt[0]              ; yes                    ;
; cnt[15]                                             ; cnt[0]              ; yes                    ;
; cnt[18]                                             ; cnt[0]              ; yes                    ;
; cnt[8]                                              ; cnt[0]              ; yes                    ;
; cnt[7]                                              ; cnt[0]              ; yes                    ;
; cnt[6]                                              ; cnt[0]              ; yes                    ;
; cnt[5]                                              ; cnt[0]              ; yes                    ;
; cnt[4]                                              ; cnt[0]              ; yes                    ;
; cnt[3]                                              ; cnt[0]              ; yes                    ;
; cnt[2]                                              ; cnt[0]              ; yes                    ;
; cnt[1]                                              ; cnt[0]              ; yes                    ;
; cnt[31]                                             ; cnt[0]              ; yes                    ;
; cnt[30]                                             ; cnt[0]              ; yes                    ;
; cnt[29]                                             ; cnt[0]              ; yes                    ;
; cnt[28]                                             ; cnt[0]              ; yes                    ;
; cnt[27]                                             ; cnt[0]              ; yes                    ;
; cnt[26]                                             ; cnt[0]              ; yes                    ;
; cnt[25]                                             ; cnt[0]              ; yes                    ;
; cnt[24]                                             ; cnt[0]              ; yes                    ;
; cnt[23]                                             ; cnt[0]              ; yes                    ;
; cnt[22]                                             ; cnt[0]              ; yes                    ;
; cnt[21]                                             ; cnt[0]              ; yes                    ;
; cnt[20]                                             ; cnt[0]              ; yes                    ;
; cnt[19]                                             ; cnt[0]              ; yes                    ;
; cnt[17]                                             ; cnt[0]              ; yes                    ;
; cnt[16]                                             ; cnt[0]              ; yes                    ;
; cnt[14]                                             ; cnt[0]              ; yes                    ;
; cnt[11]                                             ; cnt[0]              ; yes                    ;
; cnt[10]                                             ; cnt[0]              ; yes                    ;
; cnt[9]                                              ; cnt[0]              ; yes                    ;
; Number of user-specified and inferred latches = 36  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                             ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                                ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_ratio[1,3..30] ; Stuck at GND due to stuck port data_in                                            ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_ratio[0]       ; Stuck at VCC due to stuck port data_in                                            ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|last_bit_rx[0..3]  ; Stuck at GND due to stuck port data_in                                            ;
; yyy[13..31]                                                                ; Merged with yyy[12]                                                               ;
; xxx[13..31]                                                                ; Merged with xxx[12]                                                               ;
; VGA_VS~reg0                                                                ; Merged with VGA_VS_1~reg0                                                         ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|slave[0]           ; Merged with pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_ratio[31] ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|last_bit_rx[4]     ; Merged with pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_ratio[2]  ;
; pmod_accelerometer_adxl345:Pmod|spi_ena                                    ; Merged with pmod_accelerometer_adxl345:Pmod|spi_cont                              ;
; pmod_accelerometer_adxl345:Pmod|spi_tx_data[7]                             ; Merged with pmod_accelerometer_adxl345:Pmod|spi_tx_data[6]                        ;
; pmod_accelerometer_adxl345:Pmod|parameter_data[3]                          ; Merged with pmod_accelerometer_adxl345:Pmod|parameter_addr[0]                     ;
; pmod_accelerometer_adxl345:Pmod|parameter_addr[3]                          ; Merged with pmod_accelerometer_adxl345:Pmod|parameter_addr[2]                     ;
; pmod_accelerometer_adxl345:Pmod|parameter_data[1,2]                        ; Merged with pmod_accelerometer_adxl345:Pmod|parameter_data[0]                     ;
; pmod_accelerometer_adxl345:Pmod|parameter_addr[1]                          ; Stuck at GND due to stuck port data_in                                            ;
; pmod_accelerometer_adxl345:Pmod|parameter_addr[5]                          ; Stuck at VCC due to stuck port data_in                                            ;
; Signal_count[16..18]                                                       ; Stuck at GND due to stuck port data_in                                            ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_ratio[31]      ; Merged with pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_ratio[2]  ;
; Total Number of Removed Registers = 87                                     ;                                                                                   ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 313   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 84    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 229   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; VGA_HS~reg0                                                       ; 1       ;
; VGA_VS_1~reg0                                                     ; 3       ;
; VGA_HS_1~reg0                                                     ; 1       ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|ss_n[0]   ; 3       ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|count[31] ; 2       ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|count[0]  ; 4       ;
; slope_x[6]                                                        ; 5       ;
; slope_x[8]                                                        ; 4       ;
; slope_y[4]                                                        ; 5       ;
; slope_y[5]                                                        ; 4       ;
; slope_y[6]                                                        ; 5       ;
; slope_y[7]                                                        ; 5       ;
; pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|busy      ; 28      ;
; Total number of inverted registers = 13                           ;         ;
+-------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|parameter_addr[2]                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Mini_project_Ball|XX[8]                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|count[16]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|clk_toggles[3] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|tx_buffer[6]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|spi_tx_data[0]                         ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|count[0]                               ;
; 10:1               ; 15 bits   ; 90 LEs        ; 45 LEs               ; 45 LEs                 ; Yes        ; |Mini_project_Ball|slope_y[16]                                                            ;
; 18:1               ; 17 bits   ; 204 LEs       ; 68 LEs               ; 136 LEs                ; Yes        ; |Mini_project_Ball|slope_x[4]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0|count[0]       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Mini_project_Ball|slope_y[5]                                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Mini_project_Ball|slope_x[8]                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |Mini_project_Ball|cnt[25]                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |Mini_project_Ball|Win_3                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Mini_project_Ball|Blue                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Mini_project_Ball|Red                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Mini_project_Ball|Selector3                                                              ;
; 6:1                ; 19 bits   ; 76 LEs        ; 19 LEs               ; 57 LEs                 ; No         ; |Mini_project_Ball|Selector8                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|Selector38                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Mini_project_Ball|pmod_accelerometer_adxl345:Pmod|Selector40                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pmod_accelerometer_adxl345:Pmod ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; clk_freq       ; 50    ; Signed Integer                                      ;
; data_rate      ; 0111  ; Unsigned Binary                                     ;
; data_range     ; 00    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; slaves         ; 1     ; Signed Integer                                                              ;
; d_width        ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAPLL:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------+
; Parameter Name                ; Value                    ; Type                 ;
+-------------------------------+--------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped              ;
; PLL_TYPE                      ; AUTO                     ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGAPLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped              ;
; SCAN_CHAIN                    ; LONG                     ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped              ;
; LOCK_HIGH                     ; 1                        ; Untyped              ;
; LOCK_LOW                      ; 1                        ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped              ;
; SKIP_VCO                      ; OFF                      ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped              ;
; BANDWIDTH                     ; 0                        ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped              ;
; DOWN_SPREAD                   ; 0                        ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 63                       ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK0_DIVIDE_BY                ; 125                      ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped              ;
; DPA_DIVIDER                   ; 0                        ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped              ;
; VCO_MIN                       ; 0                        ; Untyped              ;
; VCO_MAX                       ; 0                        ; Untyped              ;
; VCO_CENTER                    ; 0                        ; Untyped              ;
; PFD_MIN                       ; 0                        ; Untyped              ;
; PFD_MAX                       ; 0                        ; Untyped              ;
; M_INITIAL                     ; 0                        ; Untyped              ;
; M                             ; 0                        ; Untyped              ;
; N                             ; 1                        ; Untyped              ;
; M2                            ; 1                        ; Untyped              ;
; N2                            ; 1                        ; Untyped              ;
; SS                            ; 1                        ; Untyped              ;
; C0_HIGH                       ; 0                        ; Untyped              ;
; C1_HIGH                       ; 0                        ; Untyped              ;
; C2_HIGH                       ; 0                        ; Untyped              ;
; C3_HIGH                       ; 0                        ; Untyped              ;
; C4_HIGH                       ; 0                        ; Untyped              ;
; C5_HIGH                       ; 0                        ; Untyped              ;
; C6_HIGH                       ; 0                        ; Untyped              ;
; C7_HIGH                       ; 0                        ; Untyped              ;
; C8_HIGH                       ; 0                        ; Untyped              ;
; C9_HIGH                       ; 0                        ; Untyped              ;
; C0_LOW                        ; 0                        ; Untyped              ;
; C1_LOW                        ; 0                        ; Untyped              ;
; C2_LOW                        ; 0                        ; Untyped              ;
; C3_LOW                        ; 0                        ; Untyped              ;
; C4_LOW                        ; 0                        ; Untyped              ;
; C5_LOW                        ; 0                        ; Untyped              ;
; C6_LOW                        ; 0                        ; Untyped              ;
; C7_LOW                        ; 0                        ; Untyped              ;
; C8_LOW                        ; 0                        ; Untyped              ;
; C9_LOW                        ; 0                        ; Untyped              ;
; C0_INITIAL                    ; 0                        ; Untyped              ;
; C1_INITIAL                    ; 0                        ; Untyped              ;
; C2_INITIAL                    ; 0                        ; Untyped              ;
; C3_INITIAL                    ; 0                        ; Untyped              ;
; C4_INITIAL                    ; 0                        ; Untyped              ;
; C5_INITIAL                    ; 0                        ; Untyped              ;
; C6_INITIAL                    ; 0                        ; Untyped              ;
; C7_INITIAL                    ; 0                        ; Untyped              ;
; C8_INITIAL                    ; 0                        ; Untyped              ;
; C9_INITIAL                    ; 0                        ; Untyped              ;
; C0_MODE                       ; BYPASS                   ; Untyped              ;
; C1_MODE                       ; BYPASS                   ; Untyped              ;
; C2_MODE                       ; BYPASS                   ; Untyped              ;
; C3_MODE                       ; BYPASS                   ; Untyped              ;
; C4_MODE                       ; BYPASS                   ; Untyped              ;
; C5_MODE                       ; BYPASS                   ; Untyped              ;
; C6_MODE                       ; BYPASS                   ; Untyped              ;
; C7_MODE                       ; BYPASS                   ; Untyped              ;
; C8_MODE                       ; BYPASS                   ; Untyped              ;
; C9_MODE                       ; BYPASS                   ; Untyped              ;
; C0_PH                         ; 0                        ; Untyped              ;
; C1_PH                         ; 0                        ; Untyped              ;
; C2_PH                         ; 0                        ; Untyped              ;
; C3_PH                         ; 0                        ; Untyped              ;
; C4_PH                         ; 0                        ; Untyped              ;
; C5_PH                         ; 0                        ; Untyped              ;
; C6_PH                         ; 0                        ; Untyped              ;
; C7_PH                         ; 0                        ; Untyped              ;
; C8_PH                         ; 0                        ; Untyped              ;
; C9_PH                         ; 0                        ; Untyped              ;
; L0_HIGH                       ; 1                        ; Untyped              ;
; L1_HIGH                       ; 1                        ; Untyped              ;
; G0_HIGH                       ; 1                        ; Untyped              ;
; G1_HIGH                       ; 1                        ; Untyped              ;
; G2_HIGH                       ; 1                        ; Untyped              ;
; G3_HIGH                       ; 1                        ; Untyped              ;
; E0_HIGH                       ; 1                        ; Untyped              ;
; E1_HIGH                       ; 1                        ; Untyped              ;
; E2_HIGH                       ; 1                        ; Untyped              ;
; E3_HIGH                       ; 1                        ; Untyped              ;
; L0_LOW                        ; 1                        ; Untyped              ;
; L1_LOW                        ; 1                        ; Untyped              ;
; G0_LOW                        ; 1                        ; Untyped              ;
; G1_LOW                        ; 1                        ; Untyped              ;
; G2_LOW                        ; 1                        ; Untyped              ;
; G3_LOW                        ; 1                        ; Untyped              ;
; E0_LOW                        ; 1                        ; Untyped              ;
; E1_LOW                        ; 1                        ; Untyped              ;
; E2_LOW                        ; 1                        ; Untyped              ;
; E3_LOW                        ; 1                        ; Untyped              ;
; L0_INITIAL                    ; 1                        ; Untyped              ;
; L1_INITIAL                    ; 1                        ; Untyped              ;
; G0_INITIAL                    ; 1                        ; Untyped              ;
; G1_INITIAL                    ; 1                        ; Untyped              ;
; G2_INITIAL                    ; 1                        ; Untyped              ;
; G3_INITIAL                    ; 1                        ; Untyped              ;
; E0_INITIAL                    ; 1                        ; Untyped              ;
; E1_INITIAL                    ; 1                        ; Untyped              ;
; E2_INITIAL                    ; 1                        ; Untyped              ;
; E3_INITIAL                    ; 1                        ; Untyped              ;
; L0_MODE                       ; BYPASS                   ; Untyped              ;
; L1_MODE                       ; BYPASS                   ; Untyped              ;
; G0_MODE                       ; BYPASS                   ; Untyped              ;
; G1_MODE                       ; BYPASS                   ; Untyped              ;
; G2_MODE                       ; BYPASS                   ; Untyped              ;
; G3_MODE                       ; BYPASS                   ; Untyped              ;
; E0_MODE                       ; BYPASS                   ; Untyped              ;
; E1_MODE                       ; BYPASS                   ; Untyped              ;
; E2_MODE                       ; BYPASS                   ; Untyped              ;
; E3_MODE                       ; BYPASS                   ; Untyped              ;
; L0_PH                         ; 0                        ; Untyped              ;
; L1_PH                         ; 0                        ; Untyped              ;
; G0_PH                         ; 0                        ; Untyped              ;
; G1_PH                         ; 0                        ; Untyped              ;
; G2_PH                         ; 0                        ; Untyped              ;
; G3_PH                         ; 0                        ; Untyped              ;
; E0_PH                         ; 0                        ; Untyped              ;
; E1_PH                         ; 0                        ; Untyped              ;
; E2_PH                         ; 0                        ; Untyped              ;
; E3_PH                         ; 0                        ; Untyped              ;
; M_PH                          ; 0                        ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped              ;
; CLK0_COUNTER                  ; G0                       ; Untyped              ;
; CLK1_COUNTER                  ; G0                       ; Untyped              ;
; CLK2_COUNTER                  ; G0                       ; Untyped              ;
; CLK3_COUNTER                  ; G0                       ; Untyped              ;
; CLK4_COUNTER                  ; G0                       ; Untyped              ;
; CLK5_COUNTER                  ; G0                       ; Untyped              ;
; CLK6_COUNTER                  ; E0                       ; Untyped              ;
; CLK7_COUNTER                  ; E1                       ; Untyped              ;
; CLK8_COUNTER                  ; E2                       ; Untyped              ;
; CLK9_COUNTER                  ; E3                       ; Untyped              ;
; L0_TIME_DELAY                 ; 0                        ; Untyped              ;
; L1_TIME_DELAY                 ; 0                        ; Untyped              ;
; G0_TIME_DELAY                 ; 0                        ; Untyped              ;
; G1_TIME_DELAY                 ; 0                        ; Untyped              ;
; G2_TIME_DELAY                 ; 0                        ; Untyped              ;
; G3_TIME_DELAY                 ; 0                        ; Untyped              ;
; E0_TIME_DELAY                 ; 0                        ; Untyped              ;
; E1_TIME_DELAY                 ; 0                        ; Untyped              ;
; E2_TIME_DELAY                 ; 0                        ; Untyped              ;
; E3_TIME_DELAY                 ; 0                        ; Untyped              ;
; M_TIME_DELAY                  ; 0                        ; Untyped              ;
; N_TIME_DELAY                  ; 0                        ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped              ;
; ENABLE0_COUNTER               ; L0                       ; Untyped              ;
; ENABLE1_COUNTER               ; L0                       ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped              ;
; LOOP_FILTER_C                 ; 5                        ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped              ;
; VCO_POST_SCALE                ; 0                        ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped              ;
; M_TEST_SOURCE                 ; 5                        ; Untyped              ;
; C0_TEST_SOURCE                ; 5                        ; Untyped              ;
; C1_TEST_SOURCE                ; 5                        ; Untyped              ;
; C2_TEST_SOURCE                ; 5                        ; Untyped              ;
; C3_TEST_SOURCE                ; 5                        ; Untyped              ;
; C4_TEST_SOURCE                ; 5                        ; Untyped              ;
; C5_TEST_SOURCE                ; 5                        ; Untyped              ;
; C6_TEST_SOURCE                ; 5                        ; Untyped              ;
; C7_TEST_SOURCE                ; 5                        ; Untyped              ;
; C8_TEST_SOURCE                ; 5                        ; Untyped              ;
; C9_TEST_SOURCE                ; 5                        ; Untyped              ;
; CBXI_PARAMETER                ; VGAPLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped              ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE       ;
+-------------------------------+--------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20       ; Untyped             ;
; LPM_WIDTHB                                     ; 20       ; Untyped             ;
; LPM_WIDTHP                                     ; 40       ; Untyped             ;
; LPM_WIDTHR                                     ; 40       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_egs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20       ; Untyped             ;
; LPM_WIDTHB                                     ; 20       ; Untyped             ;
; LPM_WIDTHP                                     ; 40       ; Untyped             ;
; LPM_WIDTHR                                     ; 40       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_egs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; VGAPLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 40             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 40             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; cpol           ; Input ; Info     ; Stuck at VCC                                    ;
; cpha           ; Input ; Info     ; Stuck at VCC                                    ;
; clk_div[31..3] ; Input ; Info     ; Stuck at GND                                    ;
; clk_div[2]     ; Input ; Info     ; Stuck at VCC                                    ;
; clk_div[1]     ; Input ; Info     ; Stuck at GND                                    ;
; clk_div[0]     ; Input ; Info     ; Stuck at VCC                                    ;
; addr           ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pmod_accelerometer_adxl345:Pmod"                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; acceleration_x[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; acceleration_y[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; acceleration_z         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 313                         ;
;     CLR               ; 30                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 161                         ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 2                           ;
;     ENA SCLR          ; 12                          ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 1                           ;
;     plain             ; 52                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 983                         ;
;     arith             ; 344                         ;
;         2 data inputs ; 197                         ;
;         3 data inputs ; 147                         ;
;     normal            ; 639                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 422                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.30                       ;
; Average LUT depth     ; 5.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 06 16:18:59 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd
    Info (12022): Found design unit 1: BCD_to_7_segment-data_process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_7_segment.vhd Line: 13
    Info (12023): Found entity 1: BCD_to_7_segment File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_7_segment.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_2digitdec.vhd
    Info (12022): Found design unit 1: BCD_to_2digitDec-Behavioral File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_2digitDec.vhd Line: 36
    Info (12023): Found entity 1: BCD_to_2digitDec File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_2digitDec.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file vgapll_inst.vhd
Info (12021): Found 2 design units, including 1 entities, in source file spi_master.vhd
    Info (12022): Found design unit 1: spi_master-logic File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd Line: 52
    Info (12023): Found entity 1: spi_master File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file pmod_accelerometer_adxl345.vhd
    Info (12022): Found design unit 1: pmod_accelerometer_adxl345-behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 45
    Info (12023): Found entity 1: pmod_accelerometer_adxl345 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file mini_project_ball.vhd
    Info (12022): Found design unit 1: Mini_project_Ball-MAX_10 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 29
    Info (12023): Found entity 1: Mini_project_Ball File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vgapll.vhd
    Info (12022): Found design unit 1: vgapll-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd Line: 53
    Info (12023): Found entity 1: VGAPLL File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file test_divide_ip.vhd
Info (12021): Found 2 design units, including 1 entities, in source file divide_digit_1.vhd
    Info (12022): Found design unit 1: divide_digit_1-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_1.vhd Line: 56
    Info (12023): Found entity 1: divide_digit_1 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file divide_digit_2.vhd
    Info (12022): Found design unit 1: divide_digit_2-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_2.vhd Line: 56
    Info (12023): Found entity 1: divide_digit_2 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file divide_digit_3.vhd
    Info (12022): Found design unit 1: divide_digit_3-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_3.vhd Line: 56
    Info (12023): Found entity 1: divide_digit_3 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_3.vhd Line: 43
Info (12127): Elaborating entity "Mini_project_Ball" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Mini_project_Ball.vhd(49): object "zzz" assigned a value but never read File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 49
Warning (10542): VHDL Variable Declaration warning at Mini_project_Ball.vhd(237): used initial value expression for variable "R" because variable was never assigned a value File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 237
Warning (10492): VHDL Process Statement warning at Mini_project_Ball.vhd(382): signal "slope_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 382
Warning (10492): VHDL Process Statement warning at Mini_project_Ball.vhd(382): signal "slope_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 382
Warning (10631): VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable "Win_1", which holds its previous value in one or more paths through the process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 234
Warning (10631): VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable "Win_2", which holds its previous value in one or more paths through the process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 234
Warning (10631): VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable "Win_3", which holds its previous value in one or more paths through the process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 234
Warning (10631): VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable "checkst", which holds its previous value in one or more paths through the process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 234
Warning (10631): VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable "cnt", which holds its previous value in one or more paths through the process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 234
Info (10041): Inferred latch for "Win_3" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "Win_2" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "Win_1" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[0]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[1]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[2]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[3]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[4]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[5]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[6]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[7]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[8]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[9]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[10]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[11]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[12]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[13]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[14]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[15]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[16]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[17]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[18]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[19]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[20]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[21]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[22]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[23]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[24]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[25]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[26]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[27]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[28]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[29]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[30]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "cnt[31]" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (10041): Inferred latch for "checkst" at Mini_project_Ball.vhd(263) File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Info (12128): Elaborating entity "pmod_accelerometer_adxl345" for hierarchy "pmod_accelerometer_adxl345:Pmod" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 67
Warning (10492): VHDL Process Statement warning at pmod_accelerometer_adxl345.vhd(96): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 96
Info (12128): Elaborating entity "spi_master" for hierarchy "pmod_accelerometer_adxl345:Pmod|spi_master:spi_master_0" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 87
Info (12128): Elaborating entity "VGAPLL" for hierarchy "VGAPLL:pll" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 550
Info (12128): Elaborating entity "altpll" for hierarchy "VGAPLL:pll|altpll:altpll_component" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd Line: 136
Info (12130): Elaborated megafunction instantiation "VGAPLL:pll|altpll:altpll_component" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd Line: 136
Info (12133): Instantiated megafunction "VGAPLL:pll|altpll:altpll_component" with the following parameter: File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd Line: 136
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGAPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v
    Info (12023): Found entity 1: VGAPLL_altpll File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v Line: 30
Info (12128): Elaborating entity "VGAPLL_altpll" for hierarchy "VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 382
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 382
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 382
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 382
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_egs.tdf
    Info (12023): Found entity 1: mult_egs File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_egs:auto_generated|mac_mult7" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf Line: 67
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_egs:auto_generated|mac_out8" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf Line: 91
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_egs:auto_generated|mac_mult7" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf Line: 67
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_egs:auto_generated|mac_out8" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf Line: 91
Info (13014): Ignored 168 buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Warning (13012): Latch Win_3 has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal YY[8] File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 88
Warning (13012): Latch Win_1 has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 239
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Win_1 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 239
Warning (13012): Latch Win_2 has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 240
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XX[7] File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 88
Warning (13012): Latch checkst has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[0] File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
Warning (13012): Latch cnt[0] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[12] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[13] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[15] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[18] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[8] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[7] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[6] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[5] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[4] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[3] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[2] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[1] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[31] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[30] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[29] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[28] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[27] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[26] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[25] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[24] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[23] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[22] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[21] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[20] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[19] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[17] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[16] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[14] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[11] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[10] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Warning (13012): Latch cnt[9] has unsafe behavior File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 263
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cleargame File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 24
Info (13000): Registers with preset signals will power-up high File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd Line: 12
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register pmod_accelerometer_adxl345:Pmod|acceleration_y[4] will power up to Low File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 96
    Critical Warning (18010): Register pmod_accelerometer_adxl345:Pmod|acceleration_x[12] will power up to Low File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 96
    Critical Warning (18010): Register pmod_accelerometer_adxl345:Pmod|acceleration_x[4] will power up to Low File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 96
    Critical Warning (18010): Register pmod_accelerometer_adxl345:Pmod|acceleration_x[8] will power up to Low File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 96
    Critical Warning (18010): Register pmod_accelerometer_adxl345:Pmod|acceleration_x[0] will power up to Low File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd Line: 96
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1130 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 1090 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Mon Nov 06 16:19:15 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:24


