#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr 22 23:09:06 2023
# Process ID: 30548
# Current directory: C:/Users/walte/Downloads/Lab_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23544 C:\Users\walte\Downloads\Lab_8\Lab_2.xpr
# Log file: C:/Users/walte/Downloads/Lab_8/vivado.log
# Journal file: C:/Users/walte/Downloads/Lab_8\vivado.jou
# Running On: DESKTOP-1LGJVNF, OS: Windows, CPU Frequency: 1608 MHz, CPU Physical cores: 6, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/walte/Downloads/Lab_8/Lab_2.xpr
open_bd_design {C:/Users/walte/Downloads/Lab_8/Lab_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets xlslice_8_Dout] [get_bd_intf_nets microblaze_0_axi_periph_M08_AXI] [get_bd_cells Lab_8_IP_0]
delete_bd_objs [get_bd_cells xlslice_8]
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.ENABLE_AXI4STREAM {true} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP6_VAUXN6} \
  CONFIG.USER_TEMP_ALARM {false} \
  CONFIG.VCCAUX_ALARM {false} \
  CONFIG.VCCINT_ALARM {false} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
endgroup
create_peripheral xilinx.com user FinalProject2 1.0 -dir C:/Users/walte/Downloads/Lab_8/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:FinalProject2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:FinalProject2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:FinalProject2:1.0]
set_property  ip_repo_paths  {C:/Users/walte/Downloads/Lab_8/../ip_repo/FinalProject2_1_0 C:/Users/walte/Downloads/ip_repo/Lab_8_IP_1_0 {U:/EECE387/IP Repo/Lab6_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0}} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_FinalProject2_v1_0 -directory C:/Users/walte/Downloads/Lab_8/../ip_repo c:/Users/walte/Downloads/ip_repo/FinalProject2_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/walte/Downloads/ip_repo/FinalProject2_1_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FinalProject2:1.0 FinalProject2_0
endgroup
set_property location {3 645 -844} [get_bd_cells FinalProject2_0]
connect_bd_net [get_bd_pins xadc_wiz_0/m_axis_tdata] [get_bd_pins FinalProject2_0/tdata]
connect_bd_net [get_bd_pins xadc_wiz_0/m_axis_tdata] [get_bd_pins FinalProject2_0/tid]
undo
connect_bd_net [get_bd_pins xadc_wiz_0/m_axis_tdata] [get_bd_pins FinalProject2_0/tid]
undo
connect_bd_net [get_bd_pins xadc_wiz_0/m_axis_tid] [get_bd_pins FinalProject2_0/tid]
connect_bd_net [get_bd_pins xadc_wiz_0/m_axis_tvalid] [get_bd_pins FinalProject2_0/tvalid]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_9
endgroup
set_property location {3 345 -287} [get_bd_cells xlslice_8]
set_property location {2 384 -215} [get_bd_cells xlslice_9]
set_property -dict [list \
  CONFIG.DIN_FROM {5} \
  CONFIG.DIN_TO {5} \
  CONFIG.DIN_WIDTH {8} \
] [get_bd_cells xlslice_8]
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
  CONFIG.DIN_WIDTH {8} \
] [get_bd_cells xlslice_9]
connect_bd_net [get_bd_ports JXADC] [get_bd_pins xlslice_8/Din]
connect_bd_net [get_bd_ports JXADC] [get_bd_pins xlslice_9/Din]
connect_bd_net [get_bd_pins xlslice_8/Dout] [get_bd_pins xadc_wiz_0/vauxp7]
connect_bd_net [get_bd_pins xlslice_9/Dout] [get_bd_pins xadc_wiz_0/vauxn7]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/FinalProject2_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins FinalProject2_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins xadc_wiz_0/s_axis_aclk]
endgroup
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/walte/Downloads/Lab_8/Lab_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run design_1_xadc_wiz_0_0_synth_1
reset_run synth_3
launch_runs synth_3 -jobs 12
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Lab6:1.0 [get_ips  design_1_Lab6_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Lab6_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files c:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force c:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/walte/Downloads/Lab_8/Lab_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/walte/Downloads/Lab_8/Lab_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
startgroup
endgroup
startgroup
set_property -dict [list \
  CONFIG.DIN_FROM {5} \
  CONFIG.DIN_TO {5} \
] [get_bd_cells xlslice_9]
endgroup
startgroup
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
] [get_bd_cells xlslice_8]
endgroup
save_bd_design
reset_run design_1_xbar_1_synth_1
launch_runs synth_3 -jobs 12
wait_on_run synth_3
launch_runs impl_2 -jobs 12
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
archive_project C:/Users/walte/Downloads/Finalproject.xpr.zip -temp_dir C:/Users/walte/Downloads/Lab_8/.Xil/Vivado-30548-DESKTOP-1LGJVNF -force -include_local_ip_cache -include_config_settings
write_hw_platform -fixed -include_bit -force -file C:/Users/walte/Downloads/Lab_8/design_1.xsa
