Command: vcs +v2k -f /slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/filelist \
+incdir+/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/filelist -f /slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/filelist \
+incdir+/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax -debug_pp +incdir+ +incdir+ \
-l vcs.log +systemverilogext+.sv
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Jul 22 17:09:12 2016
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/test_bench_top.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/test_bench_top.v'.
Parsing included file 'tests.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/test_bench_top.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/wb_mast_model.v'
Parsing included file 'wb_model_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/wb_mast_model.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/wb_slv_model.v'
Parsing included file 'wb_model_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/tb/verilog_tb/wb_conmax/wb_slv_model.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_top.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_top.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_arb.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_arb.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_master_if.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_master_if.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_msel.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_msel.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_pri_dec.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_pri_dec.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_pri_enc.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_pri_enc.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_rf.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_rf.v'.
Parsing design file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_slave_if.v'
Parsing included file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/project/soc/rtl/wb_conmax/wb_conmax_slave_if.v'.
Top Level Modules:
       test
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package std
recompiling module test
recompiling module wb_mast
recompiling module wb_slv
recompiling module wb_conmax_top
recompiling module wb_conmax_arb
recompiling module wb_conmax_master_if
recompiling module wb_conmax_pri_dec
recompiling module wb_conmax_slave_if
All of 9 modules done
make[1]: Entering directory `/slowfs/vgcs13/srivats/clone_me/Book_Examples/soc/tb/verilog_tb/wb_conmax/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o \
_415_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /global/apps/vcs_2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/global/apps/vcs_2016.06/linux64/lib/libvirsim.so /global/apps/vcs_2016.06/linux64/lib/liberrorinf.so \
/global/apps/vcs_2016.06/linux64/lib/libsnpsmalloc.so    /global/apps/vcs_2016.06/linux64/lib/libvcsnew.so \
/global/apps/vcs_2016.06/linux64/lib/libsimprofile.so /global/apps/vcs_2016.06/linux64/lib/libuclinative.so \
-Wl,-whole-archive /global/apps/vcs_2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/global/apps/vcs_2016.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/slowfs/vgcs13/srivats/clone_me/Book_Examples/soc/tb/verilog_tb/wb_conmax/csrc' \

CPU time: 3.228 seconds to compile + .372 seconds to elab + .131 seconds to link
