Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Dec  5 15:40:47 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.268        0.000                      0                12097        0.044        0.000                      0                12097        3.000        0.000                       0                  4085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.268        0.000                      0                12097        0.044        0.000                      0                12097        7.192        0.000                       0                  4081  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.070ns  (logic 7.069ns (50.242%)  route 7.001ns (49.758%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 13.885 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.042    12.346    db1/CO[0]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.326    12.672 r  db1/y2[9]_i_1/O
                         net (fo=10, routed)          0.672    13.343    pg/notegen/y2_reg[9]_3[0]
    SLICE_X32Y50         FDRE                                         r  pg/notegen/y2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.521    13.885    pg/notegen/clk_65mhz
    SLICE_X32Y50         FDRE                                         r  pg/notegen/y2_reg[6]/C
                         clock pessimism              0.487    14.373    
                         clock uncertainty           -0.130    14.243    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.631    13.612    pg/notegen/y2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.070ns  (logic 7.069ns (50.242%)  route 7.001ns (49.758%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 13.885 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.042    12.346    db1/CO[0]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.326    12.672 r  db1/y2[9]_i_1/O
                         net (fo=10, routed)          0.672    13.343    pg/notegen/y2_reg[9]_3[0]
    SLICE_X32Y50         FDRE                                         r  pg/notegen/y2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.521    13.885    pg/notegen/clk_65mhz
    SLICE_X32Y50         FDRE                                         r  pg/notegen/y2_reg[7]/C
                         clock pessimism              0.487    14.373    
                         clock uncertainty           -0.130    14.243    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.631    13.612    pg/notegen/y2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.070ns  (logic 7.069ns (50.242%)  route 7.001ns (49.758%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 13.885 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.042    12.346    db1/CO[0]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.326    12.672 r  db1/y2[9]_i_1/O
                         net (fo=10, routed)          0.672    13.343    pg/notegen/y2_reg[9]_3[0]
    SLICE_X32Y50         FDSE                                         r  pg/notegen/y2_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.521    13.885    pg/notegen/clk_65mhz
    SLICE_X32Y50         FDSE                                         r  pg/notegen/y2_reg[9]/C
                         clock pessimism              0.487    14.373    
                         clock uncertainty           -0.130    14.243    
    SLICE_X32Y50         FDSE (Setup_fdse_C_S)       -0.631    13.612    pg/notegen/y2_reg[9]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.211ns  (logic 7.075ns (49.786%)  route 7.136ns (50.214%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.002    12.306    db1/CO[0]
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.332    12.638 r  db1/y5[9]_i_1/O
                         net (fo=10, routed)          0.846    13.484    pg/notegen/y5_reg[9]_3[0]
    SLICE_X45Y50         FDRE                                         r  pg/notegen/y5_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.516    13.880    pg/notegen/clk_65mhz
    SLICE_X45Y50         FDRE                                         r  pg/notegen/y5_reg[5]/C
                         clock pessimism              0.487    14.368    
                         clock uncertainty           -0.130    14.238    
    SLICE_X45Y50         FDRE (Setup_fdre_C_R)       -0.429    13.809    pg/notegen/y5_reg[5]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 7.075ns (50.173%)  route 7.026ns (49.827%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.057    12.362    db1/CO[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.332    12.694 r  db1/y18[9]_i_1/O
                         net (fo=10, routed)          0.681    13.374    pg/notegen/y18_reg[9]_3[0]
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.516    13.880    pg/notegen/clk_65mhz
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[0]/C
                         clock pessimism              0.487    14.368    
                         clock uncertainty           -0.130    14.238    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    13.714    pg/notegen/y18_reg[0]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 7.075ns (50.173%)  route 7.026ns (49.827%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.057    12.362    db1/CO[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.332    12.694 r  db1/y18[9]_i_1/O
                         net (fo=10, routed)          0.681    13.374    pg/notegen/y18_reg[9]_3[0]
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.516    13.880    pg/notegen/clk_65mhz
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[1]/C
                         clock pessimism              0.487    14.368    
                         clock uncertainty           -0.130    14.238    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    13.714    pg/notegen/y18_reg[1]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 7.075ns (50.173%)  route 7.026ns (49.827%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.057    12.362    db1/CO[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.332    12.694 r  db1/y18[9]_i_1/O
                         net (fo=10, routed)          0.681    13.374    pg/notegen/y18_reg[9]_3[0]
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.516    13.880    pg/notegen/clk_65mhz
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[6]/C
                         clock pessimism              0.487    14.368    
                         clock uncertainty           -0.130    14.238    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    13.714    pg/notegen/y18_reg[6]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 7.075ns (50.173%)  route 7.026ns (49.827%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.057    12.362    db1/CO[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.332    12.694 r  db1/y18[9]_i_1/O
                         net (fo=10, routed)          0.681    13.374    pg/notegen/y18_reg[9]_3[0]
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.516    13.880    pg/notegen/clk_65mhz
    SLICE_X42Y52         FDRE                                         r  pg/notegen/y18_reg[7]/C
                         clock pessimism              0.487    14.368    
                         clock uncertainty           -0.130    14.238    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    13.714    pg/notegen/y18_reg[7]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y18_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 7.075ns (50.173%)  route 7.026ns (49.827%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 13.880 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.057    12.362    db1/CO[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.332    12.694 r  db1/y18[9]_i_1/O
                         net (fo=10, routed)          0.681    13.374    pg/notegen/y18_reg[9]_3[0]
    SLICE_X42Y52         FDSE                                         r  pg/notegen/y18_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.516    13.880    pg/notegen/clk_65mhz
    SLICE_X42Y52         FDSE                                         r  pg/notegen/y18_reg[9]/C
                         clock pessimism              0.487    14.368    
                         clock uncertainty           -0.130    14.238    
    SLICE_X42Y52         FDSE (Setup_fdse_C_S)       -0.524    13.714    pg/notegen/y18_reg[9]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y6_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.232ns  (logic 7.101ns (49.894%)  route 7.131ns (50.106%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 14.047 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.813    -0.727    pg/clk_65mhz
    SLICE_X33Y39         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.308 r  pg/bpm_reg[24]/Q
                         net (fo=56, routed)          1.116     0.808    pg/notegen/pixel_step_reg_i_48_0[9]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.299     1.107 r  pg/notegen/pixel_step_i_244/O
                         net (fo=1, routed)           0.000     1.107    pg/notegen/pixel_step_i_244_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.483 r  pg/notegen/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.483    pg/notegen/pixel_step_reg_i_222_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  pg/notegen/pixel_step_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.600    pg/notegen/pixel_step_reg_i_198_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.717 r  pg/notegen/pixel_step_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000     1.717    pg/notegen/pixel_step_reg_i_163_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.834 r  pg/notegen/pixel_step_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.834    pg/notegen/pixel_step_reg_i_154_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.149 r  pg/notegen/pixel_step_reg_i_133/O[3]
                         net (fo=3, routed)           0.348     2.497    pg/notegen/pixel_step_reg_i_133_n_4
    SLICE_X29Y43         LUT3 (Prop_lut3_I2_O)        0.307     2.804 r  pg/notegen/pixel_step_i_134/O
                         net (fo=3, routed)           0.824     3.628    pg/notegen/pixel_step_i_134_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  pg/notegen/pixel_step_i_98/O
                         net (fo=1, routed)           0.000     3.752    pg/notegen/pixel_step_i_98_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.284 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.284    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.398 r  pg/notegen/pixel_step_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.398    pg/notegen/pixel_step_reg_i_48_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.732 r  pg/notegen/pixel_step_reg_i_33/O[1]
                         net (fo=6, routed)           0.469     5.201    pg_n_2093
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.504 r  pixel_step_i_179/O
                         net (fo=1, routed)           0.000     5.504    pixel_step_i_179_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.905 r  pixel_step_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.905    pixel_step_reg_i_140_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.019    pg/pixel_step_i_108[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  pg/pixel_step_reg_i_57/O[0]
                         net (fo=3, routed)           0.641     6.882    pg/notegen/pixel_step_reg_i_60_0[0]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.181 r  pg/notegen/pixel_step_i_112/O
                         net (fo=1, routed)           0.000     7.181    pg/notegen/pixel_step_i_112_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.713 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.713    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.984 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.728     8.712    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.373     9.085 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.672     9.757    pg/notegen/pixel_step_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  pg/notegen/pixel_step_i_39/O
                         net (fo=1, routed)           0.490    10.371    pg/notegen/pixel_step_i_39_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.891 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.891    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.008    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.304 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.002    12.306    db1/CO[0]
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.358    12.664 r  db1/y6[9]_i_1/O
                         net (fo=10, routed)          0.841    13.505    pg/notegen/y6_reg[9]_3[0]
    SLICE_X40Y46         FDRE                                         r  pg/notegen/y6_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        1.683    14.047    pg/notegen/clk_65mhz
    SLICE_X40Y46         FDRE                                         r  pg/notegen/y6_reg[5]/C
                         clock pessimism              0.568    14.615    
                         clock uncertainty           -0.130    14.485    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.631    13.854    pg/notegen/y6_reg[5]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pg/notegen/y25_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.523%)  route 0.125ns (37.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.635    -0.529    pg/notegen/clk_65mhz
    SLICE_X42Y49         FDSE                                         r  pg/notegen/y25_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDSE (Prop_fdse_C_Q)         0.164    -0.365 r  pg/notegen/y25_reg[8]/Q
                         net (fo=13, routed)          0.125    -0.239    pg/notegen/y25_reg[9]_0[8]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  pg/notegen/y25[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.194    pg/notegen/p_0_in__24[9]
    SLICE_X44Y50         FDSE                                         r  pg/notegen/y25_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.839    -0.834    pg/notegen/clk_65mhz
    SLICE_X44Y50         FDSE                                         r  pg/notegen/y25_reg[9]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y50         FDSE (Hold_fdse_C_D)         0.092    -0.238    pg/notegen/y25_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pg/notegen/notepos/x_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/x27_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.185%)  route 0.284ns (66.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.630    -0.534    pg/notegen/notepos/clk_65mhz
    SLICE_X47Y38         FDRE                                         r  pg/notegen/notepos/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  pg/notegen/notepos/x_pos_reg[8]/Q
                         net (fo=32, routed)          0.284    -0.109    pg/notegen/x_pos[8]
    SLICE_X53Y40         FDRE                                         r  pg/notegen/x27_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.903    -0.770    pg/notegen/clk_65mhz
    SLICE_X53Y40         FDRE                                         r  pg/notegen/x27_reg[8]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.072    -0.198    pg/notegen/x27_reg[8]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pg/notegen/y30_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y30_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.961%)  route 0.228ns (55.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.635    -0.529    pg/notegen/clk_65mhz
    SLICE_X43Y49         FDSE                                         r  pg/notegen/y30_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.388 r  pg/notegen/y30_reg[8]/Q
                         net (fo=13, routed)          0.228    -0.160    pg/notegen/y30_reg[9]_0[8]
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  pg/notegen/y30[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.115    pg/notegen/p_0_in__29[9]
    SLICE_X45Y51         FDSE                                         r  pg/notegen/y30_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.839    -0.834    pg/notegen/clk_65mhz
    SLICE_X45Y51         FDSE                                         r  pg/notegen/y30_reg[9]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X45Y51         FDSE (Hold_fdse_C_D)         0.092    -0.238    pg/notegen/y30_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pg/notegen/notepos/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/x27_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.519%)  route 0.321ns (69.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.629    -0.535    pg/notegen/notepos/clk_65mhz
    SLICE_X47Y37         FDRE                                         r  pg/notegen/notepos/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pg/notegen/notepos/x_pos_reg[6]/Q
                         net (fo=32, routed)          0.321    -0.073    pg/notegen/x_pos[6]
    SLICE_X53Y40         FDRE                                         r  pg/notegen/x27_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.903    -0.770    pg/notegen/clk_65mhz
    SLICE_X53Y40         FDRE                                         r  pg/notegen/x27_reg[6]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.070    -0.200    pg/notegen/x27_reg[6]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pg/notegen/y31_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y31_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.412%)  route 0.233ns (55.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.638    -0.526    pg/notegen/clk_65mhz
    SLICE_X36Y48         FDRE                                         r  pg/notegen/y31_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pg/notegen/y31_reg[0]/Q
                         net (fo=13, routed)          0.233    -0.152    pg/notegen/y31_reg[9]_0[0]
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  pg/notegen/y31[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    pg/notegen/p_0_in__30[1]
    SLICE_X37Y50         FDRE                                         r  pg/notegen/y31_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.842    -0.831    pg/notegen/clk_65mhz
    SLICE_X37Y50         FDRE                                         r  pg/notegen/y31_reg[1]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092    -0.235    pg/notegen/y31_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pg/score_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.211%)  route 0.301ns (61.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.630    -0.534    pg/clk_65mhz
    SLICE_X40Y35         FDRE                                         r  pg/score_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  pg/score_reg[15]/Q
                         net (fo=2, routed)           0.301    -0.092    pg/hd/number_reg[16]_0[15]
    SLICE_X52Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.047 r  pg/hd/number[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    pg/hd/number[15]
    SLICE_X52Y34         FDRE                                         r  pg/hd/number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.898    -0.775    pg/hd/clk_65mhz
    SLICE_X52Y34         FDRE                                         r  pg/hd/number_reg[15]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.091    -0.184    pg/hd/number_reg[15]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pg/notegen/y25_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y25_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.948%)  route 0.209ns (48.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.635    -0.529    pg/notegen/clk_65mhz
    SLICE_X40Y49         FDSE                                         r  pg/notegen/y25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDSE (Prop_fdse_C_Q)         0.128    -0.401 r  pg/notegen/y25_reg[3]/Q
                         net (fo=17, routed)          0.209    -0.192    pg/notegen/y25_reg[9]_0[3]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.098    -0.094 r  pg/notegen/y25[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    pg/notegen/p_0_in__24[4]
    SLICE_X44Y50         FDRE                                         r  pg/notegen/y25_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.839    -0.834    pg/notegen/clk_65mhz
    SLICE_X44Y50         FDRE                                         r  pg/notegen/y25_reg[4]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.238    pg/notegen/y25_reg[4]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pg/notegen/notepos/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/x27_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.664%)  route 0.334ns (70.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.629    -0.535    pg/notegen/notepos/clk_65mhz
    SLICE_X47Y37         FDRE                                         r  pg/notegen/notepos/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pg/notegen/notepos/x_pos_reg[3]/Q
                         net (fo=32, routed)          0.334    -0.059    pg/notegen/x_pos[3]
    SLICE_X53Y36         FDRE                                         r  pg/notegen/x27_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.899    -0.774    pg/notegen/clk_65mhz
    SLICE_X53Y36         FDRE                                         r  pg/notegen/x27_reg[3]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.061    -0.213    pg/notegen/x27_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet164/phase_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet164/phase_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.656    -0.508    pg/audio1/myrec/tonet164/clk_65mhz
    SLICE_X78Y49         FDRE                                         r  pg/audio1/myrec/tonet164/phase_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  pg/audio1/myrec/tonet164/phase_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.218    pg/audio1/tonet164/phase_reg[14]
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.062 r  pg/audio1/phase_reg[12]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.061    pg/audio1/phase_reg[12]_i_1__10_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.008 r  pg/audio1/phase_reg[16]_i_1__10/O[0]
                         net (fo=1, routed)           0.000    -0.008    pg/audio1/myrec/tonet164/phase_reg[19]_0[0]
    SLICE_X78Y50         FDRE                                         r  pg/audio1/myrec/tonet164/phase_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.873    -0.800    pg/audio1/myrec/tonet164/clk_65mhz
    SLICE_X78Y50         FDRE                                         r  pg/audio1/myrec/tonet164/phase_reg[16]/C
                         clock pessimism              0.504    -0.296    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.134    -0.162    pg/audio1/myrec/tonet164/phase_reg[16]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet155/phase_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet155/phase_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.656    -0.508    pg/audio1/myrec/tonet155/clk_65mhz
    SLICE_X76Y49         FDRE                                         r  pg/audio1/myrec/tonet155/phase_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  pg/audio1/myrec/tonet155/phase_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.218    pg/audio1/tonet155/phase_reg[2]
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.062 r  pg/audio1/phase_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001    -0.061    pg/audio1/phase_reg[0]_i_1__9_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.008 r  pg/audio1/phase_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000    -0.008    pg/audio1/myrec/tonet155/phase_reg[7]_0[0]
    SLICE_X76Y50         FDRE                                         r  pg/audio1/myrec/tonet155/phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4079, routed)        0.871    -0.802    pg/audio1/myrec/tonet155/clk_65mhz
    SLICE_X76Y50         FDRE                                         r  pg/audio1/myrec/tonet155/phase_reg[4]/C
                         clock pessimism              0.504    -0.298    
    SLICE_X76Y50         FDRE (Hold_fdre_C_D)         0.134    -0.164    pg/audio1/myrec/tonet155/phase_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y17     pg/a9/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y17     pg/a9/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y7      pg/a0/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y7      pg/a0/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y6      pg/a1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y6      pg/a1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y13     pg/a10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y13     pg/a10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     pg/a11/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     pg/a11/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X78Y57     pg/a7/digit_selector_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X78Y41     pg/n_array_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X78Y41     pg/n_array_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X78Y45     pg/n_array_reg[42]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X78Y45     pg/n_array_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X78Y45     pg/n_array_reg[44]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y50     pg/audio1/myrec/d16_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y50     pg/audio1/myrec/d16_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y44     pg/audio1/myrec/d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y43     pg/audio1/myrec/d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y26     pg/a3/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y27     pg/a6/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X18Y27     pg/a6/pixel_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y66     pg/a8/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y66     pg/a8/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y66     pg/a8/pixel_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y71     pg/a9/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y71     pg/a9/pixel_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y33     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y26     pg/a3/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



