# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do HMPSOC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinFifo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:35 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinFifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 09:10:35 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinTypes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:35 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 09:10:35 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinSlots.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:35 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 09:10:35 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:35 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 09:10:35 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinInterface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:35 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 09:10:35 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/aspAvg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:35 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/aspAvg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity aspAvg
# -- Compiling architecture sim of aspAvg
# End time: 09:10:35 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/aspadc_tdma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:36 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/aspadc_tdma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package TdmaMinTypes
# -- Compiling entity AspAdc
# -- Compiling architecture behaviour of AspAdc
# End time: 09:10:36 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinStage.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:36 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 09:10:36 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinFabric.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:36 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 09:10:36 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMin.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:36 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 09:10:36 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:36 on May 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/OneDrive/Documents/Github/HMPSoC/HMPSOC/toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TopLevel
# -- Compiling architecture rtl of TopLevel
# -- Loading entity TdmaMin
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity AspAdc
# -- Loading entity aspAvg
# End time: 09:10:36 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
