

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'
================================================================
* Date:           Sun Apr 14 17:00:25 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.589|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      58|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      41|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      51|
|Register         |        -|      -|     104|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     104|     150|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_832_16_1_1_U617  |myproject_mux_832_16_1_1  |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ii_2_fu_287_p2         |     +    |      0|  0|  15|           8|           1|
    |tmp_fu_281_p2          |   icmp   |      0|  0|  13|           8|           9|
    |tmp_s_fu_356_p2        |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |datareg_V_2_fu_361_p3  |  select  |      0|  0|  15|           1|          15|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  58|          34|          27|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |ap_done     |   9|          2|    1|          2|
    |ii_reg_270  |   9|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       |  51|         10|   10|         24|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |arrayNo_reg_376       |   4|   0|    4|          0|
    |datareg_V_2_reg_471   |  15|   0|   15|          0|
    |datareg_V_reg_461     |  16|   0|   16|          0|
    |ii_2_reg_371          |   8|   0|    8|          0|
    |ii_reg_270            |   8|   0|    8|          0|
    |res_0_V_addr_reg_421  |   4|   0|    4|          0|
    |res_1_V_addr_reg_426  |   4|   0|    4|          0|
    |res_2_V_addr_reg_431  |   4|   0|    4|          0|
    |res_3_V_addr_reg_436  |   4|   0|    4|          0|
    |res_4_V_addr_reg_441  |   4|   0|    4|          0|
    |res_5_V_addr_reg_446  |   4|   0|    4|          0|
    |res_6_V_addr_reg_451  |   4|   0|    4|          0|
    |res_7_V_addr_reg_456  |   4|   0|    4|          0|
    |tmp_28_reg_466        |  15|   0|   15|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 104|   0|  104|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> | return value |
|data_0_V_address0  | out |    4|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                                data_0_V                                |     array    |
|data_1_V_address0  | out |    4|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                                data_1_V                                |     array    |
|data_2_V_address0  | out |    4|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                                data_2_V                                |     array    |
|data_3_V_address0  | out |    4|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_q0        |  in |   16|  ap_memory |                                data_3_V                                |     array    |
|data_4_V_address0  | out |    4|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_q0        |  in |   16|  ap_memory |                                data_4_V                                |     array    |
|data_5_V_address0  | out |    4|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_q0        |  in |   16|  ap_memory |                                data_5_V                                |     array    |
|data_6_V_address0  | out |    4|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_q0        |  in |   16|  ap_memory |                                data_6_V                                |     array    |
|data_7_V_address0  | out |    4|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_q0        |  in |   16|  ap_memory |                                data_7_V                                |     array    |
|res_0_V_address0   | out |    4|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_d0         | out |   15|  ap_memory |                                 res_0_V                                |     array    |
|res_1_V_address0   | out |    4|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_d0         | out |   15|  ap_memory |                                 res_1_V                                |     array    |
|res_2_V_address0   | out |    4|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_d0         | out |   15|  ap_memory |                                 res_2_V                                |     array    |
|res_3_V_address0   | out |    4|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_ce0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_we0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_d0         | out |   15|  ap_memory |                                 res_3_V                                |     array    |
|res_4_V_address0   | out |    4|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_ce0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_we0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_d0         | out |   15|  ap_memory |                                 res_4_V                                |     array    |
|res_5_V_address0   | out |    4|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_ce0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_we0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_d0         | out |   15|  ap_memory |                                 res_5_V                                |     array    |
|res_6_V_address0   | out |    4|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_ce0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_we0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_d0         | out |   15|  ap_memory |                                 res_6_V                                |     array    |
|res_7_V_address0   | out |    4|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_ce0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_we0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_d0         | out |   15|  ap_memory |                                 res_7_V                                |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

