# verilog_projects

## verilog project - to build a digital design of a working clock on Altera's DE1-SOC ##

Goals:
- Practice digital deisng with SystemVerilog
- Create a asynchronous system with multiple clocks
- Learn to implement PLL's 
- Practice advanced debugging techniques like Signal Tap

