// Seed: 2881429591
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  always @(posedge id_0) begin
    id_1 <= 1 & id_0 - 1;
  end
  reg id_2;
  assign id_2 = id_2;
  assign id_1 = id_2;
endmodule
