[
    {
        "mnemonic": "dpps",
        "mnemonicPrecise": "dppsx",
        "opcode": 997952,
        "opcodeHex": "F3A40",
        "operands": [
            "RegisterXmm",
            [
                "RegisterXmm",
                "Memory"
            ],
            "Immediate8"
        ],
        "operandSize": 128,
        "operandEncoding": "rm",
        "extraPrefixes": [
            102
        ],
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ],
        "extensions": [
            "SSE4_1"
        ]
    }
]