{"vcs1":{"timestamp_begin":1741172534.104064570, "rt":4.49, "ut":4.24, "st":0.20}}
{"vcselab":{"timestamp_begin":1741172538.678007822, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1741172539.013111313, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741172533.789453736}
{"VCS_COMP_START_TIME": 1741172533.789453736}
{"VCS_COMP_END_TIME": 1741172539.337701474}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 351532}}
{"vcselab": {"peak_mem": 174892}}
