#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec 22 04:41:24 2018
# Process ID: 24784
# Current directory: C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1
# Command line: vivado.exe -log accelerator_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source accelerator_bd_wrapper.tcl -notrace
# Log file: C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper.vdi
# Journal file: C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source accelerator_bd_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 231.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-24784-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-24784-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_board.xdc]
Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-24784-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-24784-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 851.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 851.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1502 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 192 instances
  RAM16X1S => RAM32X1S (RAMS32): 432 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 374 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 288 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 192 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 851.809 ; gain = 626.246
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file accelerator_bd_processing_system7_0_1.hwdef does not exist for instance accelerator_bd_i/processing_system7_0/inst
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file accelerator_bd_axi_smc_2_1.hwdef does not exist for instance accelerator_bd_i/axi_smc_3/inst
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file accelerator_bd_axi_smc_2_0.hwdef does not exist for instance accelerator_bd_i/axi_smc_2/inst
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file accelerator_bd_axi_smc_1_0.hwdef does not exist for instance accelerator_bd_i/axi_smc_1/inst
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file accelerator_bd_axi_smc_0.hwdef does not exist for instance accelerator_bd_i/axi_smc/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 851.809 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 44 inverter(s) to 173 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c7117e99

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1449.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6633 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 36 load pin(s).
Phase 2 Constant propagation | Checksum: 19658550f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1449.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 305 cells and removed 2813 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 102650481

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1110 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 102650481

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.793 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 102650481

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1449.793 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 102650481

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1449.793 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 179 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 97 newly gated: 5 Total Ports: 358
Ending PowerOpt Patch Enables Task | Checksum: e231356d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2277.609 ; gain = 0.000
Ending Power Optimization Task | Checksum: e231356d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2277.609 ; gain = 827.816
26 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2277.609 ; gain = 1425.801
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2277.609 ; gain = 0.000
Command: report_drc -file accelerator_bd_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c48fbc3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d57c907

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 114f234ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 114f234ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 114f234ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f669b99f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f669b99f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 99f93fa6

Time (s): cpu = 00:02:10 ; elapsed = 00:01:28 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: aa7d4d54

Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 91315300

Time (s): cpu = 00:02:11 ; elapsed = 00:01:29 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 156206559

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b99de158

Time (s): cpu = 00:02:39 ; elapsed = 00:01:56 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23fa709ac

Time (s): cpu = 00:02:41 ; elapsed = 00:01:58 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23fa709ac

Time (s): cpu = 00:02:42 ; elapsed = 00:01:59 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23fa709ac

Time (s): cpu = 00:02:42 ; elapsed = 00:01:59 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1613a7a3a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_8_p_fu_12848/grp_MUL_DP_fu_1878/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1613a7a3a

Time (s): cpu = 00:03:02 ; elapsed = 00:02:12 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.527. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1265ed06d

Time (s): cpu = 00:03:04 ; elapsed = 00:02:15 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1265ed06d

Time (s): cpu = 00:03:04 ; elapsed = 00:02:15 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1265ed06d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:16 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1265ed06d

Time (s): cpu = 00:03:06 ; elapsed = 00:02:16 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a08307d5

Time (s): cpu = 00:03:06 ; elapsed = 00:02:17 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a08307d5

Time (s): cpu = 00:03:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2277.609 ; gain = 0.000
Ending Placer Task | Checksum: 14455a319

Time (s): cpu = 00:03:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2277.609 ; gain = 0.000
48 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:13 ; elapsed = 00:02:23 . Memory (MB): peak = 2277.609 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.609 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2277.609 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 2277.609 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 2277.609 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8d449b57 ConstDB: 0 ShapeSum: b71107c2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1183e1da4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1183e1da4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1183e1da4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1183e1da4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2277.609 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 190b9e766

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.484  | TNS=0.000  | WHS=-0.249 | THS=-795.672|

Phase 2 Router Initialization | Checksum: 1bc19cd7e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ca74b753

Time (s): cpu = 00:01:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8778
 Number of Nodes with overlaps = 1105
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.120  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bee27c94

Time (s): cpu = 00:02:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.120  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d78db2cb

Time (s): cpu = 00:02:34 ; elapsed = 00:01:34 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d78db2cb

Time (s): cpu = 00:02:34 ; elapsed = 00:01:34 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e150c40c

Time (s): cpu = 00:02:37 ; elapsed = 00:01:36 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e150c40c

Time (s): cpu = 00:02:37 ; elapsed = 00:01:36 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e150c40c

Time (s): cpu = 00:02:37 ; elapsed = 00:01:36 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e150c40c

Time (s): cpu = 00:02:38 ; elapsed = 00:01:37 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18121d4f4

Time (s): cpu = 00:02:42 ; elapsed = 00:01:39 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d0e2ed3d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:39 . Memory (MB): peak = 2277.609 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1d0e2ed3d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:39 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.9668 %
  Global Horizontal Routing Utilization  = 26.7782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18f2f976b

Time (s): cpu = 00:02:43 ; elapsed = 00:01:40 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18f2f976b

Time (s): cpu = 00:02:43 ; elapsed = 00:01:40 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d9a70e7

Time (s): cpu = 00:02:47 ; elapsed = 00:01:44 . Memory (MB): peak = 2277.609 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.157  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d9a70e7

Time (s): cpu = 00:02:47 ; elapsed = 00:01:45 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2277.609 ; gain = 0.000

Routing Is Done.
62 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2277.609 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.609 ; gain = 0.000
Command: report_drc -file accelerator_bd_wrapper_drc_routed.rpt -pb accelerator_bd_wrapper_drc_routed.pb -rpx accelerator_bd_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.609 ; gain = 0.000
Command: report_methodology -file accelerator_bd_wrapper_methodology_drc_routed.rpt -rpx accelerator_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2330.219 ; gain = 52.609
Command: report_power -file accelerator_bd_wrapper_power_routed.rpt -pb accelerator_bd_wrapper_power_summary_routed.pb -rpx accelerator_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2449.727 ; gain = 119.508
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 04:48:05 2018...
#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec 22 04:50:13 2018
# Process ID: 49192
# Current directory: C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1
# Command line: vivado.exe -log accelerator_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source accelerator_bd_wrapper.tcl -notrace
# Log file: C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/accelerator_bd_wrapper.vdi
# Journal file: C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source accelerator_bd_wrapper.tcl -notrace
Command: open_checkpoint accelerator_bd_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 231.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-49192-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-49192-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_board.xdc]
Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-49192-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/.Xil/Vivado-49192-DESKTOP-2C3UA9R/dcp3/accelerator_bd_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 958.418 ; gain = 128.063
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 958.418 ; gain = 128.063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1318 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 192 instances
  RAM16X1S => RAM32X1S (RAMS32): 432 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 190 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 288 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 192 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 958.418 ; gain = 733.023
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block accelerator_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force accelerator_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U743/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U743/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U745/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U745/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U751/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U751/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U757/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U757/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U758/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U758/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U759/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U759/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U762/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U762/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U764/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U764/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U765/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U765/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U766/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U766/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U767/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U767/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U768/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U768/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U769/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U769/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 input accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg input accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U743/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U743/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U745/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U745/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U751/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U751/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U757/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U757/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U758/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U758/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U759/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U759/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U762/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U762/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U764/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U764/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U765/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U765/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U766/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U766/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U767/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U767/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U768/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U768/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U769/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U769/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 output accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U743/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U743/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U745/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U745/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U751/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U751/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U757/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U757/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U758/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U758/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U759/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U759/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U762/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U762/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U764/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U764/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U765/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U765/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U766/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U766/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U767/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U767/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U768/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U768/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U769/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U769/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1343/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1353/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1363/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1373/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1383/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1393/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1403/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1413/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1433/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1443/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1453/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv_last_fu_13329/grp_MUL_DP_fu_751/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1452/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1462/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1472/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1482/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1492/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1502/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1512/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1522/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1532/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1542/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1552/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1562/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16_p_fu_13225/grp_MUL_DP_fu_1562/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_16p_p_fu_12744/grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1637/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1637/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1646/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1646/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1655/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1655/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1664/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1664/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1673/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1673/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1682/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1682/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1691/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1691/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1700/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1700/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1709/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1709/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1718/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1718/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1727/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1727/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1736/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_32_p_fu_13099/grp_MUL_DP_fu_1736/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1698/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1698/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1705/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1705/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1712/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1712/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1719/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1719/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1726/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1726/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1733/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1733/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1740/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1740/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1747/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1747/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1754/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1754/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1761/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1761/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1768/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg multiplier stage accelerator_bd_i/ShuffleNetV2_0/inst/grp_subconv_1x1_4_p_fu_12952/grp_MUL_DP_fu_1768/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 520 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./accelerator_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/lyh67/Downloads/shufflenetv2_final_solution/accelerator_final_solution/accelerator_demo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec 22 04:51:11 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
18 Infos, 244 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1547.684 ; gain = 589.266
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 04:51:11 2018...
