#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep  6 15:27:27 2020
# Process ID: 11960
# Current directory: /home/y/fpga/axi-test5/axi-test5.runs/design_1_myip_v1_0_0_0_synth_1
# Command line: vivado -log design_1_myip_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_v1_0_0_0.tcl
# Log file: /home/y/fpga/axi-test5/axi-test5.runs/design_1_myip_v1_0_0_0_synth_1/design_1_myip_v1_0_0_0.vds
# Journal file: /home/y/fpga/axi-test5/axi-test5.runs/design_1_myip_v1_0_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myip_v1_0_0_0.tcl -notrace
Command: synth_design -top design_1_myip_v1_0_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_myip_v1_0_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12231
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M00_AXI with formal parameter declaration list [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v:194]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.434 ; gain = 5.934 ; free physical = 2883 ; free virtual = 10199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_v1_0_0_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/synth/design_1_myip_v1_0_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 1'b0 
	Parameter S_WRITE bound to: 1'b1 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:240]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:385]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (1#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_M00_AXI' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 0 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v:168]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v:168]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v:758]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_M00_AXI' (2#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (3#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/imports/hdl/myip_v1_0.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'm00_axi_awuser' does not match port width (2) of module 'myip_v1_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/synth/design_1_myip_v1_0_0_0.v:318]
WARNING: [Synth 8-689] width (1) of port connection 'm00_axi_wuser' does not match port width (2) of module 'myip_v1_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/synth/design_1_myip_v1_0_0_0.v:324]
WARNING: [Synth 8-689] width (1) of port connection 'm00_axi_aruser' does not match port width (2) of module 'myip_v1_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/synth/design_1_myip_v1_0_0_0.v:341]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_v1_0_0_0' (4#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/synth/design_1_myip_v1_0_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2602.340 ; gain = 52.840 ; free physical = 2876 ; free virtual = 10266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2620.184 ; gain = 70.684 ; free physical = 2874 ; free virtual = 10263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2620.184 ; gain = 70.684 ; free physical = 2874 ; free virtual = 10263
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.184 ; gain = 0.000 ; free physical = 2868 ; free virtual = 10257
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.090 ; gain = 0.000 ; free physical = 2651 ; free virtual = 10118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2789.902 ; gain = 22.812 ; free physical = 2645 ; free virtual = 10112
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.902 ; gain = 240.402 ; free physical = 2686 ; free virtual = 10149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.902 ; gain = 240.402 ; free physical = 2689 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.902 ; gain = 240.402 ; free physical = 2689 ; free virtual = 10153
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'myip_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
              INIT_WRITE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'myip_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2789.902 ; gain = 240.402 ; free physical = 2670 ; free virtual = 10136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2789.902 ; gain = 240.402 ; free physical = 2659 ; free virtual = 10125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3230.660 ; gain = 681.160 ; free physical = 2302 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3230.660 ; gain = 681.160 ; free physical = 2302 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3250.699 ; gain = 701.199 ; free physical = 2299 ; free virtual = 9608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     9|
|2     |LUT1   |     6|
|3     |LUT2   |     6|
|4     |LUT3   |     6|
|5     |LUT4   |    27|
|6     |LUT5   |     3|
|7     |LUT6   |    37|
|8     |FDRE   |   242|
|9     |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.637 ; gain = 707.137 ; free physical = 2353 ; free virtual = 9611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3256.637 ; gain = 537.418 ; free physical = 2389 ; free virtual = 9648
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3256.645 ; gain = 707.137 ; free physical = 2389 ; free virtual = 9648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.574 ; gain = 0.000 ; free physical = 2457 ; free virtual = 9732
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.434 ; gain = 0.000 ; free physical = 2404 ; free virtual = 9681
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 3310.434 ; gain = 1135.336 ; free physical = 2541 ; free virtual = 9817
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/axi-test5/axi-test5.runs/design_1_myip_v1_0_0_0_synth_1/design_1_myip_v1_0_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/axi-test5/axi-test5.runs/design_1_myip_v1_0_0_0_synth_1/design_1_myip_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_v1_0_0_0_utilization_synth.rpt -pb design_1_myip_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 15:28:59 2020...
