$date
  Thu Nov 11 18:27:53 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module rom_tb $end
$var reg 11 ! endereco[10:0] $end
$var reg 17 " dado[16:0] $end
$var reg 1 # finished $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 11 ' endereco[10:0] $end
$var reg 17 ( dado[16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUU !
bUUUUUUUUUUUUUUUUU "
0#
0$
1%
0&
bUUUUUUUUUUU '
bUUUUUUUUUUUUUUUUU (
#25000000
b00000000000001000 "
1$
1&
b00000000000001000 (
#50000000
0$
0&
#75000000
1$
1&
#100000000
0$
0%
0&
#125000000
1$
1&
#150000000
b00000000000 !
0$
0&
b00000000000 '
#175000000
1$
1&
#200000000
b00000000001 !
0$
0&
b00000000001 '
#225000000
b00000000000000111 "
1$
1&
b00000000000000111 (
#250000000
b00000000010 !
0$
0&
b00000000010 '
#275000000
b00000000000000100 "
1$
1&
b00000000000000100 (
#300000000
b00000000111 !
0$
0&
b00000000111 '
#325000000
b00000000000000000 "
1$
1&
b00000000000000000 (
#350000000
b10000000111 !
0$
0&
b10000000111 '
