
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.107091                       # Number of seconds simulated
sim_ticks                                1107091465500                       # Number of ticks simulated
final_tick                               1107091465500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 374053                       # Simulator instruction rate (inst/s)
host_op_rate                                   546454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              828221939                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660052                       # Number of bytes of host memory used
host_seconds                                  1336.71                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           58016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        36068288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36126304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17860672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17860672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1127134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1128947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        558146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             558146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              52404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32579321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32631725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         52404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16132969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16132969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16132969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             52404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32579321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48764694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1128947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     558146                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1128947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   558146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               72199488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30461504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36126304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17860672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    830                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             71573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             71436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             68734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             68872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            70335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            74565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31563                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1107088823500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1128947                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               558146                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1111673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       765859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.046774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.331362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   168.945257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       518394     67.69%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       153916     20.10%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36984      4.83%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15485      2.02%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17596      2.30%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6009      0.78%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2433      0.32%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1578      0.21%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13464      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       765859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.928452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.908980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.777554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         27466     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           53      0.19%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           28      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.268740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.240818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9887     35.87%     35.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              832      3.02%     38.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16396     59.49%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              443      1.61%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27562                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29179354000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             50331547750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5640585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25865.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44615.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   604098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234120                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     656210.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2699534040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1434832575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3994751460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1233788760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         46465554720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          25779423060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1727675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    160753526670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     46463615520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     141528082935                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           432091056120                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            390.293908                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1046032236250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2426001250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19701380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 572506938000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 120999145250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   38929177000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 352528824000                       # Time in different power states
system.mem_ctrls_1.actEnergy               2768706360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1471602330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4060003920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1250727660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         47013813600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          26328850620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1768753920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    161440429110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     47578128000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     140249053350                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           433942138650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            391.965932                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1044681990250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2496645000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19934386000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 566782342500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 123902264750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   39940229250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 354035598000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2214182931                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2214182931                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2422595                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4083.194240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293558783                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2426691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.970813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3967016500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4083.194240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594397639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594397639                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    224231623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224231623                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69327160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69327160                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293558783                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293558783                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293558783                       # number of overall hits
system.cpu.dcache.overall_hits::total       293558783                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1698755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1698755                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       711552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       711552                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2410307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2410307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2426691                       # number of overall misses
system.cpu.dcache.overall_misses::total       2426691                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  79133236500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  79133236500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  46823119500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46823119500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 125956356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 125956356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 125956356000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 125956356000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007519                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010159                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.008144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46583.077901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46583.077901                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65804.213185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65804.213185                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52257.391278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52257.391278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51904.571287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51904.571287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2634                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   188.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1108107                       # number of writebacks
system.cpu.dcache.writebacks::total           1108107                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1698755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1698755                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711552                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2410307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2410307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2426691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2426691                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  77434481500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  77434481500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  46111567500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46111567500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1365551000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1365551000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 123546049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 123546049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 124911600000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 124911600000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008199                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45583.077901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45583.077901                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64804.213185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64804.213185                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 83346.618652                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83346.618652                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51257.391278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51257.391278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51474.044285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51474.044285                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               329                       # number of replacements
system.cpu.icache.tags.tagsinuse          1091.286437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377068.589687                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1091.286437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.532855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.532855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374797547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374797547                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396039                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396039                       # number of overall hits
system.cpu.icache.overall_hits::total       687396039                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1823                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1823                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1823                       # number of overall misses
system.cpu.icache.overall_misses::total          1823                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    162673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162673000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    162673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    162673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162673000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 89233.680746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89233.680746                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 89233.680746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89233.680746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 89233.680746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89233.680746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          329                       # number of writebacks
system.cpu.icache.writebacks::total               329                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    160850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    160850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    160850000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160850000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 88233.680746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88233.680746                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 88233.680746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88233.680746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 88233.680746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88233.680746                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1180505                       # number of replacements
system.l2.tags.tagsinuse                 32633.285629                       # Cycle average of tags in use
system.l2.tags.total_refs                     3543772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1213273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.920836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6673272000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1225.562703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.209598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31399.513328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.958237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995889                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32219                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6064710                       # Number of tag accesses
system.l2.tags.data_accesses                  6064710                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1108107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1108107                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          329                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              329                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             252848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                252848                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1046709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1046709                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1299557                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1299567                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   10                       # number of overall hits
system.l2.overall_hits::cpu.data              1299557                       # number of overall hits
system.l2.overall_hits::total                 1299567                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           458704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458704                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1813                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       668430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          668430                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1813                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1127134                       # number of demand (read+write) misses
system.l2.demand_misses::total                1128947                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1813                       # number of overall misses
system.l2.overall_misses::cpu.data            1127134                       # number of overall misses
system.l2.overall_misses::total               1128947                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  42389335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42389335500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    158009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158009500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  65236879500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65236879500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     158009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  107626215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     107784224500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    158009500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 107626215000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    107784224500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1108107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1108107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          329                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          329                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         711552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            711552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1715139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1715139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2426691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2428514                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2426691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2428514                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.644653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644653                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.994515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994515                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.389724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.389724                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.994515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.464474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.464872                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.994515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.464474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.464872                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92411.087542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92411.087542                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87153.612796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87153.612796                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97597.174723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97597.174723                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87153.612796                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95486.619160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95473.237008                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87153.612796                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95486.619160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95473.237008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               558146                       # number of writebacks
system.l2.writebacks::total                    558146                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        94392                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         94392                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       458704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458704                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1813                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       668430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       668430                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1127134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1128947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1127134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1128947                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  37802295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37802295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    139879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  58552579500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58552579500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    139879500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  96354875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  96494754500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    139879500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  96354875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  96494754500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.644653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.994515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.389724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.389724                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.994515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.464474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.464872                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.994515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.464474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.464872                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82411.087542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82411.087542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77153.612796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77153.612796                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87597.174723                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87597.174723                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77153.612796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 85486.619160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85473.237008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77153.612796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 85486.619160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85473.237008                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2223707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1094760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             670243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       558146                       # Transaction distribution
system.membus.trans_dist::CleanEvict           536614                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458704                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        670243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3352654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3352654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3352654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     53986976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     53986976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53986976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1128947                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1128947    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1128947                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3340010000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3835980250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4851438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2422924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         180137                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       180137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1107091465500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1716962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1666253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          329                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1936847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           711552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          711552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1715139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7275977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7279952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113113536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113182400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1180505                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17860672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3609019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049913                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217766                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3428881     95.01%     95.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 180138      4.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3609019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2979937000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1823000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2426691000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
