// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="wide_vadd_wide_vadd,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=120,HLS_SYN_DSP=0,HLS_SYN_FF=7834,HLS_SYN_LUT=8714,HLS_VERSION=2020_1}" *)

module wide_vadd (
        ap_clk,
        ap_rst_n,
        event_done,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        event_start,
        stall_start_ext,
        stall_done_ext,
        stall_start_str,
        stall_done_str,
        stall_start_int,
        stall_done_int
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   event_done;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   event_start;
output   stall_start_ext;
output   stall_done_ext;
output   stall_start_str;
output   stall_done_str;
output   stall_start_int;
output   stall_done_int;

reg stall_start_ext;
reg stall_done_ext;
reg stall_start_str;
reg stall_done_str;
reg stall_start_int;
reg stall_done_int;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in1;
wire   [63:0] in2;
wire   [63:0] out_r;
wire   [31:0] size;
wire    gmem_AWREADY;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
reg    gmem2_AWVALID;
wire    gmem2_AWREADY;
reg    gmem2_WVALID;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [511:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
reg    gmem2_BREADY;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
reg    ap_block_state1;
reg   [0:0] tmp_reg_325;
wire   [28:0] sub_ln85_1_fu_192_p2;
reg   [28:0] sub_ln85_1_reg_330;
reg   [27:0] trunc_ln85_2_reg_335;
reg   [63:0] out_read_reg_340;
wire    ap_CS_fsm_state2;
reg   [63:0] in2_read_reg_345;
reg   [63:0] in1_read_reg_350;
wire  signed [63:0] sext_ln88_fu_305_p1;
reg  signed [63:0] sext_ln88_reg_355;
wire   [63:0] add_ln97_fu_314_p2;
reg   [63:0] add_ln97_reg_363;
wire    ap_CS_fsm_state4;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWVALID;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWADDR;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWID;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWLEN;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWSIZE;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWBURST;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWLOCK;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWCACHE;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWPROT;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWQOS;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWREGION;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WVALID;
wire   [511:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WDATA;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WSTRB;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WLAST;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WID;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARVALID;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARADDR;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARID;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARLEN;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARSIZE;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARBURST;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARLOCK;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARCACHE;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARPROT;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARQOS;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARREGION;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_RREADY;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_BREADY;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWVALID;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWADDR;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWID;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWLEN;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWBURST;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWPROT;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWQOS;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWREGION;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WVALID;
wire   [511:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WDATA;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WSTRB;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WLAST;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WID;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARVALID;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARADDR;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARID;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARLEN;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARBURST;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARPROT;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARQOS;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARREGION;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_RREADY;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_BREADY;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWVALID;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWADDR;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWID;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWLEN;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWBURST;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWPROT;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWQOS;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWREGION;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WVALID;
wire   [511:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WDATA;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WSTRB;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WLAST;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WID;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARVALID;
wire   [63:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARADDR;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARID;
wire   [31:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARLEN;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARBURST;
wire   [1:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARPROT;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARQOS;
wire   [3:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARREGION;
wire   [0:0] grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARUSER;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_RREADY;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_BREADY;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_idle;
reg    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_continue;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ext_blocking_n;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_str_blocking_n;
wire    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_int_blocking_n;
reg   [63:0] i_reg_130;
wire    ap_CS_fsm_state5;
wire    ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready;
wire    ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done;
reg    ap_block_state5_on_subcall_done;
reg    grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start_reg;
reg    ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready;
reg    ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done;
wire   [31:0] add_ln85_fu_158_p2;
wire   [31:0] sub_ln85_fu_172_p2;
wire   [27:0] trunc_ln85_1_fu_178_p4;
wire   [28:0] zext_ln85_fu_188_p1;
wire   [28:0] zext_ln85_1_fu_208_p1;
wire   [28:0] select_ln85_fu_211_p3;
wire  signed [29:0] sext_ln85_fu_217_p1;
wire   [29:0] size_in16_fu_221_p2;
wire   [29:0] add_ln88_fu_235_p2;
wire   [29:0] sub_ln88_fu_249_p2;
wire   [23:0] p_lshr_fu_255_p4;
wire   [0:0] tmp_2_fu_241_p3;
wire   [23:0] sub_ln88_1_fu_265_p2;
wire   [23:0] tmp_3_fu_271_p4;
wire   [0:0] tmp_1_fu_227_p3;
wire   [23:0] select_ln88_fu_281_p3;
wire   [23:0] select_ln88_1_fu_289_p3;
wire   [29:0] tmp_4_fu_297_p3;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln88_fu_309_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
wire    ap_ext_blocking_n;
wire    ap_str_blocking_n;
wire    ap_int_blocking_n;
reg    ap_ext_blocking_n_reg;
reg    ap_str_blocking_n_reg;
reg    ap_int_blocking_n_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done = 1'b0;
end

wide_vadd_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in1(in1),
    .in2(in2),
    .out_r(out_r),
    .size(size),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .event_start(event_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

wide_vadd_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARADDR),
    .I_ARID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARID),
    .I_ARLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARLEN),
    .I_ARSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARSIZE),
    .I_ARLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARLOCK),
    .I_ARCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARCACHE),
    .I_ARQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARQOS),
    .I_ARPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARPROT),
    .I_ARUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARUSER),
    .I_ARBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARBURST),
    .I_ARREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

wide_vadd_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 32 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARADDR),
    .I_ARID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARID),
    .I_ARLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARLEN),
    .I_ARSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARCACHE),
    .I_ARQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARQOS),
    .I_ARPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARPROT),
    .I_ARUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARUSER),
    .I_ARBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARBURST),
    .I_ARREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

wide_vadd_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 32 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWADDR),
    .I_AWID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWID),
    .I_AWLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWLEN),
    .I_AWSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWSIZE),
    .I_AWLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWLOCK),
    .I_AWCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWCACHE),
    .I_AWQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWQOS),
    .I_AWPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWPROT),
    .I_AWUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWUSER),
    .I_AWBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWBURST),
    .I_AWREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWREGION),
    .I_WVALID(gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WDATA),
    .I_WID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WID),
    .I_WUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WUSER),
    .I_WLAST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WLAST),
    .I_WSTRB(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(gmem2_BREADY),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

wide_vadd_dataflow_in_loop_VITIS_LOOP_88_1 grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142(
    .i(i_reg_130),
    .size(size),
    .in1(in1_read_reg_350),
    .m_axi_gmem_AWVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .in2(in2_read_reg_345),
    .m_axi_gmem1_AWVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .out_r(out_read_reg_340),
    .m_axi_gmem2_AWVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(512'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(gmem2_BRESP),
    .m_axi_gmem2_BID(gmem2_BID),
    .m_axi_gmem2_BUSER(gmem2_BUSER),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .i_ap_vld(1'b1),
    .size_ap_vld(1'b1),
    .in1_ap_vld(1'b1),
    .in2_ap_vld(1'b1),
    .out_r_ap_vld(1'b1),
    .ap_start(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start),
    .ap_done(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done),
    .ap_ready(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready),
    .ap_idle(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_idle),
    .ap_continue(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_continue),
    .ap_ext_blocking_n(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_str_blocking_n),
    .ap_int_blocking_n(grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_int_blocking_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln88_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done <= 1'b0;
        end else if ((grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready <= 1'b0;
        end else if ((grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready == 1'b1)) begin
            grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_ext_blocking_n_reg <= ap_ext_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_int_blocking_n_reg <= ap_int_blocking_n;
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    ap_str_blocking_n_reg <= ap_str_blocking_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_130 <= 64'd0;
    end else if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        i_reg_130 <= add_ln97_reg_363;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln97_reg_363 <= add_ln97_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in1_read_reg_350 <= in1;
        in2_read_reg_345 <= in2;
        out_read_reg_340 <= out_r;
        sext_ln88_reg_355[63 : 6] <= sext_ln88_fu_305_p1[63 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sub_ln85_1_reg_330 <= sub_ln85_1_fu_192_p2;
        tmp_reg_325 <= add_ln85_fu_158_p2[32'd31];
        trunc_ln85_2_reg_335 <= {{add_ln85_fu_158_p2[31:4]}};
    end
end

always @ (*) begin
    if (((icmp_ln88_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1)) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1)) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln88_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1)) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state5 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem1_ARVALID = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem1_RREADY = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem2_AWVALID = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_AWVALID;
    end else begin
        gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem2_BREADY = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_BREADY;
    end else begin
        gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem2_WVALID = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem2_WVALID;
    end else begin
        gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARVALID = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_RREADY = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_continue = 1'b1;
    end else begin
        grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b0) & (ap_ext_blocking_n == 1'b1))) begin
        stall_done_ext = 1'b1;
    end else begin
        stall_done_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b0) & (ap_int_blocking_n == 1'b1))) begin
        stall_done_int = 1'b1;
    end else begin
        stall_done_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b0) & (ap_str_blocking_n == 1'b1))) begin
        stall_done_str = 1'b1;
    end else begin
        stall_done_str = 1'b0;
    end
end

always @ (*) begin
    if (((ap_ext_blocking_n_reg == 1'b1) & (ap_ext_blocking_n == 1'b0))) begin
        stall_start_ext = 1'b1;
    end else begin
        stall_start_ext = 1'b0;
    end
end

always @ (*) begin
    if (((ap_int_blocking_n_reg == 1'b1) & (ap_int_blocking_n == 1'b0))) begin
        stall_start_int = 1'b1;
    end else begin
        stall_start_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_str_blocking_n_reg == 1'b1) & (ap_str_blocking_n == 1'b0))) begin
        stall_start_str = 1'b1;
    end else begin
        stall_start_str = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln88_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln85_fu_158_p2 = ($signed(size) + $signed(32'd4294967295));

assign add_ln88_fu_235_p2 = ($signed(sext_ln85_fu_217_p1) + $signed(30'd64));

assign add_ln97_fu_314_p2 = (i_reg_130 + 64'd64);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready & ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done) == 1'b0);
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done = (grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done | ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_done);

assign ap_sync_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready = (grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready | ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_ready);

assign event_done = ap_done;

assign grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start = grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142_ap_start_reg;

assign icmp_ln88_fu_309_p2 = ((i_reg_130 == sext_ln88_reg_355) ? 1'b1 : 1'b0);

assign p_lshr_fu_255_p4 = {{sub_ln88_fu_249_p2[29:6]}};

assign select_ln85_fu_211_p3 = ((tmp_reg_325[0:0] === 1'b1) ? sub_ln85_1_reg_330 : zext_ln85_1_fu_208_p1);

assign select_ln88_1_fu_289_p3 = ((tmp_1_fu_227_p3[0:0] === 1'b1) ? 24'd0 : select_ln88_fu_281_p3);

assign select_ln88_fu_281_p3 = ((tmp_2_fu_241_p3[0:0] === 1'b1) ? sub_ln88_1_fu_265_p2 : tmp_3_fu_271_p4);

assign sext_ln85_fu_217_p1 = $signed(select_ln85_fu_211_p3);

assign sext_ln88_fu_305_p1 = $signed(tmp_4_fu_297_p3);

assign size_in16_fu_221_p2 = ($signed(sext_ln85_fu_217_p1) + $signed(30'd1));

assign sub_ln85_1_fu_192_p2 = (29'd0 - zext_ln85_fu_188_p1);

assign sub_ln85_fu_172_p2 = (32'd1 - size);

assign sub_ln88_1_fu_265_p2 = (24'd0 - p_lshr_fu_255_p4);

assign sub_ln88_fu_249_p2 = ($signed(30'd1073741760) - $signed(sext_ln85_fu_217_p1));

assign tmp_1_fu_227_p3 = size_in16_fu_221_p2[32'd29];

assign tmp_2_fu_241_p3 = add_ln88_fu_235_p2[32'd29];

assign tmp_3_fu_271_p4 = {{add_ln88_fu_235_p2[29:6]}};

assign tmp_4_fu_297_p3 = {{select_ln88_1_fu_289_p3}, {6'd0}};

assign trunc_ln85_1_fu_178_p4 = {{sub_ln85_fu_172_p2[31:4]}};

assign zext_ln85_1_fu_208_p1 = trunc_ln85_2_reg_335;

assign zext_ln85_fu_188_p1 = trunc_ln85_1_fu_178_p4;

always @ (posedge ap_clk) begin
    sext_ln88_reg_355[5:0] <= 6'b000000;
end

endmodule //wide_vadd
