{"id": "2509.19478", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.19478", "abs": "https://arxiv.org/abs/2509.19478", "authors": ["Ziwei Wang", "Cong Wu", "Paolo Tasca"], "title": "Investigating Sharding Advancements, Methodologies, and Adoption Potential in Hedera", "comment": null, "summary": "Sharding has emerged as a critical solution to address the scalability\nchallenges faced by blockchain networks, enabling them to achieve higher\ntransaction throughput, reduced latency, and optimized resource usage. This\npaper investigates the advancements, methodologies, and adoption potential of\nsharding in the context of Hedera, a distributed ledger technology known for\nits unique Gossip about Gossip protocol and asynchronous Byzantine Fault\nTolerance (ABFT). We explore various academic and industrial sharding\ntechniques, emphasizing their benefits and trade-offs. Building on these\ninsights, we propose a hybrid sharding solution for Hedera that partitions the\nnetwork into local and global committees, facilitating efficient cross-shard\ntransactions and ensuring robust security through dynamic reconfiguration. Our\nanalysis highlights significant reductions in storage and communication\noverhead, improved scalability, and enhanced fault tolerance, demonstrating the\nfeasibility and advantages of integrating sharding into Hedera's architecture."}
{"id": "2509.19790", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2509.19790", "abs": "https://arxiv.org/abs/2509.19790", "authors": ["Anthony Faure-Gignoux", "Kevin Delmas", "Adrien Gauffriau", "Claire Pagetti"], "title": "Open-source Stand-Alone Versatile Tensor Accelerator", "comment": null, "summary": "Machine Learning (ML) applications demand significant computational\nresources, posing challenges for safety-critical domains like aeronautics. The\nVersatile Tensor Accelerator (VTA) is a promising FPGA-based solution, but its\nadoption was hindered by its dependency on the TVM compiler and by other code\nnon-compliant with certification requirements. This paper presents an\nopen-source, standalone Python compiler pipeline for the VTA, developed from\nscratch and designed with certification requirements, modularity, and\nextensibility in mind. The compiler's effectiveness is demonstrated by\ncompiling and executing LeNet-5 Convolutional Neural Network (CNN) using the\nVTA simulators, and preliminary results indicate a strong potential for scaling\nits capabilities to larger CNN architectures. All contributions are publicly\navailable."}
{"id": "2509.19532", "categories": ["cs.DC", "cs.NI"], "pdf": "https://arxiv.org/pdf/2509.19532", "abs": "https://arxiv.org/abs/2509.19532", "authors": ["Flavio Castro", "Weijian Zheng", "Joaquin Chung", "Ian Foster", "Rajkumar Kettimuthu"], "title": "To Stream or Not to Stream: Towards A Quantitative Model for Remote HPC Processing Decisions", "comment": null, "summary": "Modern scientific instruments generate data at rates that increasingly exceed\nlocal compute capabilities and, when paired with the staging and I/O overheads\nof file-based transfers, also render file-based use of remote HPC resources\nimpractical for time-sensitive analysis and experimental steering. Real-time\nstreaming frameworks promise to reduce latency and improve system efficiency,\nbut lack a principled way to assess their feasibility. In this work, we\nintroduce a quantitative framework and an accompanying Streaming Speed Score to\nevaluate whether remote high-performance computing (HPC) resources can provide\ntimely data processing compared to local alternatives. Our model incorporates\nkey parameters including data generation rate, transfer efficiency, remote\nprocessing power, and file input/output overhead to compute total processing\ncompletion time and identify operational regimes where streaming is beneficial.\nWe motivate our methodology with use cases from facilities such as APS, FRIB,\nLCLS-II, and the LHC, and validate our approach through an illustrative case\nstudy based on LCLS-II data. Our measurements show that streaming can achieve\nup to 97% lower end-to-end completion time than file-based methods under high\ndata rates, while worst-case congestion can increase transfer times by over an\norder of magnitude, underscoring the importance of tail latency in streaming\nfeasibility decisions."}
{"id": "2509.19873", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2509.19873", "abs": "https://arxiv.org/abs/2509.19873", "authors": ["Linfeng Zhong", "Songqiang Xu", "Huifeng Wen", "Tong Xie", "Qingyu Guo", "Yuan Wang", "Meng Li"], "title": "SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding", "comment": "Accepted by ICCAD'25", "summary": "The growing demand for efficient long-sequence modeling on edge devices has\npropelled widespread adoption of State Space Models (SSMs) like Mamba, due to\ntheir superior computational efficiency and scalability. As its autoregressive\ngeneration process remains memory-bound, speculative decoding has been proposed\nthat incorporates draft model generation and target model verification.\nHowever, directly applying speculative decoding to SSMs faces three key\nchallenges: (1) hidden state backtracking difficulties, (2) tree-based parallel\nverification incompatibility, and (3) hardware workload mismatch. To address\nthese challenges, we propose SpecMamba, the first FPGA-based accelerator for\nMamba with speculative decoding, which features system, algorithm, and hardware\nco-design. At the system level, we present a memory-aware hybrid backtracking\nstrategy to coordinate both models. At the algorithm level, we propose\nfirst-in-first-out (FIFO)-based tree verification with tiling to minimize\nmemory access. At the hardware level, we customize a dataflow that computes\nlinear layers in parallel and SSM layers in series to enable maximal\noverlapping. Implemented on AMD FPGA platforms (VHK158 and VCK190), SpecMamba\nachieves a 2.27x speedup over GPU baselines and a 2.85x improvement compared to\nprior FPGA solutions, while demonstrating 5.41x and 1.26x higher energy\nefficiency, respectively."}
{"id": "2509.19539", "categories": ["cs.DC", "cs.CR"], "pdf": "https://arxiv.org/pdf/2509.19539", "abs": "https://arxiv.org/abs/2509.19539", "authors": ["Raj Patel", "Umesh Biswas", "Surya Kodipaka", "Will Carroll", "Preston Peranich", "Maxwell Young"], "title": "A Survey of Recent Advancements in Secure Peer-to-Peer Networks", "comment": "30 pages, 4 figures, 2 tables", "summary": "Peer-to-peer (P2P) networks are a cornerstone of modern computing, and their\nsecurity is an active area of research. Many defenses with strong security\nguarantees have been proposed; however, the most-recent survey is over a decade\nold. This paper delivers an updated review of recent theoretical advances that\naddress classic threats, such as the Sybil and routing attacks, while\nhighlighting how emerging trends -- such as machine learning, social networks,\nand dynamic systems -- pose new challenges and drive novel solutions. We\nevaluate the strengths and weaknesses of these solutions and suggest directions\nfor future research."}
{"id": "2509.19959", "categories": ["cs.AR", "cs.CR"], "pdf": "https://arxiv.org/pdf/2509.19959", "abs": "https://arxiv.org/abs/2509.19959", "authors": ["Antoine Plin", "Frédéric Fauberteau", "Nga Nguyen"], "title": "OpenGL GPU-Based Rowhammer Attack (Work in Progress)", "comment": "Presented at HS3 2025 Workshop", "summary": "Rowhammer attacks have emerged as a significant threat to modern DRAM-based\nmemory systems, leveraging frequent memory accesses to induce bit flips in\nadjacent memory cells. This work-in-progress paper presents an adaptive,\nmany-sided Rowhammer attack utilizing GPU compute shaders to systematically\nachieve high-frequency memory access patterns. Our approach employs statistical\ndistributions to optimize row targeting and avoid current mitigations. The\nmethodology involves initializing memory with known patterns, iteratively\nhammering victim rows, monitoring for induced errors, and dynamically adjusting\nparameters to maximize success rates. The proposed attack exploits the parallel\nprocessing capabilities of GPUs to accelerate hammering operations, thereby\nincreasing the probability of successful bit flips within a constrained\ntimeframe. By leveraging OpenGL compute shaders, our implementation achieves\nhighly efficient row hammering with minimal software overhead. Experimental\nresults on a Raspberry Pi 4 demonstrate that the GPU-based approach attains a\nhigh rate of bit flips compared to traditional CPU-based hammering, confirming\nits effectiveness in compromising DRAM integrity. Our findings align with\nexisting research on microarchitectural attacks in heterogeneous systems that\nhighlight the susceptibility of GPUs to security vulnerabilities. This study\ncontributes to the understanding of GPU-assisted fault-injection attacks and\nunderscores the need for improved mitigation strategies in future memory\narchitectures."}
{"id": "2509.19701", "categories": ["cs.DC", "cs.PF"], "pdf": "https://arxiv.org/pdf/2509.19701", "abs": "https://arxiv.org/abs/2509.19701", "authors": ["Akash Poptani", "Alireza Khadem", "Scott Mahlke", "Jonah Miller", "Joshua Dolence", "Reetuparna Das"], "title": "Characterizing Adaptive Mesh Refinement on Heterogeneous Platforms with Parthenon-VIBE", "comment": "Accepted to appear at IISWC 2025", "summary": "Hero-class HPC simulations rely on Adaptive Mesh Refinement (AMR) to reduce\ncompute and memory demands while maintaining accuracy. This work analyzes the\nperformance of Parthenon, a block-structured AMR benchmark, on CPU-GPU systems.\nWe show that smaller mesh blocks and deeper AMR levels degrade GPU performance\ndue to increased communication, serial overheads, and inefficient GPU\nutilization. Through detailed profiling, we identify inefficiencies, low\noccupancy, and memory access bottlenecks. We further analyze rank scalability\nand memory constraints, and propose optimizations to improve GPU throughput and\nreduce memory footprint. Our insights can inform future AMR deployments on\nDepartment of Energy's upcoming heterogeneous supercomputers."}
{"id": "2509.20182", "categories": ["cs.AR", "cs.AI"], "pdf": "https://arxiv.org/pdf/2509.20182", "abs": "https://arxiv.org/abs/2509.20182", "authors": ["Amulya Bhattaram", "Janani Ramamoorthy", "Ranit Gupta", "Diana Marculescu", "Dimitrios Stamoulis"], "title": "Automated Multi-Agent Workflows for RTL Design", "comment": "Accepted: ML for Systems Workshop NeurIPS 2025", "summary": "The rise of agentic AI workflows unlocks novel opportunities for computer\nsystems design and optimization. However, for specialized domains such as\nprogram synthesis, the relative scarcity of HDL and proprietary EDA resources\nonline compared to more common programming tasks introduces challenges, often\nnecessitating task-specific fine-tuning, high inference costs, and\nmanually-crafted agent orchestration. In this work, we present VeriMaAS, a\nmulti-agent framework designed to automatically compose agentic workflows for\nRTL code generation. Our key insight is to integrate formal verification\nfeedback from HDL tools directly into workflow generation, reducing the cost of\ngradient-based updates or prolonged reasoning traces. Our method improves\nsynthesis performance by 5-7% for pass@k over fine-tuned baselines, while\nrequiring only a few hundred training examples, representing an\norder-of-magnitude reduction in supervision cost."}
{"id": "2509.19607", "categories": ["cs.PL"], "pdf": "https://arxiv.org/pdf/2509.19607", "abs": "https://arxiv.org/abs/2509.19607", "authors": ["William J. Bowman"], "title": "Macro-embedding Compiler Intermediate Languages in Racket", "comment": null, "summary": "We present the design and implementation of a macro-embedding of a family of\ncompiler intermediate languages, from a Scheme-like language to x86-64, into\nRacket. This embedding is used as part of a testing framework for a compilers\ncourse to derive interpreters for all the intermediate languages. The embedding\nimplements features including safe, functional abstractions as well as unsafe\nassembly features, and the interactions between the two at various intermediate\nstages.\n  This paper aims to demonstrate language-oriented techniques and abstractions\nfor implementing (1) a large family of languages and (2) interoperability\nbetween low- and high-level languages. The primary strength of this approach is\nthe high degree of code reuse and interoperability compared to implementing\neach interpreter separately. The design emphasizes modularity and\ncompositionality of an open set of language features by local macro expansion\ninto a single host language, rather than implementing a language pre-defined by\na closed set of features. This enables reuse from both the host language\n(Racket) and between intermediate languages, and enables interoperability\nbetween high- and low-level features, simplifying development of the\nintermediate language semantics. It also facilitates extending or redefining\nindividual language features in intermediate languages, and exposing multiple\ninterfaces to the embedded languages."}
{"id": "2509.19729", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.19729", "abs": "https://arxiv.org/abs/2509.19729", "authors": ["Haoyu Chen", "Xue Li", "Kun Qian", "Yu Guan", "Jin Zhao", "Xin Wang"], "title": "Gyges: Dynamic Cross-Instance Parallelism Transformation for Efficient LLM Inference", "comment": "12 pages, 15 figures", "summary": "Efficiently processing the dynamics of requests, especially the context\nlength variance, is important in Large Language Model (LLM) serving scenarios.\nHowever, there is an intrinsic trade-off: while leveraging parallelism\nstrategies, such as Tensor Parallelism (TP), can coordinate multiple GPUs to\naccommodate larger context lengths, it inevitably results in degraded overall\nthroughput. In this paper, we propose Cross-Instance Parallelism Transformation\n(Gyges), which adaptively adjusts the parallelism strategies of running\ninstances to align with the dynamics of incoming requests. We design (1) a\npage-friendly, header-centric layout to accelerate KV cache transformations;\n(2) dedicated weight padding to accelerate model weight transformations; and\n(3) a transformation-aware scheduler to cooperatively schedule requests and\nparallelism transformations, optimizing the overall performance. Evaluations\nusing real-world traces show that Gyges improves throughput by 1.75x-6.57x\ncompared to state-of-the-art solutions."}
{"id": "2509.19613", "categories": ["cs.PL"], "pdf": "https://arxiv.org/pdf/2509.19613", "abs": "https://arxiv.org/abs/2509.19613", "authors": ["William J. Bowman"], "title": "Compilation as Multi-Language Semantics", "comment": null, "summary": "Modeling interoperability between programs in different languages is a key\nproblem when modeling verified and secure compilation, which has been\nsuccessfully addressed using multi-language semantics. Unfortunately, existing\nmodels of compilation using multi-language semantics define two variants of\neach compiler pass: a syntactic translation on open terms to model compilation,\nand a run-time translation of closed terms at multi-language boundaries to\nmodel interoperability.\n  In this talk, I discuss work-in-progress approach to uniformly model a\ncompiler entirely as a reduction system on open term in a multi-language\nsemantics, rather than as a syntactic translation. This simultaneously defines\nthe compiler and the interoperability semantics, reducing duplication. It also\nprovides interesting semantic insights. Normalization of the cross-language\nredexes performs ahead-of-time (AOT) compilation. Evaluation in the\nmulti-language models just-in-time (JIT) compilation. Confluence of\nmulti-language reduction implies compiler correctness, and part of the secure\ncompilation proof (full abstraction), enabling focus on the difficult part of\nthe proof. Subject reduction of the multi-language reduction implies\ntype-preservation of the compiler."}
{"id": "2509.19836", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.19836", "abs": "https://arxiv.org/abs/2509.19836", "authors": ["Ao Sun", "Weilin Zhao", "Xu Han", "Cheng Yang", "Zhiyuan Liu", "Chuan Shi", "Maosong sun"], "title": "BurstEngine: an Efficient Distributed Framework for Training Transformers on Extremely Long Sequences of over 1M Tokens", "comment": null, "summary": "Existing methods for training LLMs on long-sequence data, such as Tensor\nParallelism and Context Parallelism, exhibit low Model FLOPs Utilization as\nsequence lengths and number of GPUs increase, especially when sequence lengths\nexceed 1M tokens. To address these challenges, we propose BurstEngine, an\nefficient framework designed to train LLMs on long-sequence data. BurstEngine\nintroduces BurstAttention, an optimized distributed attention with lower\ncommunication cost than RingAttention. BurstAttention leverages topology-aware\nring communication to fully utilize network bandwidth and incorporates\nfine-grained communication-computation overlap. Furthermore, BurstEngine\nintroduces sequence-level selective checkpointing and fuses the language\nmodeling head with the loss function to reduce memory cost. Additionally,\nBurstEngine introduces workload balance optimization for various types of\nattention masking. By integrating these optimizations, BurstEngine achieves a\n$1.2\\times$ speedup with much lower memory overhead than the state-of-the-art\nbaselines when training LLMs on extremely long sequences of over 1M tokens. We\nhave made our code publicly available on GitHub:\nhttps://github.com/thunlp/BurstEngine."}
{"id": "2509.20020", "categories": ["cs.PL", "cs.LG", "cs.MS", "cs.SC", "F.2.2; I.1.2; I.1.3"], "pdf": "https://arxiv.org/pdf/2509.20020", "abs": "https://arxiv.org/abs/2509.20020", "authors": ["Maurice Wenig", "Paul G. Rump", "Mark Blacher", "Joachim Giesen"], "title": "The Syntax and Semantics of einsum", "comment": "21 pages, 1 figure. Includes formal definitions, proofs of algebraic\n  properties, and nesting/denesting rules for the einsum notation", "summary": "In 2011, einsum was introduced to NumPy as a practical and convenient\nnotation for tensor expressions in machine learning, quantum circuit\nsimulation, and other fields. It has since been implemented in additional\nPython frameworks such as PyTorch and TensorFlow, as well as in other\nprogramming languages such as Julia. Despite its practical success, the einsum\nnotation still lacks a solid theoretical basis, and is not unified across the\ndifferent frameworks, limiting opportunities for formal reasoning and\nsystematic optimization. In this work, we discuss the terminology of tensor\nexpressions and provide a formal definition of the einsum language. Based on\nthis definition, we formalize and prove important equivalence rules for tensor\nexpressions and highlight their relevance in practical applications."}
{"id": "2509.20160", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.20160", "abs": "https://arxiv.org/abs/2509.20160", "authors": ["Prashanthi S. K.", "Sai Anuroop Kesanapalli", "Yogesh Simmhan"], "title": "Characterizing the Performance of Accelerated Jetson Edge Devices for Training Deep Learning Models", "comment": "Preprint of article in ACM SIGMETRICS 2023", "summary": "Deep Neural Networks (DNNs) have had a significant impact on domains like\nautonomous vehicles and smart cities through low-latency inferencing on edge\ncomputing devices close to the data source. However, DNN training on the edge\nis poorly explored. Techniques like federated learning and the growing capacity\nof GPU-accelerated edge devices like NVIDIA Jetson motivate the need for a\nholistic characterization of DNN training on the edge. Training DNNs is\nresource-intensive and can stress an edge's GPU, CPU, memory and storage\ncapacities. Edge devices also have different resources compared to workstations\nand servers, such as slower shared memory and diverse storage media. Here, we\nperform a principled study of DNN training on individual devices of three\ncontemporary Jetson device types: AGX Xavier, Xavier NX and Nano for three\ndiverse DNN model--dataset combinations. We vary device and training parameters\nsuch as I/O pipelining and parallelism, storage media, mini-batch sizes and\npower modes, and examine their effect on CPU and GPU utilization, fetch stalls,\ntraining time, energy usage, and variability. Our analysis exposes several\nresource inter-dependencies and counter-intuitive insights, while also helping\nquantify known wisdom. Our rigorous study can help tune the training\nperformance on the edge, trade-off time and energy usage on constrained\ndevices, and even select an ideal edge hardware for a DNN workload, and, in\nfuture, extend to federated learning too. As an illustration, we use these\nresults to build a simple model to predict the training time and energy per\nepoch for any given DNN across different power modes, with minimal additional\nprofiling."}
{"id": "2509.20189", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.20189", "abs": "https://arxiv.org/abs/2509.20189", "authors": ["Prashanthi S. K.", "Kunal Kumar Sahoo", "Amartya Ranjan Saikia", "Pranav Gupta", "Atharva Vinay Joshi", "Priyanshu Pansari", "Yogesh Simmhan"], "title": "Pagoda: An Energy and Time Roofline Study for DNN Workloads on Edge Accelerators", "comment": null, "summary": "Edge accelerators such as Nvidia Jetsons are becoming an integral part of the\ncomputing continuum, and are often used for DNN inferencing and training.\nNvidia Jetson edge devices have $2000$+ CUDA cores within a $70$W power\nenvelope and offer $1000$s of power modes to customize CPU, GPU and memory\nfrequencies. Their widely varying power--performance trade-offs can be\nexploited for energy and power-constrained deployments. While data-driven\nmethods to predict the power and latency of DNN workloads for edge devices\nexist, there is a lack of principled study to understand why edge accelerators\nand their power modes perform the way they do. We develop a time roofline and a\nnovel energy roofline model for the Jetson Orin AGX for diverse power modes,\nand couple it with an analytical model of the compute (FLOP) and memory access\n(bytes) for DNN inference workloads to analyze them from first principles.\nThese reveal unique, sometimes counter-intuitive, insights into the power and\nperformance behavior of DNN workloads on edge accelerators, e.g., the default\npower mode MAXN is not the most energy efficient and time efficiency implies\nenergy efficiency for all power modes. We also extend our analytical roofline\nmodels to DNN training. Finally, we apply these methods to tune the power mode\n(and hence the roofline) of the edge device to optimize the latency and energy\nfor DNN inference, with up to $15\\%$ lower energy and minimal degradation in\ninference time."}
{"id": "2509.20205", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.20205", "abs": "https://arxiv.org/abs/2509.20205", "authors": ["Prashanthi S. K.", "Saisamarth Taluri", "Pranav Gupta", "Amartya Ranjan Saikia", "Kunal Kumar Sahoo", "Atharva Vinay Joshi", "Lakshya Karwa", "Kedar Dhule", "Yogesh Simmhan"], "title": "Fulcrum: Optimizing Concurrent DNN Training and Inferencing on Edge Accelerators", "comment": null, "summary": "The proliferation of GPU accelerated edge devices like Nvidia Jetsons and the\nrise in privacy concerns are placing an emphasis on concurrent DNN training and\ninferencing on edge devices. Inference and training have different computing\nand QoS goals. But edge accelerators like Jetson do not support native GPU\nsharing and expose 1000s of power modes. This requires careful time-sharing of\nconcurrent workloads to meet power--performance goals, while limiting costly\nprofiling. In this paper, we design an intelligent time-slicing approach for\nconcurrent DNN training and inferencing on Jetsons. We formulate an\noptimization problem to interleave training and inferencing minibatches, and\ndecide the device power mode and inference minibatch size, while maximizing the\ntraining throughput and staying within latency and power budgets, with modest\nprofiling costs. We propose GMD, an efficient multi-dimensional gradient\ndescent search which profiles just $15$ power modes; and ALS, an Active\nLearning technique which identifies reusable Pareto-optimal power modes, but\nprofiles $50$--$150$ power modes. We evaluate these within our Fulcrum\nscheduler for $273,000+$ configurations across $15$ DNN workloads. We also\nevaluate our strategies on dynamic arrival inference and concurrent inferences.\nALS and GMD outperform simpler and more complex baselines with larger-scale\nprofiling. Their solutions satisfy the latency and power budget for $>97\\%$ of\nour runs, and on average are within $7\\%$ of the optimal throughput."}
{"id": "2509.20223", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.20223", "abs": "https://arxiv.org/abs/2509.20223", "authors": ["Md Jueal Mia", "M. Hadi Amini"], "title": "An Empirical Analysis of Secure Federated Learning for Autonomous Vehicle Applications", "comment": "i3CE 2024, 2024 ASCE International Conference on Computing in Civil\n  Engineering", "summary": "Federated Learning lends itself as a promising paradigm in enabling\ndistributed learning for autonomous vehicles applications and ensuring data\nprivacy while enhancing and refining predictive model performance through\ncollaborative training on edge client vehicles. However, it remains vulnerable\nto various categories of cyber-attacks, necessitating more robust security\nmeasures to effectively mitigate potential threats. Poisoning attacks and\ninference attacks are commonly initiated within the federated learning\nenvironment to compromise secure system performance. Secure aggregation can\nlimit the disclosure of sensitive information from outsider and insider\nattackers of the federated learning environment. In this study, our aim is to\nconduct an empirical analysis on the transportation image dataset (e.g., LISA\ntraffic light) using various secure aggregation techniques and multiparty\ncomputation in the presence of diverse categories of cyber-attacks. Multiparty\ncomputation serves as a state-of-the-art security mechanism, offering standard\nprivacy for secure aggregation of edge autonomous vehicles local model updates\nthrough various security protocols. The presence of adversaries can mislead the\nautonomous vehicle learning model, leading to the misclassification of traffic\nlights, and resulting in detrimental impacts. This empirical study explores the\nresilience of various secure federated learning aggregation techniques and\nmultiparty computation in safeguarding autonomous vehicle applications against\nvarious cyber threats during both training and inference times."}
{"id": "2509.20340", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2509.20340", "abs": "https://arxiv.org/abs/2509.20340", "authors": ["Liubov Kurafeeva", "Alan Subedi", "Ryan Hartung", "Michael Fay", "Avhishek Biswas", "Shantenu Jha", "Ozgur O. Kilic", "Chandra Krintz", "Andre Merzky", "Douglas Thain", "Mehmet C. Vuran", "Rich Wolski"], "title": "xGFabric: Coupling Sensor Networks and HPC Facilities with Private 5G Wireless Networks for Real-Time Digital Agriculture", "comment": "8 pages with 7 figures followed by 3 pages of reproducibility\n  appendix. This paper will be published following the SC 2025 conference on\n  November 16-21, 2025 at St Louis, MO, USA. ISBN: 978-8-4007-1871-7/2025/11", "summary": "Advanced scientific applications require coupling distributed sensor networks\nwith centralized high-performance computing facilities. Citrus Under Protective\nScreening (CUPS) exemplifies this need in digital agriculture, where citrus\nresearch facilities are instrumented with numerous sensors monitoring\nenvironmental conditions and detecting protective screening damage. CUPS\ndemands access to computational fluid dynamics codes for modeling environmental\nconditions and guiding real-time interventions like water application or\nrobotic repairs. These computing domains have contrasting properties: sensor\nnetworks provide low-performance, limited-capacity, unreliable data access,\nwhile high-performance facilities offer enormous computing power through\nhigh-latency batch processing. Private 5G networks present novel capabilities\naddressing this challenge by providing low latency, high throughput, and\nreliability necessary for near-real-time coupling of edge sensor networks with\nHPC simulations. This work presents xGFabric, an end-to-end system coupling\nsensor networks with HPC facilities through Private 5G networks. The prototype\nconnects remote sensors via 5G network slicing to HPC systems, enabling\nreal-time digital agriculture simulation."}
