EDA Netlist Writer report for ACDC-1v1
Fri Oct 08 11:48:28 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Board-Level Settings
  4. Board-Level Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Fri Oct 08 11:48:28 2021 ;
; Revision Name                         ; ACDC-1v1                              ;
; Top-level Entity Name                 ; ACDC_main                             ;
; Family                                ; Cyclone IV GX                         ;
; Board Signal Integrity Files Creation ; Successful                            ;
+---------------------------------------+---------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; IBIS    ;
+-------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                                                                                ;
;     E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/board/ibis/ACDC-1v1.ibs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Oct 08 11:48:25 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ACDC -c ACDC-1v1
Info (205000): Model for 5 configuration pin(s) is not included in the IBIS output file
    Info (205001): Pin "~ALTERA_NCEO~" has no VCCIO voltage of the configuration pin
    Info (205001): Pin "~ALTERA_DATA0~" has no VCCIO voltage of the configuration pin
    Info (205001): Pin "~ALTERA_ASDO_DATA1~" has no VCCIO voltage of the configuration pin
    Info (205001): Pin "~ALTERA_NCSO~" has no VCCIO voltage of the configuration pin
    Info (205001): Pin "~ALTERA_DCLK~" has no VCCIO voltage of the configuration pin
Info (199050): Generated IBIS Output File E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/board/ibis/ACDC-1v1.ibs for board level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Fri Oct 08 11:48:28 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


