<!DOCTYPE html>
<html lang="en" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>SLT Combinational Circuit Analysis Guide | Celox</title>
    <meta name="description" content="JIT simulator for Veryl HDL">
    <meta name="generator" content="VitePress v1.6.4">
    <link rel="preload stylesheet" href="/celox/assets/style.BL6DWorK.css" as="style">
    <link rel="preload stylesheet" href="/celox/vp-icons.css" as="style">
    
    <script type="module" src="/celox/assets/app.CTVM9efA.js"></script>
    <link rel="preload" href="/celox/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/celox/assets/chunks/theme.CIS4rXTU.js">
    <link rel="modulepreload" href="/celox/assets/chunks/framework.Dk94_bKO.js">
    <link rel="modulepreload" href="/celox/assets/internals_combinational-analysis.md.DTQhpJmm.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"dark",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-78e6fd13><!--[--><!--]--><!--[--><span tabindex="-1" data-v-1cd3b672></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-1cd3b672>Skip to content</a><!--]--><!----><header class="VPNav" data-v-78e6fd13 data-v-17b4c5ed><div class="VPNavBar" data-v-17b4c5ed data-v-2bc63d22><div class="wrapper" data-v-2bc63d22><div class="container" data-v-2bc63d22><div class="title" data-v-2bc63d22><div class="VPNavBarTitle has-sidebar" data-v-2bc63d22 data-v-7f23c66b><a class="title" href="/celox/" data-v-7f23c66b><!--[--><!--]--><!----><span data-v-7f23c66b>Celox</span><!--[--><!--]--></a></div></div><div class="content" data-v-2bc63d22><div class="content-body" data-v-2bc63d22><!--[--><!--]--><div class="VPNavBarSearch search" data-v-2bc63d22><!----></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-2bc63d22 data-v-30290ed5><span id="main-nav-aria-label" class="visually-hidden" data-v-30290ed5> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/guide/introduction.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Guide</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/api/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>API</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/internals/architecture.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Internals</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/benchmarks/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Benchmarks</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://github.com/celox-sim/celox" target="_blank" rel="noreferrer" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>GitHub</span><!--]--></a><!--]--><!--]--></nav><div class="VPFlyout VPNavBarTranslations translations" data-v-2bc63d22 data-v-7aa4ad2b data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="Change language" data-v-d547690c><span class="text" data-v-d547690c><span class="vpi-languages option-icon" data-v-d547690c></span><!----><span class="vpi-chevron-down text-icon" data-v-d547690c></span></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="items" data-v-7aa4ad2b><p class="title" data-v-7aa4ad2b>English</p><!--[--><div class="VPMenuLink" data-v-7aa4ad2b data-v-54835435><a class="VPLink link" href="/celox/ja/internals/combinational-analysis.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><!--]--><!--]--></div></div></div><div class="VPNavBarAppearance appearance" data-v-2bc63d22 data-v-2b9118fd><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-2b9118fd data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-2bc63d22 data-v-a6c2ce62 data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-2bc63d22 data-v-cb87d0cc data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-d547690c><span class="vpi-more-horizontal icon" data-v-d547690c></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="group translations" data-v-cb87d0cc><p class="trans-title" data-v-cb87d0cc>English</p><!--[--><div class="VPMenuLink" data-v-cb87d0cc data-v-54835435><a class="VPLink link" href="/celox/ja/internals/combinational-analysis.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><div class="group" data-v-cb87d0cc><div class="item appearance" data-v-cb87d0cc><p class="label" data-v-cb87d0cc>Appearance</p><div class="appearance-action" data-v-cb87d0cc><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-cb87d0cc data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div></div></div><div class="group" data-v-cb87d0cc><div class="item social-links" data-v-cb87d0cc><div class="VPSocialLinks social-links-list" data-v-cb87d0cc data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-2bc63d22 data-v-554d65f5><span class="container" data-v-554d65f5><span class="top" data-v-554d65f5></span><span class="middle" data-v-554d65f5></span><span class="bottom" data-v-554d65f5></span></span></button></div></div></div></div><div class="divider" data-v-2bc63d22><div class="divider-line" data-v-2bc63d22></div></div></div><!----></header><div class="VPLocalNav has-sidebar empty" data-v-78e6fd13 data-v-7c6a6c5c><div class="container" data-v-7c6a6c5c><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-7c6a6c5c><span class="vpi-align-left menu-icon" data-v-7c6a6c5c></span><span class="menu-text" data-v-7c6a6c5c>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-7c6a6c5c data-v-7fbe56ad><button data-v-7fbe56ad>Return to top</button><!----></div></div></div><aside class="VPSidebar" data-v-78e6fd13 data-v-03a8afa2><div class="curtain" data-v-03a8afa2></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-03a8afa2><span class="visually-hidden" id="sidebar-aria-label" data-v-03a8afa2> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="no-transition group" data-v-aefa037f><section class="VPSidebarItem level-0 has-active" data-v-aefa037f data-v-3478fe6e><div class="item" role="button" tabindex="0" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><h2 class="text" data-v-3478fe6e>Internals</h2><!----></div><div class="items" data-v-3478fe6e><!--[--><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/architecture.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Architecture</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/ir-reference.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>IR Reference</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/optimizations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Optimizations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/four-state.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>4-State Simulation</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/combinational-analysis.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Combinational Analysis</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/cascade-limitations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Cascade Limitations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/status.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Status</p><!--]--></a><!----></div><!----></div><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-78e6fd13 data-v-b96f5c59><div class="VPDoc has-sidebar has-aside" data-v-b96f5c59 data-v-f11b51ce><!--[--><!--]--><div class="container" data-v-f11b51ce><div class="aside" data-v-f11b51ce><div class="aside-curtain" data-v-f11b51ce></div><div class="aside-container" data-v-f11b51ce><div class="aside-content" data-v-f11b51ce><div class="VPDocAside" data-v-f11b51ce data-v-af4dcdc7><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-af4dcdc7 data-v-a2659a06><div class="content" data-v-a2659a06><div class="outline-marker" data-v-a2659a06></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-a2659a06>On this page</div><ul class="VPDocOutlineItem root" data-v-a2659a06 data-v-acb09b19><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-af4dcdc7></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-f11b51ce><div class="content-container" data-v-f11b51ce><!--[--><!--]--><main class="main" data-v-f11b51ce><div style="position:relative;" class="vp-doc _celox_internals_combinational-analysis" data-v-f11b51ce><div><h1 id="slt-combinational-circuit-analysis-guide" tabindex="-1">SLT Combinational Circuit Analysis Guide <a class="header-anchor" href="#slt-combinational-circuit-analysis-guide" aria-label="Permalink to &quot;SLT Combinational Circuit Analysis Guide&quot;">​</a></h1><h2 id="overview" tabindex="-1">Overview <a class="header-anchor" href="#overview" aria-label="Permalink to &quot;Overview&quot;">​</a></h2><p>This document explains how the simulator analyzes combinational circuits (<code>always_comb</code> blocks) and transforms them into executable instruction sequences.</p><p>Combinational circuit processing follows this pipeline:</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>always_comb block (veryl_analyzer::ir)</span></span>
<span class="line"><span>    |</span></span>
<span class="line"><span>    v  Symbolic evaluation (comb.rs)</span></span>
<span class="line"><span>LogicPath&lt;VarId&gt;  --  NodeId references + source dependency info</span></span>
<span class="line"><span>    |</span></span>
<span class="line"><span>    v  Flattening (flatting.rs)</span></span>
<span class="line"><span>LogicPath&lt;AbsoluteAddr&gt;</span></span>
<span class="line"><span>    |</span></span>
<span class="line"><span>    v  atomize (flatting.rs)</span></span>
<span class="line"><span>LogicPath&lt;AbsoluteAddr&gt;  --  Split along bit boundaries</span></span>
<span class="line"><span>    |</span></span>
<span class="line"><span>    v  Topological sort + lowering (scheduler.rs + lower.rs)</span></span>
<span class="line"><span>ExecutionUnit&lt;AbsoluteAddr&gt;  --  SIR instruction sequence</span></span></code></pre></div><h2 id="sltnode-symbolic-logic-tree" tabindex="-1">SLTNode (Symbolic Logic Tree) <a class="header-anchor" href="#sltnode-symbolic-logic-tree" aria-label="Permalink to &quot;SLTNode (Symbolic Logic Tree)&quot;">​</a></h2><p><code>SLTNode&lt;A&gt;</code> is a tree structure that represents expressions in combinational circuits. In the current implementation, nodes are stored in an <code>SLTNodeArena</code> and expressions are referenced by <code>NodeId</code>.</p><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> enum</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> SLTNode</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; {</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Reference to an input variable</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> {</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        variable</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,                    </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Variable address</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        index</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> Vec</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;,             </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Dynamic index expressions (multi-dimensional)</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        access</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> BitAccess</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,             </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Bit range being referenced</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    },</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Constant</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Constant</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">BigUint</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">usize</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">),           </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// (value, bit width)</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Binary operation</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Binary</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">BinaryOp</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">),</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Unary operation</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Unary</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">UnaryOp</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">),</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Conditional select (generated from if statements)</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Mux</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> {</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        cond</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        then_expr</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        else_expr</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    },</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Bit concatenation ({a, b} or reconstruction from partial assignments)</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Concat</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">Vec</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;(</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">usize</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)&gt;),       </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// List of (expression reference, bit width)</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // Bit slice (e.g. v[7:0])</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    Slice</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> {</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        expr</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        access</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> BitAccess</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    },</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">}</span></span></code></pre></div><h3 id="dynamic-indexing-in-input-nodes" tabindex="-1">Dynamic Indexing in <code>Input</code> Nodes <a class="header-anchor" href="#dynamic-indexing-in-input-nodes" aria-label="Permalink to &quot;Dynamic Indexing in `Input` Nodes&quot;">​</a></h3><p>A dynamic array access <code>arr[i][j]</code> is represented as follows:</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>Input {</span></span>
<span class="line"><span>    variable: VarId of arr,</span></span>
<span class="line"><span>    index: [NodeId(expression for i), NodeId(expression for j)],</span></span>
<span class="line"><span>    access: BitAccess { lsb: 0, msb: element_width - 1 },</span></span>
<span class="line"><span>}</span></span></code></pre></div><p>When <code>index</code> is empty, the access is static, and the bit position is determined solely by <code>access</code>.</p><h2 id="logicpath-data-path-representation" tabindex="-1">LogicPath -- Data Path Representation <a class="header-anchor" href="#logicpath-data-path-representation" aria-label="Permalink to &quot;LogicPath -- Data Path Representation&quot;">​</a></h2><p><code>LogicPath</code> represents a single data path in a combinational circuit. It describes &quot;which bit range of which variable is determined by which expression, depending on which inputs.&quot;</p><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> struct</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> LogicPath</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; {</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    pub</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> target</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> VarAtomBase</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;,              </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Write destination (variable + bit range)</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    pub</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> sources</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> HashSet</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">VarAtomBase</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;&gt;,     </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Set of read sources</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    pub</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> expr</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,                         </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Reference to the expression tree that computes the value</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">}</span></span></code></pre></div><h3 id="varatombase-variable-reference-with-bit-range" tabindex="-1"><code>VarAtomBase</code> -- Variable Reference with Bit Range <a class="header-anchor" href="#varatombase-variable-reference-with-bit-range" aria-label="Permalink to &quot;`VarAtomBase` -- Variable Reference with Bit Range&quot;">​</a></h3><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> struct</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> VarAtomBase</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; {</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    pub</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> id</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,              </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Variable address</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    pub</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> access</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> BitAccess</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">,  </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// Bit range [lsb, msb]</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">}</span></span></code></pre></div><h3 id="example" tabindex="-1">Example <a class="header-anchor" href="#example" aria-label="Permalink to &quot;Example&quot;">​</a></h3><div class="language-systemverilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">systemverilog</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>always_comb {</span></span>
<span class="line"><span>    y = a + b;</span></span>
<span class="line"><span>}</span></span></code></pre></div><p>This produces the following <code>LogicPath</code>:</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>LogicPath {</span></span>
<span class="line"><span>    target: VarAtom { id: y, access: [0, width-1] },</span></span>
<span class="line"><span>    expr: n42,  // e.g. node ID in the Arena</span></span>
<span class="line"><span>    sources: { VarAtom(a, [0, width-1]), VarAtom(b, [0, width-1]) },</span></span>
<span class="line"><span>}</span></span></code></pre></div><h2 id="symbolic-evaluation-algorithm" tabindex="-1">Symbolic Evaluation Algorithm <a class="header-anchor" href="#symbolic-evaluation-algorithm" aria-label="Permalink to &quot;Symbolic Evaluation Algorithm&quot;">​</a></h2><h3 id="entry-point-parse-comb" tabindex="-1">Entry Point: <code>parse_comb</code> <a class="header-anchor" href="#entry-point-parse-comb" aria-label="Permalink to &quot;Entry Point: `parse_comb`&quot;">​</a></h3><p><code>parse_comb</code> takes a <code>CombDeclaration</code> (an <code>always_comb</code> block) and returns a <code>CombResult</code> (a list of <code>LogicPath</code>s and a bit boundary map).</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>parse_comb(module, decl) -&gt; CombResult { paths, boundaries }</span></span></code></pre></div><h3 id="symbolicstore-symbolic-state" tabindex="-1">SymbolicStore -- Symbolic State <a class="header-anchor" href="#symbolicstore-symbolic-state" aria-label="Permalink to &quot;SymbolicStore -- Symbolic State&quot;">​</a></h3><p><code>SymbolicStore</code> is the data structure that manages the current symbolic value of each variable.</p><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> type</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> SymbolicStore</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    HashMap</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">VarId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">RangeStore</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">Option</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;(</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">HashSet</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">VarAtomBase</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;&gt;)&gt;&gt;&gt;;</span></span></code></pre></div><p>Breaking down the structure:</p><ul><li>Outer <code>HashMap&lt;VarId, ...&gt;</code>: per-variable entries</li><li><code>RangeStore&lt;...&gt;</code>: manages expressions per bit range (described below)</li><li><code>Option&lt;...&gt;</code>: <code>None</code> = unmodified, <code>Some</code> = assigned</li><li><code>(NodeId, HashSet&lt;VarAtomBase&gt;)</code>: a pair of (expression tree reference, source dependency set)</li></ul><p>In the initial state, all variables are initialized to <code>None</code> (unmodified). Each time an assignment statement is evaluated, the corresponding bit range of the target variable is updated to <code>Some(...)</code>.</p><h3 id="rangestore-bit-range-management" tabindex="-1">RangeStore -- Bit Range Management <a class="header-anchor" href="#rangestore-bit-range-management" aria-label="Permalink to &quot;RangeStore -- Bit Range Management&quot;">​</a></h3><p><code>RangeStore&lt;T&gt;</code> is an interval map that manages values per bit range.</p><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> struct</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> RangeStore</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">T</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; {</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    pub</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> ranges</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> BTreeMap</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">usize</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, (</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">T</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">usize</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)&gt;,  </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// key: lsb, value: (value, width)</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">}</span></span></code></pre></div><p>Key operations:</p><table tabindex="0"><thead><tr><th>Method</th><th>Description</th></tr></thead><tbody><tr><td><code>new(initial, width)</code></td><td>Initialize the entire bit range with <code>initial</code></td></tr><tr><td><code>split_at(bit)</code></td><td>Split a range at the specified bit position</td></tr><tr><td><code>update(access, value)</code></td><td>Update the value for a specified bit range</td></tr><tr><td><code>get_parts(access)</code></td><td>Retrieve all parts within a specified range</td></tr></tbody></table><p>This allows partial assignments to be tracked precisely.</p><h4 id="example-tracking-partial-assignments" tabindex="-1">Example: Tracking Partial Assignments <a class="header-anchor" href="#example-tracking-partial-assignments" aria-label="Permalink to &quot;Example: Tracking Partial Assignments&quot;">​</a></h4><div class="language-systemverilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">systemverilog</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>logic [7:0] y;</span></span>
<span class="line"><span>always_comb {</span></span>
<span class="line"><span>    y[3:0] = a;</span></span>
<span class="line"><span>    y[7:4] = b;</span></span>
<span class="line"><span>}</span></span></code></pre></div><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>Initial state:  RangeStore: { 0: (None, 8) }</span></span>
<span class="line"><span></span></span>
<span class="line"><span>After y[3:0] = a:</span></span>
<span class="line"><span>  split_at(0), split_at(4)</span></span>
<span class="line"><span>  update([0,3], Some(Input(a)))</span></span>
<span class="line"><span>  RangeStore: { 0: (Some(Input(a)), 4), 4: (None, 4) }</span></span>
<span class="line"><span></span></span>
<span class="line"><span>After y[7:4] = b:</span></span>
<span class="line"><span>  update([4,7], Some(Input(b)))</span></span>
<span class="line"><span>  RangeStore: { 0: (Some(Input(a)), 4), 4: (Some(Input(b)), 4) }</span></span></code></pre></div><h3 id="statement-evaluation" tabindex="-1">Statement Evaluation <a class="header-anchor" href="#statement-evaluation" aria-label="Permalink to &quot;Statement Evaluation&quot;">​</a></h3><h4 id="eval-assign-assignment-statement" tabindex="-1"><code>eval_assign</code> -- Assignment Statement <a class="header-anchor" href="#eval-assign-assignment-statement" aria-label="Permalink to &quot;`eval_assign` -- Assignment Statement&quot;">​</a></h4><p>Handles assignments with static indices. Symbolically evaluates the RHS expression and writes the result to the <code>SymbolicStore</code>.</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>eval_assign(module, store, boundaries, stmt)</span></span>
<span class="line"><span>  -&gt; (updated_store, updated_boundaries)</span></span></code></pre></div><ol><li>Evaluate the RHS expression with <code>eval_expression</code> -&gt; <code>(NodeId, sources)</code></li><li>Compute the bit range of the LHS</li><li>Update the symbolic state with <code>store[lhs_var].update(access, Some((expr, sources)))</code></li></ol><h4 id="eval-dynamic-assign-dynamic-index-assignment" tabindex="-1"><code>eval_dynamic_assign</code> -- Dynamic Index Assignment <a class="header-anchor" href="#eval-dynamic-assign-dynamic-index-assignment" aria-label="Permalink to &quot;`eval_dynamic_assign` -- Dynamic Index Assignment&quot;">​</a></h4><p>Handles assignments to dynamic indices such as <code>arr[i] = value</code>. Since the write destination bit position can only be determined at runtime for dynamic indices, a <code>LogicPath</code> covering the entire bit range of the variable is generated immediately.</p><h4 id="eval-if-conditional-statement" tabindex="-1"><code>eval_if</code> -- Conditional Statement <a class="header-anchor" href="#eval-if-conditional-statement" aria-label="Permalink to &quot;`eval_if` -- Conditional Statement&quot;">​</a></h4><p>Evaluates each branch of an <code>if</code> statement independently and merges the results using <code>Mux</code> nodes.</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>eval_if(module, store, boundaries, stmt)</span></span></code></pre></div><ol><li>Evaluate the condition expression -&gt; <code>cond_node</code></li><li>Evaluate the then branch with a clone of <code>store</code> -&gt; <code>then_store</code></li><li>Evaluate the else branch with a clone of <code>store</code> -&gt; <code>else_store</code></li><li>Merge the results of <code>then_store</code> and <code>else_store</code> for each variable using <code>Mux</code></li></ol><p><strong>Important</strong>: When there is no <code>else</code> clause, unassigned bit ranges remain as <code>None</code> (unmodified). In the final stage, <code>None</code> parts are restored as <code>Input</code> (a reference to the current value of the variable itself). This corresponds to latch inference in combinational circuits.</p><h3 id="bit-boundary-collection" tabindex="-1">Bit Boundary Collection <a class="header-anchor" href="#bit-boundary-collection" aria-label="Permalink to &quot;Bit Boundary Collection&quot;">​</a></h3><p><code>BoundaryMap&lt;A&gt;</code> holds the set of bit boundaries for each variable.</p><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> type</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> BoundaryMap</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> HashMap</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">BTreeSet</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">usize</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;&gt;;</span></span></code></pre></div><p>Boundaries are collected automatically during expression evaluation. When a bit slice <code>v[7:4]</code> of a variable is referenced, bit positions <code>4</code> and <code>8</code> are added to the boundary set of <code>v</code>.</p><h3 id="final-logicpath-generation" tabindex="-1">Final LogicPath Generation <a class="header-anchor" href="#final-logicpath-generation" aria-label="Permalink to &quot;Final LogicPath Generation&quot;">​</a></h3><p>In the final stage of <code>parse_comb</code>, <code>LogicPath</code>s are generated from the <code>SymbolicStore</code>:</p><ol><li>Retrieve the <code>Some(...)</code> parts (i.e., assigned ranges) from each variable&#39;s <code>RangeStore</code></li><li>Exclude identity transformations (assignments to <code>Input(self)</code>)</li><li>Generate a <code>LogicPath</code> for each remaining part</li></ol><h3 id="combine-parts-merging-parts" tabindex="-1"><code>combine_parts</code> -- Merging Parts <a class="header-anchor" href="#combine-parts-merging-parts" aria-label="Permalink to &quot;`combine_parts` -- Merging Parts&quot;">​</a></h3><p><code>combine_parts</code> merges multiple bit range parts into a single expression.</p><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">combine_parts</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(parts</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> Vec</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;((</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, sources), </span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">BitAccess</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)&gt;) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">-&gt;</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> (</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">NodeId</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">, sources)</span></span></code></pre></div><ul><li>If there is only one part: return it as-is</li><li>If there are multiple parts: combine them with a <code>Concat</code> node</li></ul><p><code>combine_parts_with_default</code> is used when <code>None</code> (unmodified) parts are present, inserting <code>Input</code> (a reference to the current value) in place of <code>None</code> entries.</p><h2 id="atomize-splitting-along-bit-boundaries" tabindex="-1">Atomize -- Splitting Along Bit Boundaries <a class="header-anchor" href="#atomize-splitting-along-bit-boundaries" aria-label="Permalink to &quot;Atomize -- Splitting Along Bit Boundaries&quot;">​</a></h2><p>After flattening, when integrating <code>LogicPath</code>s from multiple modules, different modules may reference different bit ranges of the same variable.</p><p><code>atomize_logic_paths</code> splits each <code>LogicPath</code> into minimal bit units (atoms) based on the boundary map. This enables the scheduler to build precise dependency relationships.</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>atomize_logic_paths(paths, boundaries) -&gt; atomized_paths</span></span></code></pre></div><p>The <code>BitAccess</code> of each <code>LogicPath</code>&#39;s target and sources is split at the boundaries, and <code>Slice</code> nodes are inserted as needed.</p><h2 id="scheduling" tabindex="-1">Scheduling <a class="header-anchor" href="#scheduling" aria-label="Permalink to &quot;Scheduling&quot;">​</a></h2><p><code>scheduler::sort</code> topologically sorts all <code>LogicPath</code>s and produces <code>ExecutionUnit</code>s.</p><h3 id="algorithm" tabindex="-1">Algorithm <a class="header-anchor" href="#algorithm" aria-label="Permalink to &quot;Algorithm&quot;">​</a></h3><ol><li><strong>Build spatial index</strong>: Map which bit range of each variable is driven by which <code>LogicPath</code></li><li><strong>Detect multiple drivers</strong>: Report an error if multiple paths drive the same bit range</li><li><strong>Build dependency graph</strong>: Inspect whether each path&#39;s sources overlap with another path&#39;s targets, and add edges accordingly</li><li><strong>Kahn&#39;s algorithm</strong>: Execute topological sort. Report a <code>CombinationalLoop</code> error if a cycle is found</li><li><strong>SIR generation</strong>: Convert each <code>LogicPath</code>&#39;s <code>expr(NodeId)</code> to SIR using <code>SLTToSIRLowerer</code> in sorted order</li></ol><h3 id="errors" tabindex="-1">Errors <a class="header-anchor" href="#errors" aria-label="Permalink to &quot;Errors&quot;">​</a></h3><div class="language-rust vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">rust</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">pub</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> enum</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> SchedulerError</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt; {</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    CombinationalLoop</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> { blocks</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> Vec</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">LogicPath</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;&gt; },</span></span>
<span class="line"><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">    MultipleDriver</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> { blocks</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">:</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> Vec</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">LogicPath</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&lt;</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;">A</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">&gt;&gt; },</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">}</span></span></code></pre></div><h2 id="slt-sir-lowering" tabindex="-1">SLT -&gt; SIR Lowering <a class="header-anchor" href="#slt-sir-lowering" aria-label="Permalink to &quot;SLT -&gt; SIR Lowering&quot;">​</a></h2><p><code>SLTToSIRLowerer</code> recursively converts <code>SLTNode</code>s into SIR instruction sequences.</p><p>Key conversion rules:</p><table tabindex="0"><thead><tr><th>SLTNode</th><th>SIR</th></tr></thead><tbody><tr><td><code>Input</code></td><td><code>Load</code> instruction (includes offset calculation when dynamic indices are present)</td></tr><tr><td><code>Constant</code></td><td><code>Imm</code> instruction</td></tr><tr><td><code>Binary</code></td><td>Recursively lower left and right -&gt; <code>Binary</code> instruction</td></tr><tr><td><code>Unary</code></td><td>Recursively lower operand -&gt; <code>Unary</code> instruction</td></tr><tr><td><code>Mux</code></td><td>Conditional branch via <code>Branch</code> terminator instruction</td></tr><tr><td><code>Concat</code></td><td>Lower each part -&gt; combine with shift + OR</td></tr><tr><td><code>Slice</code></td><td>Lower expression -&gt; shift + mask</td></tr></tbody></table><h3 id="mux-lowering" tabindex="-1">Mux Lowering <a class="header-anchor" href="#mux-lowering" aria-label="Permalink to &quot;Mux Lowering&quot;">​</a></h3><p><code>Mux</code> is converted into control flow:</p><div class="language- vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang"></span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span>Block_current:</span></span>
<span class="line"><span>    cond_reg = lower(cond)</span></span>
<span class="line"><span>    Branch { cond: cond_reg, true: (Block_then, []), false: (Block_else, []) }</span></span>
<span class="line"><span></span></span>
<span class="line"><span>Block_then:</span></span>
<span class="line"><span>    then_reg = lower(then_expr)</span></span>
<span class="line"><span>    Jump(Block_merge, [then_reg])</span></span>
<span class="line"><span></span></span>
<span class="line"><span>Block_else:</span></span>
<span class="line"><span>    else_reg = lower(else_expr)</span></span>
<span class="line"><span>    Jump(Block_merge, [else_reg])</span></span>
<span class="line"><span></span></span>
<span class="line"><span>Block_merge (params: [result_reg]):</span></span>
<span class="line"><span>    ... subsequent processing ...</span></span></code></pre></div><p>This naturally achieves short-circuit evaluation (the expression in the unselected branch is not evaluated).</p><h2 id="related-documents" tabindex="-1">Related Documents <a class="header-anchor" href="#related-documents" aria-label="Permalink to &quot;Related Documents&quot;">​</a></h2><ul><li><a href="./architecture.html">Architecture Overview</a> -- Overall simulator design</li><li><a href="./ir-reference.html">SIR Intermediate Representation Reference</a> -- Detailed SIR instruction set (the lowering target)</li><li><a href="./optimizations.html">Optimization Algorithms</a> -- Details on hash consing, hoisting, and more</li></ul></div></div></main><footer class="VPDocFooter" data-v-f11b51ce data-v-b4c0708c><!--[--><!--]--><!----><nav class="prev-next" aria-labelledby="doc-footer-aria-label" data-v-b4c0708c><span class="visually-hidden" id="doc-footer-aria-label" data-v-b4c0708c>Pager</span><div class="pager" data-v-b4c0708c><a class="VPLink link pager-link prev" href="/celox/internals/four-state.html" data-v-b4c0708c><!--[--><span class="desc" data-v-b4c0708c>Previous page</span><span class="title" data-v-b4c0708c>4-State Simulation</span><!--]--></a></div><div class="pager" data-v-b4c0708c><a class="VPLink link pager-link next" href="/celox/internals/cascade-limitations.html" data-v-b4c0708c><!--[--><span class="desc" data-v-b4c0708c>Next page</span><span class="title" data-v-b4c0708c>Cascade Limitations</span><!--]--></a></div></nav></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"api_index.md\":\"U4zfy3Lk\",\"api_index_classes_simulation.md\":\"CtBeim8I\",\"api_index_classes_simulator.md\":\"BrYMpCsu\",\"api_index_functions_fourstate.md\":\"Bpa3TDsa\",\"api_index_functions_isfourstatevalue.md\":\"DD3mJEBC\",\"api_index_index.md\":\"VXvCorKc\",\"api_index_interfaces_eventhandle.md\":\"C5x_K-aP\",\"api_index_interfaces_fourstatevalue.md\":\"B1PJnn86\",\"api_index_interfaces_moduledefinition.md\":\"C2XLrqJc\",\"api_index_interfaces_portinfo.md\":\"Cu7sHQn_\",\"api_index_interfaces_simulatoroptions.md\":\"0c7ZzNZx\",\"api_index_variables_x.md\":\"XALXq5GE\",\"api_matchers_functions_fourstateref.md\":\"BwyNXwyf\",\"api_matchers_functions_setupmatchers.md\":\"C7Fn4JLp\",\"api_matchers_index.md\":\"75gi81-N\",\"api_matchers_interfaces_fourstateref.md\":\"CaC_uA7f\",\"benchmarks_index.md\":\"BjieDwAv\",\"four_state_test_plan.md\":\"BcbH_-Xn\",\"guide_four-state.md\":\"CpEdytes\",\"guide_getting-started.md\":\"BgcNrqJg\",\"guide_introduction.md\":\"ZE7lQGM_\",\"guide_type-conversion.md\":\"Wa119iIV\",\"guide_writing-tests.md\":\"BQL8KTog\",\"index.md\":\"C3CQCJ7U\",\"internals_architecture.md\":\"B6UfULYI\",\"internals_cascade-limitations.md\":\"DtqG515p\",\"internals_combinational-analysis.md\":\"DTQhpJmm\",\"internals_four-state.md\":\"YsIxWppx\",\"internals_ir-reference.md\":\"BoqCh6CI\",\"internals_optimizations.md\":\"CRuocygj\",\"internals_status.md\":\"CIeUwIXt\",\"ja_benchmarks_index.md\":\"Cse9TDtG\",\"ja_guide_four-state.md\":\"BJgT3hVe\",\"ja_guide_getting-started.md\":\"Cqbfgp1Z\",\"ja_guide_introduction.md\":\"D-mrN6ID\",\"ja_guide_writing-tests.md\":\"CxlavYKK\",\"ja_index.md\":\"CvmoXuax\",\"ts_testbench_implementation_plan.md\":\"CuR5C3LK\",\"ts_testbench_vision.md\":\"CnKJOe6s\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Celox\",\"description\":\"JIT simulator for Veryl HDL\",\"base\":\"/celox/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":\"dark\",\"themeConfig\":{\"nav\":[{\"text\":\"Guide\",\"link\":\"/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"Internals\",\"link\":\"/internals/architecture\"},{\"text\":\"Benchmarks\",\"link\":\"/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/guide/\":[{\"text\":\"Guide\",\"items\":[{\"text\":\"Introduction\",\"link\":\"/guide/introduction\"},{\"text\":\"Getting Started\",\"link\":\"/guide/getting-started\"},{\"text\":\"Writing Tests\",\"link\":\"/guide/writing-tests\"},{\"text\":\"4-State Simulation\",\"link\":\"/guide/four-state\"},{\"text\":\"Type Conversion\",\"link\":\"/guide/type-conversion\"}]}],\"/api/\":[{\"text\":\"API Reference\",\"items\":[{\"text\":\"index\",\"link\":\"/api/index/\",\"collapsed\":true,\"items\":[{\"text\":\"Classes\",\"collapsed\":true,\"items\":[{\"text\":\"Simulation\",\"link\":\"/api/index/classes/Simulation.md\"},{\"text\":\"Simulator\",\"link\":\"/api/index/classes/Simulator.md\"}]},{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"EventHandle\",\"link\":\"/api/index/interfaces/EventHandle.md\"},{\"text\":\"FourStateValue\",\"link\":\"/api/index/interfaces/FourStateValue.md\"},{\"text\":\"ModuleDefinition\",\"link\":\"/api/index/interfaces/ModuleDefinition.md\"},{\"text\":\"PortInfo\",\"link\":\"/api/index/interfaces/PortInfo.md\"},{\"text\":\"SimulatorOptions\",\"link\":\"/api/index/interfaces/SimulatorOptions.md\"}]},{\"text\":\"Variables\",\"collapsed\":true,\"items\":[{\"text\":\"X\",\"link\":\"/api/index/variables/X.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"FourState\",\"link\":\"/api/index/functions/FourState.md\"},{\"text\":\"isFourStateValue\",\"link\":\"/api/index/functions/isFourStateValue.md\"}]}]},{\"text\":\"matchers\",\"link\":\"/api/matchers/\",\"collapsed\":true,\"items\":[{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"FourStateRef\",\"link\":\"/api/matchers/interfaces/FourStateRef.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"fourStateRef\",\"link\":\"/api/matchers/functions/fourStateRef.md\"},{\"text\":\"setupMatchers\",\"link\":\"/api/matchers/functions/setupMatchers.md\"}]}]}]}],\"/internals/\":[{\"text\":\"Internals\",\"items\":[{\"text\":\"Architecture\",\"link\":\"/internals/architecture\"},{\"text\":\"IR Reference\",\"link\":\"/internals/ir-reference\"},{\"text\":\"Optimizations\",\"link\":\"/internals/optimizations\"},{\"text\":\"4-State Simulation\",\"link\":\"/internals/four-state\"},{\"text\":\"Combinational Analysis\",\"link\":\"/internals/combinational-analysis\"},{\"text\":\"Cascade Limitations\",\"link\":\"/internals/cascade-limitations\"},{\"text\":\"Status\",\"link\":\"/internals/status\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/celox-sim/celox\"}]},\"locales\":{\"root\":{\"label\":\"English\",\"lang\":\"en\"},\"ja\":{\"label\":\"Japanese\",\"lang\":\"ja\",\"themeConfig\":{\"nav\":[{\"text\":\"ガイド\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"内部構造\",\"link\":\"/internals/architecture\"},{\"text\":\"ベンチマーク\",\"link\":\"/ja/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/ja/guide/\":[{\"text\":\"ガイド\",\"items\":[{\"text\":\"概要\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"はじめる\",\"link\":\"/ja/guide/getting-started\"},{\"text\":\"テストの書き方\",\"link\":\"/ja/guide/writing-tests\"},{\"text\":\"4 値シミュレーション\",\"link\":\"/ja/guide/four-state\"}]}]}}}},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>