/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [42:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [30:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  reg [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_24z ? celloutsig_0_3z : celloutsig_0_28z[3];
  assign celloutsig_0_0z = ~(in_data[45] & in_data[58]);
  assign celloutsig_1_17z = ~(celloutsig_1_2z | celloutsig_1_8z);
  assign celloutsig_0_24z = ~(celloutsig_0_16z[1] | celloutsig_0_14z);
  assign celloutsig_0_33z = ~celloutsig_0_0z;
  assign celloutsig_0_50z = ~celloutsig_0_39z;
  assign celloutsig_1_7z = ~celloutsig_1_6z;
  assign celloutsig_0_11z = celloutsig_0_2z[8] | celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_10z[5] | celloutsig_0_1z[2];
  assign celloutsig_0_30z = celloutsig_0_10z[3] | celloutsig_0_2z[0];
  assign celloutsig_1_6z = celloutsig_1_5z ^ celloutsig_1_4z[2];
  assign celloutsig_1_11z = ~(celloutsig_1_0z[2] ^ celloutsig_1_10z);
  assign celloutsig_0_38z = { celloutsig_0_21z[37:9], celloutsig_0_20z, celloutsig_0_18z } & { celloutsig_0_1z[3:2], celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_35z };
  assign celloutsig_0_4z = { celloutsig_0_2z[8:1], celloutsig_0_3z, celloutsig_0_1z } & { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_4z[11:7], celloutsig_0_3z } & celloutsig_0_4z[10:5];
  assign celloutsig_0_39z = { celloutsig_0_26z[8], celloutsig_0_11z, celloutsig_0_27z } == celloutsig_0_38z[23:21];
  assign celloutsig_0_6z = celloutsig_0_4z[14:3] == { celloutsig_0_2z[6:2], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[113:103] > { celloutsig_1_1z[9], celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_9z[4:2], celloutsig_0_5z } > { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_10z } <= { celloutsig_0_10z[3], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_27z = celloutsig_0_10z[4:1] && { in_data[58:56], celloutsig_0_7z };
  assign celloutsig_0_49z = ! { celloutsig_0_13z[14:10], celloutsig_0_13z[16], celloutsig_0_33z };
  assign celloutsig_1_19z = ! { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } < { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_4z = celloutsig_1_1z[4:2] % { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_1z % { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[61:53] : in_data[22:14];
  assign celloutsig_1_13z = { celloutsig_1_0z[3:1], celloutsig_1_9z } != { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_3z = & celloutsig_1_1z[7:3];
  assign celloutsig_1_5z = & celloutsig_1_1z[9:2];
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[126] };
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[52:32] };
  assign celloutsig_0_14z = & { celloutsig_0_9z, celloutsig_0_3z, in_data[52:32] };
  assign celloutsig_0_17z = & { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_18z = & { celloutsig_0_8z, in_data[49:46] };
  assign celloutsig_0_19z = & { celloutsig_0_9z, celloutsig_0_3z, in_data[87:83], in_data[52:32] };
  assign celloutsig_0_20z = & { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_0z[0] & celloutsig_1_12z;
  assign celloutsig_1_12z = ~^ { celloutsig_1_0z[3:2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_35z = ^ { celloutsig_0_26z[6:0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_30z };
  assign celloutsig_1_14z = ^ { in_data[139:125], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_18z = ^ { celloutsig_1_1z[7:1], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_8z = ^ in_data[35:32];
  assign celloutsig_0_22z = ^ { celloutsig_0_4z[14:6], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_8z } <<< { celloutsig_0_16z[4:1], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z[20:10], celloutsig_0_13z[16:11], celloutsig_0_13z[3:0] };
  assign celloutsig_0_12z = { celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_3z } - { celloutsig_0_10z[4], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_31z = celloutsig_0_26z[10:4] - { celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_0_10z = { celloutsig_0_2z[3:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z } ^ in_data[78:73];
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[127:124];
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[144:135];
  always_latch
    if (!clkin_data[96]) celloutsig_0_1z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[39:34];
  always_latch
    if (clkin_data[96]) celloutsig_0_26z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_13z[13:10], celloutsig_0_13z[16:12], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_28z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_28z = { celloutsig_0_21z[29:21], celloutsig_0_22z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[46]) | (celloutsig_0_2z[5] & in_data[11]));
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_2z) | (celloutsig_1_0z[0] & celloutsig_1_3z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[4] & in_data[27]) | (celloutsig_0_1z[2] & in_data[44]));
  assign { celloutsig_0_13z[13], celloutsig_0_13z[20], celloutsig_0_13z[12], celloutsig_0_13z[19], celloutsig_0_13z[11], celloutsig_0_13z[18:17], celloutsig_0_13z[3], celloutsig_0_13z[10], celloutsig_0_13z[2], celloutsig_0_13z[16], celloutsig_0_13z[1], celloutsig_0_13z[15:14], celloutsig_0_13z[0] } = { celloutsig_0_10z[5], celloutsig_0_10z[5:4], celloutsig_0_10z[4:3], celloutsig_0_10z[3:2], celloutsig_0_10z[2], celloutsig_0_10z[2:1], celloutsig_0_10z[1:0], celloutsig_0_10z[0], celloutsig_0_8z, celloutsig_0_3z } & { celloutsig_0_1z[2], in_data[76], celloutsig_0_1z[1], in_data[75], celloutsig_0_1z[0], in_data[74], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z[5], celloutsig_0_3z, celloutsig_0_1z[4:3], celloutsig_0_3z };
  assign celloutsig_0_13z[9:4] = celloutsig_0_13z[16:11];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
