// Seed: 3825078593
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd90
) (
    input tri1  id_0,
    input wire  id_1,
    input uwire _id_2,
    input tri0  id_3
);
  reg [1 'b0 : id_2  ==  -1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always @(posedge id_2) id_5 = id_2;
  wire id_6;
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    output wire  id_3,
    input  wor   id_4
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
