Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 14:48:53 2025
| Host         : vj5PC14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_12_2_wrapper_timing_summary_routed.rpt -pb design_12_2_wrapper_timing_summary_routed.pb -rpx design_12_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_12_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   128         
LUTAR-1    Warning           LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1280)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1280)
---------------------------------------------------
 There are 1280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.710        0.000                      0                15920        0.021        0.000                      0                15920        3.750        0.000                       0                  6955  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.710        0.000                      0                15824        0.021        0.000                      0                15824        3.750        0.000                       0                  6955  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.251        0.000                      0                   96        0.525        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.231ns (33.354%)  route 4.458ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.124     9.803    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X19Y39         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.578    12.757    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X19Y39         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X19Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.231ns (33.425%)  route 4.444ns (66.575%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.110     9.789    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y37         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.576    12.755    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y37         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.169    12.547    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.231ns (33.425%)  route 4.444ns (66.575%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.110     9.789    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y37         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.576    12.755    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y37         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.169    12.547    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.231ns (33.425%)  route 4.444ns (66.575%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.110     9.789    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y37         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.576    12.755    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y37         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X18Y37         FDRE (Setup_fdre_C_CE)      -0.169    12.547    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.231ns (33.431%)  route 4.442ns (66.569%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.109     9.788    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.579    12.759    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X14Y41         FDRE (Setup_fdre_C_CE)      -0.169    12.550    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.231ns (33.431%)  route 4.442ns (66.569%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.109     9.788    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.579    12.759    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X14Y41         FDRE (Setup_fdre_C_CE)      -0.169    12.550    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.231ns (33.431%)  route 4.442ns (66.569%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.109     9.788    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.579    12.759    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X14Y41         FDRE (Setup_fdre_C_CE)      -0.169    12.550    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.231ns (33.431%)  route 4.442ns (66.569%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.109     9.788    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.579    12.759    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y41         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X14Y41         FDRE (Setup_fdre_C_CE)      -0.169    12.550    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 2.231ns (33.465%)  route 4.436ns (66.535%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.102     9.781    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y43         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.580    12.759    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y43         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.551    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 2.231ns (33.465%)  route 4.436ns (66.535%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.820     3.114    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.066     5.457    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.150     5.607 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.904     6.511    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y52         LUT4 (Prop_lut4_I2_O)        0.354     6.865 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.577     7.442    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.768 r  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.787     8.555    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.102     9.781    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y43         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.580    12.759    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X14Y43         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.551    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.215     1.247    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[9]
    SLICE_X53Y94         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.820     1.186    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y94         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.075     1.226    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.250ns (48.872%)  route 0.262ns (51.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.574     0.910    design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.262     1.319    design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.102     1.421 r  design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.421    design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.930     1.296    design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_12_2_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.090%)  route 0.184ns (52.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.554     0.890    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.184     1.238    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X50Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.818     1.184    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.059     1.208    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.572     0.908    <hidden>
    SLICE_X27Y59         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.103     1.152    <hidden>
    SLICE_X26Y59         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.842     1.208    <hidden>
    SLICE_X26Y59         RAMS32                                       r  <hidden>
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X13Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.431    <hidden>
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X13Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.431    <hidden>
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X13Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.431    <hidden>
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X13Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.431    <hidden>
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X13Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X13Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.431    <hidden>
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X12Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X12Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.361    12.475    <hidden>
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X12Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X12Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.361    12.475    <hidden>
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X12Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X12Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.361    12.475    <hidden>
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X12Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X12Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.319    12.517    <hidden>
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.580ns (18.496%)  route 2.556ns (81.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.750     3.044    <hidden>
    SLICE_X24Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  <hidden>
                         net (fo=2, routed)           1.146     4.646    <hidden>
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.770 f  <hidden>
                         net (fo=32, routed)          1.410     6.180    <hidden>
    SLICE_X12Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.581    12.760    <hidden>
    SLICE_X12Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.319    12.517    <hidden>
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.817%)  route 0.248ns (52.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.131     1.380    <hidden>
    SLICE_X26Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y61         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.817%)  route 0.248ns (52.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.131     1.380    <hidden>
    SLICE_X26Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y61         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.817%)  route 0.248ns (52.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.131     1.380    <hidden>
    SLICE_X26Y61         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y61         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.817%)  route 0.248ns (52.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.131     1.380    <hidden>
    SLICE_X26Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y61         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.817%)  route 0.248ns (52.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.131     1.380    <hidden>
    SLICE_X26Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y61         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.227ns (47.817%)  route 0.248ns (52.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.131     1.380    <hidden>
    SLICE_X26Y61         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y61         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.227ns (46.511%)  route 0.261ns (53.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.144     1.394    <hidden>
    SLICE_X26Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.227ns (46.511%)  route 0.261ns (53.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.144     1.394    <hidden>
    SLICE_X26Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y60         FDCE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.227ns (46.511%)  route 0.261ns (53.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.144     1.394    <hidden>
    SLICE_X26Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y60         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.227ns (46.511%)  route 0.261ns (53.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  <hidden>
                         net (fo=3, routed)           0.117     1.150    <hidden>
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.099     1.249 f  <hidden>
                         net (fo=32, routed)          0.144     1.394    <hidden>
    SLICE_X26Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.841     1.207    <hidden>
    SLICE_X26Y60         FDPE                                         r  <hidden>
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.542    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 2.356ns (34.064%)  route 4.560ns (65.936%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
    SLICE_X36Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OC
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O0
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     2.600    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     2.919 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     4.013    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.137 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831     4.968    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.092 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.069     6.162    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.286 r  design_12_2_i/adpt_out_0/inst/seg_data[4]_INST_0/O
                         net (fo=1, routed)           0.631     6.916    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X48Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.905ns  (logic 2.384ns (34.524%)  route 4.521ns (65.476%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
    SLICE_X36Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OC
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O0
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     2.600    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     2.919 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     4.013    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.137 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831     4.968    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.092 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.069     6.162    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I2_O)        0.152     6.314 r  design_12_2_i/adpt_out_0/inst/seg_data[5]_INST_0/O
                         net (fo=1, routed)           0.592     6.905    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X48Y109        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.828    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y109        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.853ns  (logic 2.816ns (41.092%)  route 4.037ns (58.908%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_C/CLK
    SLICE_X38Y93         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/OC
    SLICE_X38Y93         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/O0
    SLICE_X38Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.983     2.648    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.319     2.967 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[1]_INST_0/O
                         net (fo=1, routed)           0.788     3.755    design_12_2_i/mux2_1_4bits_0/inst/data1[1]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.150     3.905 r  design_12_2_i/mux2_1_4bits_0/inst/q[1]_INST_0/O
                         net (fo=1, routed)           0.973     4.878    design_12_2_i/adpt_out_0/inst/digit0[1]
    SLICE_X49Y103        LUT5 (Prop_lut5_I0_O)        0.355     5.233 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.717     5.950    design_12_2_i/adpt_out_0/inst/sel0[1]
    SLICE_X49Y103        LUT5 (Prop_lut5_I1_O)        0.327     6.277 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0/O
                         net (fo=1, routed)           0.576     6.853    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X49Y107        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.650     2.829    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y107        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 2.356ns (35.144%)  route 4.348ns (64.856%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
    SLICE_X36Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OC
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O0
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     2.600    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     2.919 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     4.013    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.137 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831     4.968    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.092 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.889     5.981    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I1_O)        0.124     6.105 r  design_12_2_i/adpt_out_0/inst/seg_data[1]_INST_0/O
                         net (fo=1, routed)           0.599     6.704    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X47Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.652     2.831    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 2.384ns (36.179%)  route 4.205ns (63.821%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
    SLICE_X36Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OC
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O0
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     2.600    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     2.919 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     4.013    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.137 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831     4.968    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.092 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.891     5.983    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.152     6.135 r  design_12_2_i/adpt_out_0/inst/seg_data[3]_INST_0/O
                         net (fo=1, routed)           0.454     6.589    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X49Y105        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.572ns  (logic 2.384ns (36.275%)  route 4.188ns (63.725%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
    SLICE_X36Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OC
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O0
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     2.600    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     2.919 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     4.013    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.137 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831     4.968    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.092 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.889     5.981    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.152     6.133 r  design_12_2_i/adpt_out_0/inst/seg_data[0]_INST_0/O
                         net (fo=1, routed)           0.439     6.572    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 2.356ns (35.996%)  route 4.189ns (64.004%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
    SLICE_X36Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.320     1.320 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     1.320    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OC
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     1.567 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     1.567    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O0
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     1.665 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     2.600    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     2.919 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     4.013    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.137 f  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831     4.968    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.092 f  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.891     5.983    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.107 r  design_12_2_i/adpt_out_0/inst/seg_data[2]_INST_0/O
                         net (fo=1, routed)           0.438     6.545    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.954ns  (logic 0.124ns (6.345%)  route 1.830ns (93.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.830     1.830    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.954 r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.954    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y86         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.472     2.651    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y86         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.045ns (5.781%)  route 0.733ns (94.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.733     0.733    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.778 r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.778    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y86         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.819     1.185    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y86         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.720ns (41.199%)  route 1.028ns (58.801%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
    SLICE_X42Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/OB
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/O1
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.111     0.583    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.113     0.696 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           0.135     0.831    design_12_2_i/mux2_1_4bits_0/inst/data0[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.876 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.330     1.206    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.251 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.231     1.483    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.528 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0/O
                         net (fo=1, routed)           0.220     1.748    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X49Y107        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.909     1.275    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y107        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.720ns (41.046%)  route 1.034ns (58.954%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
    SLICE_X42Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/OB
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/O1
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.111     0.583    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.113     0.696 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           0.135     0.831    design_12_2_i/mux2_1_4bits_0/inst/data0[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.876 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.330     1.206    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.251 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.315     1.566    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.611 r  design_12_2_i/adpt_out_0/inst/seg_data[3]_INST_0/O
                         net (fo=1, routed)           0.143     1.754    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X49Y105        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.910     1.276    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.720ns (40.474%)  route 1.059ns (59.526%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
    SLICE_X42Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 f  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/OB
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 f  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/O1
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 f  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.111     0.583    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.113     0.696 f  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           0.135     0.831    design_12_2_i/mux2_1_4bits_0/inst/data0[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.876 f  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.330     1.206    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.251 f  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.315     1.566    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.611 r  design_12_2_i/adpt_out_0/inst/seg_data[2]_INST_0/O
                         net (fo=1, routed)           0.168     1.779    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.910     1.276    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.719ns (40.377%)  route 1.062ns (59.623%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
    SLICE_X42Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/OB
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/O1
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.111     0.583    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.113     0.696 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           0.135     0.831    design_12_2_i/mux2_1_4bits_0/inst/data0[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.876 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.330     1.206    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.251 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.316     1.567    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.044     1.611 r  design_12_2_i/adpt_out_0/inst/seg_data[0]_INST_0/O
                         net (fo=1, routed)           0.170     1.781    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.910     1.276    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.720ns (39.688%)  route 1.094ns (60.312%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/CLK
    SLICE_X46Y94         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/OB
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/O1
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.099     0.571    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.113     0.684 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[2]_INST_0/O
                         net (fo=1, routed)           0.211     0.895    design_12_2_i/mux2_1_4bits_0/inst/data0[2]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.940 r  design_12_2_i/mux2_1_4bits_0/inst/q[2]_INST_0/O
                         net (fo=1, routed)           0.364     1.304    design_12_2_i/adpt_out_0/inst/digit0[2]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.180     1.528    design_12_2_i/adpt_out_0/inst/sel0[2]
    SLICE_X48Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.573 r  design_12_2_i/adpt_out_0/inst/seg_data[4]_INST_0/O
                         net (fo=1, routed)           0.241     1.814    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X48Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.910     1.276    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.721ns (39.702%)  route 1.095ns (60.298%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/CLK
    SLICE_X46Y94         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/OB
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/O1
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.099     0.571    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.113     0.684 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[2]_INST_0/O
                         net (fo=1, routed)           0.211     0.895    design_12_2_i/mux2_1_4bits_0/inst/data0[2]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.940 r  design_12_2_i/mux2_1_4bits_0/inst/q[2]_INST_0/O
                         net (fo=1, routed)           0.364     1.304    design_12_2_i/adpt_out_0/inst/digit0[2]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.180     1.528    design_12_2_i/adpt_out_0/inst/sel0[2]
    SLICE_X48Y103        LUT5 (Prop_lut5_I3_O)        0.046     1.574 r  design_12_2_i/adpt_out_0/inst/seg_data[5]_INST_0/O
                         net (fo=1, routed)           0.242     1.816    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X48Y109        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.909     1.275    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y109        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.720ns (39.206%)  route 1.116ns (60.794%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMS64E                      0.000     0.000 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK
    SLICE_X42Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.391     0.391 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.391    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/OB
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     0.453 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     0.453    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/O1
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I1_O)      0.019     0.472 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.111     0.583    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.113     0.696 r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           0.135     0.831    design_12_2_i/mux2_1_4bits_0/inst/data0[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.876 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.330     1.206    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.251 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.316     1.567    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.612 r  design_12_2_i/adpt_out_0/inst/seg_data[1]_INST_0/O
                         net (fo=1, routed)           0.225     1.836    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X47Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.910     1.276    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.931ns  (logic 1.840ns (18.527%)  route 8.091ns (81.473%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.321 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.321    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OA
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     7.535 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.535    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O1
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     7.623 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     8.558    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     8.877 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     9.971    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.095 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831    10.926    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.069    12.119    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.124    12.243 r  design_12_2_i/adpt_out_0/inst/seg_data[4]_INST_0/O
                         net (fo=1, routed)           0.631    12.874    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X48Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.920ns  (logic 1.868ns (18.830%)  route 8.052ns (81.170%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.321 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.321    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OA
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     7.535 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.535    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O1
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     7.623 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     8.558    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     8.877 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     9.971    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.095 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831    10.926    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.069    12.119    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I2_O)        0.152    12.271 r  design_12_2_i/adpt_out_0/inst/seg_data[5]_INST_0/O
                         net (fo=1, routed)           0.592    12.863    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X48Y109        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.828    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y109        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.850ns  (logic 2.465ns (25.027%)  route 7.385ns (74.973%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.688     6.871    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/A1
    SLICE_X38Y93         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.432     7.304 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.304    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/OA
    SLICE_X38Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     7.518 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.518    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/O1
    SLICE_X38Y93         MUXF8 (Prop_muxf8_I1_O)      0.088     7.606 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.983     8.588    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.319     8.907 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[1]_INST_0/O
                         net (fo=1, routed)           0.788     9.695    design_12_2_i/mux2_1_4bits_0/inst/data1[1]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.150     9.845 r  design_12_2_i/mux2_1_4bits_0/inst/q[1]_INST_0/O
                         net (fo=1, routed)           0.973    10.819    design_12_2_i/adpt_out_0/inst/digit0[1]
    SLICE_X49Y103        LUT5 (Prop_lut5_I0_O)        0.355    11.174 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.717    11.890    design_12_2_i/adpt_out_0/inst/sel0[1]
    SLICE_X49Y103        LUT5 (Prop_lut5_I1_O)        0.327    12.217 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0/O
                         net (fo=1, routed)           0.576    12.793    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X49Y107        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.650     2.829    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y107        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.718ns  (logic 1.840ns (18.932%)  route 7.878ns (81.068%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.321 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.321    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OA
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     7.535 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.535    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O1
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     7.623 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     8.558    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     8.877 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     9.971    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.095 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831    10.926    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.889    11.939    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I1_O)        0.124    12.063 r  design_12_2_i/adpt_out_0/inst/seg_data[1]_INST_0/O
                         net (fo=1, routed)           0.599    12.661    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X47Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.652     2.831    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.868ns (19.449%)  route 7.736ns (80.551%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.321 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.321    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OA
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     7.535 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.535    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O1
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     7.623 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     8.558    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     8.877 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     9.971    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.095 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831    10.926    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.891    11.941    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.152    12.093 r  design_12_2_i/adpt_out_0/inst/seg_data[3]_INST_0/O
                         net (fo=1, routed)           0.454    12.547    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X49Y105        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.587ns  (logic 1.868ns (19.484%)  route 7.719ns (80.516%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.321 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.321    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OA
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     7.535 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.535    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O1
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     7.623 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     8.558    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     8.877 r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     9.971    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.095 r  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831    10.926    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.889    11.939    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.152    12.091 r  design_12_2_i/adpt_out_0/inst/seg_data[0]_INST_0/O
                         net (fo=1, routed)           0.439    12.530    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 1.840ns (19.246%)  route 7.720ns (80.754%))
  Logic Levels:           8  (LUT1=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.267     7.321 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.321    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/OA
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     7.535 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     7.535    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/O1
    SLICE_X36Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     7.623 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.935     8.558    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.319     8.877 f  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/q[0]_INST_0/O
                         net (fo=1, routed)           1.094     9.971    design_12_2_i/mux2_1_4bits_0/inst/data1[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.095 f  design_12_2_i/mux2_1_4bits_0/inst/q[0]_INST_0/O
                         net (fo=1, routed)           0.831    10.926    design_12_2_i/adpt_out_0/inst/digit0[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.050 f  design_12_2_i/adpt_out_0/inst/seg_data[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.891    11.941    design_12_2_i/adpt_out_0/inst/sel0[0]
    SLICE_X49Y103        LUT5 (Prop_lut5_I3_O)        0.124    12.065 r  design_12_2_i/adpt_out_0/inst/seg_data[2]_INST_0/O
                         net (fo=1, routed)           0.438    12.503    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.651     2.830    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 0.580ns (9.100%)  route 5.794ns (90.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.707     3.001    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X55Y87         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.480     6.937    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.124     7.061 f  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         2.314     9.375    <hidden>
    SLICE_X24Y49         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.573     2.752    <hidden>
    SLICE_X24Y49         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 0.580ns (9.100%)  route 5.794ns (90.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.707     3.001    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X55Y87         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.480     6.937    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.124     7.061 f  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         2.314     9.375    <hidden>
    SLICE_X24Y49         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.573     2.752    <hidden>
    SLICE_X24Y49         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.141%)  route 4.197ns (87.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.707     3.001    design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X55Y87         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_12_2_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.480     6.937    design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y70         LUT1 (Prop_lut1_I0_O)        0.124     7.061 f  design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.718     7.778    <hidden>
    SLICE_X27Y62         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.517     2.696    <hidden>
    SLICE_X27Y62         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.539     0.875    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y74         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]/Q
                         net (fo=1, routed)           0.056     1.071    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[24]
    SLICE_X51Y74         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.804     1.170    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y74         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.547     0.883    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y70         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/Q
                         net (fo=1, routed)           0.056     1.079    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[12]
    SLICE_X43Y70         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.813     1.179    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y70         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.539     0.875    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y74         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]/Q
                         net (fo=1, routed)           0.056     1.094    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[29]
    SLICE_X50Y74         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.804     1.170    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y74         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X55Y67         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]/Q
                         net (fo=1, routed)           0.056     1.102    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[25]
    SLICE_X55Y67         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.837     1.203    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X55Y67         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.551     0.887    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y66         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]/Q
                         net (fo=1, routed)           0.056     1.106    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[6]
    SLICE_X42Y66         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.817     1.183    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y66         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.552     0.888    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y56         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.107    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[0]
    SLICE_X50Y56         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.820     1.186    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y56         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.148%)  route 0.100ns (43.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.556     0.891    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X52Y38         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.100     1.119    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/Q
    SLICE_X52Y38         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.823     1.189    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X52Y38         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.556     0.891    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X50Y39         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.067     1.123    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X50Y39         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.823     1.189    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X50Y39         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.570     0.906    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X54Y67         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]/Q
                         net (fo=1, routed)           0.056     1.125    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[28]
    SLICE_X54Y67         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.837     1.203    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X54Y67         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]/C

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.584     0.920    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X59Y47         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.067     1.128    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X59Y47         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.853     1.219    design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X59Y47         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          1280 Endpoints
Min Delay          1280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_A/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.281ns  (logic 0.580ns (13.550%)  route 3.701ns (86.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         3.040     7.224    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/A1
    SLICE_X42Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_B/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.281ns  (logic 0.580ns (13.550%)  route 3.701ns (86.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         3.040     7.224    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/A1
    SLICE_X42Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_C/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.281ns  (logic 0.580ns (13.550%)  route 3.701ns (86.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         3.040     7.224    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/A1
    SLICE_X42Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_D/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.281ns  (logic 0.580ns (13.550%)  route 3.701ns (86.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         3.040     7.224    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/A1
    SLICE_X42Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_A/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 0.580ns (14.050%)  route 3.548ns (85.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.888     7.071    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/A1
    SLICE_X38Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_B/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 0.580ns (14.050%)  route 3.548ns (85.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.888     7.071    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/A1
    SLICE_X38Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_C/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 0.580ns (14.050%)  route 3.548ns (85.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.888     7.071    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/A1
    SLICE_X38Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_D/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 0.580ns (14.050%)  route 3.548ns (85.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.888     7.071    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/A1
    SLICE_X38Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_B/ADR1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.111ns  (logic 0.580ns (14.110%)  route 3.531ns (85.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        1.649     2.943    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.660     4.059    design_12_2_i/adpt_in_0/inst/sw_a[1]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.183 r  design_12_2_i/adpt_in_0/inst/addr_9_0[1]_INST_0/O
                         net (fo=128, routed)         2.870     7.054    design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/A1
    SLICE_X36Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.978%)  route 0.291ns (61.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.177    design_12_2_i/adpt_in_0/inst/sw_a[6]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  design_12_2_i/adpt_in_0/inst/addr_9_0[6]_INST_0/O
                         net (fo=192, routed)         0.146     1.368    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/A6
    SLICE_X46Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_B/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.978%)  route 0.291ns (61.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.177    design_12_2_i/adpt_in_0/inst/sw_a[6]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  design_12_2_i/adpt_in_0/inst/addr_9_0[6]_INST_0/O
                         net (fo=192, routed)         0.146     1.368    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/A6
    SLICE_X46Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.978%)  route 0.291ns (61.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.177    design_12_2_i/adpt_in_0/inst/sw_a[6]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  design_12_2_i/adpt_in_0/inst/addr_9_0[6]_INST_0/O
                         net (fo=192, routed)         0.146     1.368    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/A6
    SLICE_X46Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_D/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.978%)  route 0.291ns (61.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.177    design_12_2_i/adpt_in_0/inst/sw_a[6]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  design_12_2_i/adpt_in_0/inst/addr_9_0[6]_INST_0/O
                         net (fo=192, routed)         0.146     1.368    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/A6
    SLICE_X46Y91         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_A/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.833%)  route 0.293ns (61.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.554     0.890    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.147     1.178    design_12_2_i/adpt_in_0/inst/sw_a[7]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.223 r  design_12_2_i/adpt_in_0/inst/addr_9_0[7]_INST_0/O
                         net (fo=160, routed)         0.146     1.369    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/A7
    SLICE_X42Y89         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_B/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.833%)  route 0.293ns (61.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.554     0.890    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.147     1.178    design_12_2_i/adpt_in_0/inst/sw_a[7]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.223 r  design_12_2_i/adpt_in_0/inst/addr_9_0[7]_INST_0/O
                         net (fo=160, routed)         0.146     1.369    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/A7
    SLICE_X42Y89         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_C/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.833%)  route 0.293ns (61.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.554     0.890    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.147     1.178    design_12_2_i/adpt_in_0/inst/sw_a[7]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.223 r  design_12_2_i/adpt_in_0/inst/addr_9_0[7]_INST_0/O
                         net (fo=160, routed)         0.146     1.369    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/A7
    SLICE_X42Y89         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_D/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.833%)  route 0.293ns (61.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.554     0.890    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.147     1.178    design_12_2_i/adpt_in_0/inst/sw_a[7]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.223 r  design_12_2_i/adpt_in_0/inst/addr_9_0[7]_INST_0/O
                         net (fo=160, routed)         0.146     1.369    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/A7
    SLICE_X42Y89         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_A/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.563%)  route 0.296ns (61.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.177    design_12_2_i/adpt_in_0/inst/sw_a[6]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  design_12_2_i/adpt_in_0/inst/addr_9_0[6]_INST_0/O
                         net (fo=192, routed)         0.151     1.373    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/A6
    SLICE_X42Y90         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_B/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.563%)  route 0.296ns (61.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_12_2_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6956, routed)        0.555     0.891    design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_12_2_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.177    design_12_2_i/adpt_in_0/inst/sw_a[6]
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  design_12_2_i/adpt_in_0/inst/addr_9_0[6]_INST_0/O
                         net (fo=192, routed)         0.151     1.373    design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/A6
    SLICE_X42Y90         RAMS64E                                      r  design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------





