let alpha = 0.4;
let beta = 2;

chip {
    io: [
        input,
        input,
        output,
    ],
    cabs: [
        cab 1 with clocks 1, - {
            cams: [
                Integrator as integ1 {
                    inputs: 3,
                    integ_const1: alpha,
                    integ_const2: alpha * beta,
                    integ_const3: alpha,
                    invert2: true,
                },
                Integrator as integ2 {
                    inputs: 3,
                    integ_const1: alpha,
                    integ_const2: alpha * beta,
                    integ_const3: alpha,
                    invert2: true,
                },
            ]
        },
        cab 2 with clocks 1, - {
            cams: [
                SampleAndHold as sah1 {},
                SampleAndHold as sah2 {},
            ]
        }
    ],
    routing: [
        io1 -> integ1:1,
        sah1 -> integ1:2,
        sah2 -> integ1:3,
        integ1 -> sah1,

        sah1 -> integ2:1,
        sah2 -> integ2:2,
        io2 -> integ2:3,
        integ2 -> sah2,

        sah2 -> io3,
    ],
}
