// Seed: 4282056167
module module_0;
  type_4(
      1, 1'b0, 1'b0, 1'h0, id_0
  );
  assign id_1 = 1;
  always @(1 or posedge 1'b0) begin
    if (id_0) begin
      id_1 = 'd0;
    end
  end
  always @(negedge 1) id_1 = 1;
  logic id_2;
  assign id_1 = 1;
  assign id_1 = id_0;
  logic id_3 = 1;
endmodule
