
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117467                       # Number of seconds simulated
sim_ticks                                117466667031                       # Number of ticks simulated
final_tick                               1170135685096                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40575                       # Simulator instruction rate (inst/s)
host_op_rate                                    51122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2164766                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896364                       # Number of bytes of host memory used
host_seconds                                 54262.99                       # Real time elapsed on the host
sim_insts                                  2201739857                       # Number of instructions simulated
sim_ops                                    2774030382                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2009984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       362112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2375680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       681344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            681344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15703                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2829                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18560                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5323                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5323                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17111101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3082679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20224291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5800318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5800318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5800318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17111101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3082679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26024608                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141016408                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23413294                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18975203                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2033458                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9567660                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8997267                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2506032                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90493                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102284391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128872694                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23413294                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11503299                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28158571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6589353                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2980288                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11936865                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1642258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137933800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109775229     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2647030      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2024185      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4951158      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116896      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1610093      1.17%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1216115      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761300      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13831794     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137933800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166032                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.913884                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101082826                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4545213                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27727736                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108995                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4469028                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4039473                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155466060                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78489                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4469028                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101935404                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1276959                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1816660                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26974775                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1460972                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153874027                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17552                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269262                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       603538                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       159254                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216202126                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716673732                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716673732                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45506616                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37512                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20978                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4971664                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14845407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7243329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       124690                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607392                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151141081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140429632                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       191260                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27539499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59565183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137933800                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79115704     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24716132     17.92%     75.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11554971      8.38%     83.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8460588      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7533974      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2985998      2.16%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2958559      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458438      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149436      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137933800                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565593     68.93%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        112823     13.75%     82.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142062     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117860964     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112261      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13266812      9.45%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173061      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140429632                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.995839                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820478                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419804802                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178718519                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136889985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141250110                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344161                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3611439                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          439                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       217556                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4469028                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         797523                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91466                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151178581                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14845407                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7243329                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20966                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          439                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1110900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2265268                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137891552                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12745345                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2538080                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19916715                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19585246                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7171370                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.977840                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137069987                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136889985                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82115876                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227444400                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.970738                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361037                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28370911                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133464772                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83082602     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23570586     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10394430      7.79%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446596      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4334676      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561435      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1320827      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989600      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2764020      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133464772                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2764020                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281881098                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306829942                       # The number of ROB writes
system.switch_cpus0.timesIdled                  67800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3082608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.410164                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.410164                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.709137                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.709137                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621811051                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190690237                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145442882                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141016408                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23790881                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19492966                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2012821                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9774298                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9413985                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2434925                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92521                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105431703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127666932                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23790881                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11848910                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27677230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6038792                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3390348                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12337224                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1573480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140507879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.111934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.536145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112830649     80.30%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2232156      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3810223      2.71%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2201627      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1726520      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1533463      1.09%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          929708      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2321969      1.65%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12921564      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140507879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168710                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.905334                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104783437                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4549964                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27094153                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71937                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4008387                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3897903                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153911070                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4008387                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105309926                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         601696                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3062504                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26622464                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       902899                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152868393                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94033                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522927                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    215774565                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    711238686                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    711238686                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172766325                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43008230                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34383                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17219                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2647032                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14221443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7258879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70351                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1649851                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147855585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138746306                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88165                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22083431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49075033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140507879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987463                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83890860     59.71%     59.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21726017     15.46%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11706754      8.33%     83.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8697089      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8468684      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3148588      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2370757      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       319744      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179386      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140507879                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123426     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164826     37.40%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152428     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117098349     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1879291      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17164      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12517546      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7233956      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138746306                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.983902                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             440680                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    418529336                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169973637                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135789418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139186986                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285862                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2995112                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119800                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4008387                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         403296                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53762                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147889968                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       827806                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14221443                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7258879                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17219                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43510                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1074568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229028                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136591769                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12203060                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2154537                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19436844                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19334404                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7233784                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.968623                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135789464                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135789418                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80310974                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222487222                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962933                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360969                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100451220                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123820531                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24069664                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2029829                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136499492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.907113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.715406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86427420     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24130686     17.68%     81.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9435037      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4966894      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4228722      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2030427      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       954171      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1482040      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2844095      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136499492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100451220                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123820531                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18365408                       # Number of memory references committed
system.switch_cpus1.commit.loads             11226329                       # Number of loads committed
system.switch_cpus1.commit.membars              17164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17965014                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111470435                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2560988                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2844095                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           281545592                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299790402                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 508529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100451220                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123820531                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100451220                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403830                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403830                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712337                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712337                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       614259927                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189583104                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143671524                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34328                       # number of misc regfile writes
system.l20.replacements                         15716                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815416                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32100                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.402368                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          868.325967                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.295297                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4210.127650                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.305024                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11294.946063                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.052998                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000628                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.256966                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.689389                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57206                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57206                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21437                       # number of Writeback hits
system.l20.Writeback_hits::total                21437                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57206                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57206                       # number of overall hits
system.l20.overall_hits::total                  57206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15703                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15716                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15703                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15716                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15703                       # number of overall misses
system.l20.overall_misses::total                15716                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2922019                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3548071102                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3550993121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2922019                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3548071102                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3550993121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2922019                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3548071102                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3550993121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72909                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72922                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21437                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21437                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72909                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72922                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72909                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72922                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.215378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.215518                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.215378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215518                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.215378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215518                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 224770.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 225948.615042                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 225947.640685                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 224770.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 225948.615042                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 225947.640685                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 224770.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 225948.615042                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 225947.640685                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3269                       # number of writebacks
system.l20.writebacks::total                     3269                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15703                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15716                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15703                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15716                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15703                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15716                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2142221                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2606317601                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2608459822                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2142221                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2606317601                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2608459822                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2142221                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2606317601                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2608459822                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.215378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215518                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.215378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215518                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.215378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215518                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164786.230769                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165975.775393                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 165974.791423                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 164786.230769                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 165975.775393                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 165974.791423                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 164786.230769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 165975.775393                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 165974.791423                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2844                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          357774                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19228                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.606927                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1318.729512                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.997268                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1402.970169                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            15.537919                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13631.765133                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.080489                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000915                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.085631                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000948                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.832017                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30308                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30308                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9886                       # number of Writeback hits
system.l21.Writeback_hits::total                 9886                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30308                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30308                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30308                       # number of overall hits
system.l21.overall_hits::total                  30308                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2829                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2844                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2829                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2844                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2829                       # number of overall misses
system.l21.overall_misses::total                 2844                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3857395                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    789701645                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      793559040                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3857395                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    789701645                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       793559040                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3857395                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    789701645                       # number of overall miss cycles
system.l21.overall_miss_latency::total      793559040                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33137                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33152                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9886                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9886                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33137                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33152                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33137                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33152                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.085373                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.085787                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.085373                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.085787                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.085373                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.085787                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 257159.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279145.155532                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 279029.198312                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 257159.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279145.155532                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 279029.198312                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 257159.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279145.155532                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 279029.198312                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2054                       # number of writebacks
system.l21.writebacks::total                     2054                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2829                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2844                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2829                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2844                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2829                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2844                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2956243                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    619797693                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    622753936                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2956243                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    619797693                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    622753936                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2956243                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    619797693                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    622753936                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.085373                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.085787                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.085373                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.085787                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.085373                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.085787                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197082.866667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219087.201485                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218971.144866                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 197082.866667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 219087.201485                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218971.144866                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 197082.866667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 219087.201485                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218971.144866                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996314                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011944466                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040210.616935                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996314                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11936849                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11936849                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11936849                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11936849                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11936849                       # number of overall hits
system.cpu0.icache.overall_hits::total       11936849                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3720850                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3720850                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3720850                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3720850                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3720850                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3720850                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11936865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11936865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11936865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11936865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11936865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11936865                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232553.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232553.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232553.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232553.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232553.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232553.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3030119                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3030119                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3030119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3030119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3030119                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3030119                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 233086.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 233086.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 233086.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 233086.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 233086.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 233086.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72909                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179583157                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73165                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2454.495414                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510311                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489689                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900431                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099569                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592700                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20734                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20734                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585405                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585405                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585405                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180629                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180629                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180629                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180629                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180629                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180629                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21100283455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21100283455                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21100283455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21100283455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21100283455                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21100283455                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9773329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9773329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16766034                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16766034                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16766034                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16766034                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018482                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010774                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010774                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010774                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116815.591378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116815.591378                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116815.591378                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116815.591378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116815.591378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116815.591378                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21437                       # number of writebacks
system.cpu0.dcache.writebacks::total            21437                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107720                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107720                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107720                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107720                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72909                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72909                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72909                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72909                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7416457580                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7416457580                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7416457580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7416457580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7416457580                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7416457580                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004349                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004349                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004349                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101722.113594                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101722.113594                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101722.113594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101722.113594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101722.113594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101722.113594                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997260                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013633494                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198771.136659                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997260                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12337208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12337208                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12337208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12337208                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12337208                       # number of overall hits
system.cpu1.icache.overall_hits::total       12337208                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4296245                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4296245                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4296245                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4296245                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4296245                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4296245                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12337224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12337224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12337224                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12337224                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12337224                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12337224                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 268515.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 268515.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 268515.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 268515.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 268515.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 268515.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4001295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4001295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4001295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4001295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4001295                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4001295                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       266753                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       266753                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       266753                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       266753                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       266753                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       266753                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33137                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162608124                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33393                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4869.527266                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.038338                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.961662                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902494                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097506                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9099495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9099495                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7104751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7104751                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17191                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17191                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16204246                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16204246                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16204246                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16204246                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84733                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84733                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84733                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7925633052                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7925633052                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7925633052                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7925633052                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7925633052                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7925633052                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9184228                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9184228                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7104751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7104751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16288979                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16288979                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16288979                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16288979                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93536.556619                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93536.556619                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93536.556619                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93536.556619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93536.556619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93536.556619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9886                       # number of writebacks
system.cpu1.dcache.writebacks::total             9886                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51596                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51596                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51596                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51596                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33137                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33137                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33137                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33137                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33137                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2791387353                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2791387353                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2791387353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2791387353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2791387353                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2791387353                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84237.781121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84237.781121                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84237.781121                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84237.781121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84237.781121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84237.781121                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
