
---------- Begin Simulation Statistics ----------
simSeconds                                   0.317450                       # Number of seconds simulated (Second)
simTicks                                 317449712000                       # Number of ticks simulated (Tick)
finalTick                                317449712000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3826.23                       # Real time elapsed on the host (Second)
hostTickRate                                 82966671                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8786012                       # Number of bytes of host memory used (Byte)
simInsts                                    700000005                       # Number of instructions simulated (Count)
simOps                                     1086068978                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   182948                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     283848                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        634899425                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.906999                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.102537                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1123588678                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    47308                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1117375630                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 196448                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             37566972                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          44436725                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               29770                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           633567285                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.763626                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.551412                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 385919338     60.91%     60.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  18541995      2.93%     63.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  30276474      4.78%     68.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  37371591      5.90%     74.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  42236320      6.67%     81.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  30914295      4.88%     86.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  37903624      5.98%     92.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  28001769      4.42%     96.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  22401879      3.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             633567285                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2427277     19.86%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     2      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    39      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                2798977     22.90%     42.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     54      0.00%     42.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  30492      0.25%     43.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 36478      0.30%     43.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     43.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     43.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     43.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  426      0.00%     43.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     43.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     43.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     43.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd            426037      3.49%     46.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt             39412      0.32%     47.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv              4859      0.04%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult          1259146     10.30%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     57.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                4038714     33.04%     90.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 84238      0.69%     91.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           1056620      8.64%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            21156      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1787727      0.16%      0.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     337242176     30.18%     30.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     10362513      0.93%     31.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         89916      0.01%     31.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     61745566      5.53%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        10677      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            1      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     36.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       181333      0.02%     36.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu    133514467     11.95%     48.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp         2830      0.00%     48.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       333591      0.03%     48.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     16222651      1.45%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult           10      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        11556      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     88203013      7.89%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            2      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     67296211      6.02%     64.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv     31101065      2.78%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     97992795      8.77%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt      5186197      0.46%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     83334753      7.46%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9698512      0.87%     84.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead    138649055     12.41%     96.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     34409012      3.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1117375630                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.759925                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            12223930                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.010940                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1323069078                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               374213770                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       338897107                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                1557669837                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                786999791                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        772458799                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   346145567                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    781666266                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1743032                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           52854                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1332140                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      219826851                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      45012456                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     12861206                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1045581                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         6618      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1506683      4.84%      4.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1433134      4.60%      9.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       104580      0.34%      9.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     24649088     79.11%     88.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1785576      5.73%     94.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1673786      5.37%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       31159465                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         5566      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       283140      6.04%      6.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       289176      6.16%     12.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        24982      0.53%     12.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2949755     62.88%     75.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       441151      9.40%     85.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     85.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       697260     14.86%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       4691030                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         1720      0.23%      0.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         4675      0.62%      0.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        46214      6.08%      6.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        20117      2.65%      9.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       514857     67.74%     77.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        51103      6.72%     84.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       121365     15.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       760051                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         1052      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1223543      4.62%      4.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1143958      4.32%      8.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        79598      0.30%      9.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     21699333     81.98%     91.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1344425      5.08%     96.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       976526      3.69%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     26468435                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         1052      0.16%      0.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         2341      0.35%      0.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        40903      6.03%      6.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        19737      2.91%      9.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       464643     68.52%     77.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        34766      5.13%     83.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     83.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       114684     16.91%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       678126                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     15793284     50.69%     50.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     12770720     40.99%     91.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1506677      4.84%     96.51% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1088784      3.49%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     31159465                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       433894     57.76%     57.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       267143     35.56%     93.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         4675      0.62%     93.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        45499      6.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       751211                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          24655697                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      9759022                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            760051                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         110863                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       504098                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        255953                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             31159465                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               356221                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                17411420                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.558784                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          116915                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1778366                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1088784                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           689582                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         6618      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1506683      4.84%      4.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1433134      4.60%      9.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       104580      0.34%      9.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     24649088     79.11%     88.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1785576      5.73%     94.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1673786      5.37%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     31159465                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          779      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1421407     10.34%     10.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        52872      0.38%     10.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       102841      0.75%     11.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     10439416     75.93%     87.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        56944      0.41%     87.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     87.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1673786     12.17%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      13748045                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        46214     12.97%     12.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     12.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       258904     72.68%     85.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        51103     14.35%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       356221                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        46214     12.97%     12.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       258904     72.68%     85.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        51103     14.35%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       356221                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1778366                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1088784                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       689582                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       141482                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1919848                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1820854                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1820841                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             597298                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1223543                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1221202                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              2341                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        37291937                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           17538                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            658961                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    628458293                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.728148                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.898522                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       394148656     62.72%     62.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        64881941     10.32%     73.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        22689858      3.61%     76.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13869799      2.21%     78.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        17960526      2.86%     81.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        12556093      2.00%     83.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6572421      1.05%     84.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6091163      0.97%     85.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        89687836     14.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    628458293                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10744                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1223556                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1300129      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    322167502     29.66%     29.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     10182526      0.94%     30.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        76099      0.01%     30.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     61023089      5.62%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2528      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     36.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       176412      0.02%     36.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     36.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu    131360469     12.10%     48.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         1906      0.00%     48.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       317658      0.03%     48.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     15920188      1.47%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         6593      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     87782031      8.08%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     58.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     66477027      6.12%     64.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv     30870370      2.84%     67.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     97500243      8.98%     75.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt      5156383      0.47%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     79537152      7.32%     83.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      8568476      0.79%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead    133517154     12.29%     96.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     34125041      3.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1086068978                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      89687836                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000005                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1086068978                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000005                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1086068978                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.906999                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.102537                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          255747823                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          764710534                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         503256175                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        213054306                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        42693517                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1300129      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    322167502     29.66%     29.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     10182526      0.94%     30.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        76099      0.01%     30.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     61023089      5.62%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         2528      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     36.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       176412      0.02%     36.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     36.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu    131360469     12.10%     48.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1906      0.00%     48.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       317658      0.03%     48.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     15920188      1.47%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         6593      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     87782031      8.08%     58.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            2      0.00%     58.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     66477027      6.12%     64.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv     30870370      2.84%     67.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     97500243      8.98%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt      5156383      0.47%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     79537152      7.32%     83.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      8568476      0.79%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead    133517154     12.29%     96.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     34125041      3.14%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1086068978                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     26468435                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     24187716                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2279667                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     21699333                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4768050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1223556                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1223543                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      234711952                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         234711952                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     234712184                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        234712184                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4539798                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4539798                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4539949                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4539949                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 266391920009                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 266391920009                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 266391920009                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 266391920009                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    239251750                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     239251750                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    239252133                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    239252133                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.018975                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.018975                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.018976                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.018976                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58679.245202                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58679.245202                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58677.293513                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58677.293513                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2985261                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        10999                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       189746                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          101                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.732932                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   108.900990                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4012024                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4012024                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       211233                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        211233                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       211233                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       211233                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4328565                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4328565                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4328714                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4328714                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 254208031509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 254208031509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 254215555509                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 254215555509                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.018092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.018092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.018093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.018093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58728.015291                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58728.015291                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58727.731957                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58727.731957                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4326429                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         5370                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         5370                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         5372                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         5372                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.000372                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.000372                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     17038500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     17038500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.000372                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.000372                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      8519250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      8519250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         5372                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         5372                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         5372                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         5372                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    195971064                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       195971064                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       588333                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        588333                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  18420694000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  18420694000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    196559397                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    196559397                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002993                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002993                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31309.979212                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31309.979212                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       211015                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       211015                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       377318                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       377318                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  10197162500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  10197162500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001920                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001920                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 27025.380448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 27025.380448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          232                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           232                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          151                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          151                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data          383                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          383                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.394256                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.394256                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          149                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          149                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      7524000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      7524000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.389034                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.389034                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 50496.644295                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 50496.644295                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     38740888                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       38740888                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      3951465                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      3951465                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 247971226009                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 247971226009                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     42692353                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     42692353                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.092557                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.092557                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62754.250894                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62754.250894                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          218                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          218                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3951247                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3951247                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 244010869009                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 244010869009                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.092552                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.092552                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61755.407599                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61755.407599                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.952474                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            239051973                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4326941                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              55.247338                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.952474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          376                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1918429957                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1918429957                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 66759837                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             402005439                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 157027561                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7062368                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 712080                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             12657261                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                104198                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1132188976                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                372999                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1115632590                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         27961162                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       221580650                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       43937098                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.757180                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      133493836                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     168047480                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads     1318566146                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     732480598                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     618356430                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    283675250                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         265517748                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    326868008                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1422                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           15366181                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     563085269                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1630234                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1917                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         16042                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  66825521                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                252342                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          633567285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.796112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.155905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                463369079     73.14%     73.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3759451      0.59%     73.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 10465684      1.65%     75.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 10010970      1.58%     76.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4897351      0.77%     77.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  9559953      1.51%     79.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 13790008      2.18%     81.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  8613481      1.36%     82.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                109101308     17.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            633567285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             729105594                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.148380                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           31159465                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.049078                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     69648762                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       66697421                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          66697421                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      66697421                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         66697421                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       128100                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          128100                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       128100                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         128100                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2856678996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2856678996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2856678996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2856678996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     66825521                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      66825521                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     66825521                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     66825521                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001917                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001917                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001917                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001917                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 22300.382482                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 22300.382482                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 22300.382482                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 22300.382482                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3212                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           73                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             44                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       116603                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            116603                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         9193                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          9193                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         9193                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         9193                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       118907                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       118907                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       118907                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       118907                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2462277497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2462277497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2462277497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2462277497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001779                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001779                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001779                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001779                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 20707.590781                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 20707.590781                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 20707.590781                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 20707.590781                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 116603                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     66697421                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        66697421                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       128100                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        128100                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2856678996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2856678996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     66825521                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     66825521                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001917                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001917                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 22300.382482                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 22300.382482                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         9193                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         9193                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       118907                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       118907                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2462277497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2462277497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001779                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001779                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 20707.590781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 20707.590781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.660164                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             66816328                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             118907                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             561.920896                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.660164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          534723075                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         534723075                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    712080                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   16263502                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                124195640                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1123635986                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               109643                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                219826851                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                45012456                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 15764                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    208362                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                123101033                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          11060                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         339086                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       425916                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               765002                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1111933700                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1111355906                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 840375844                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1440383338                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.750444                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.583439                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    21743741                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6772537                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 8783                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               11060                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2318939                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 6272                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 181272                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          213054304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.685996                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.196505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              210953178     99.01%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               729229      0.34%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               849112      0.40%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               124976      0.06%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                36251      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2433      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                34414      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4145      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                35415      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3658      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              36583      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3522      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              19009      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              42918      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              52516      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              52929      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3959      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              28800      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               8614      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               7569      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              11675      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               4284      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               3381      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                350      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                395      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                273      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                244      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                208      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                255      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                239      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3770      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            213054304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               218372856                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                43950131                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     68517                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    181125                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                66828202                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      7960                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 712080                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 69832358                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               141069733                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          31445                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 160123391                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             261798278                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1129165681                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                1504708                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1960855                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              255314150                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1468214507                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  3120472173                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                633487249                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                1326479219                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1406539275                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 61675180                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1595                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1569                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  39767517                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1661565768                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2251850830                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000005                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1086068978                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   262                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 102660                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                1525805                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1628465                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                102660                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               1525805                       # number of overall hits (Count)
system.l2.overallHits::total                  1628465                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                14375                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2801136                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2815511                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               14375                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2801136                       # number of overall misses (Count)
system.l2.overallMisses::total                2815511                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1193263000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    229949196500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       231142459500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1193263000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   229949196500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      231142459500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             117035                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            4326941                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4443976                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            117035                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           4326941                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4443976                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.122827                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.647371                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.633557                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.122827                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.647371                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.633557                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83009.600000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82091.407379                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82096.095345                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83009.600000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82091.407379                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82096.095345                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2733897                       # number of writebacks (Count)
system.l2.writebacks::total                   2733897                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst            14375                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2801136                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2815511                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           14375                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2801136                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2815511                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   1049513000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 201937836500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   202987349500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   1049513000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 201937836500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  202987349500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.122827                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.647371                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.633557                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.122827                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.647371                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.633557                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73009.600000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72091.407379                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72096.095345                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73009.600000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72091.407379                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72096.095345                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2815771                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          400                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            400                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          102660                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             102660                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         14375                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            14375                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1193263000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1193263000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       117035                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         117035                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.122827                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.122827                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83009.600000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83009.600000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        14375                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        14375                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   1049513000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1049513000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.122827                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.122827                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73009.600000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73009.600000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            1217031                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               1217031                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          2732449                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2732449                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 223789856500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   223789856500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        3949480                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3949480                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.691850                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.691850                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81900.835661                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81900.835661                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      2732449                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2732449                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 196465366500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 196465366500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.691850                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.691850                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71900.835661                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71900.835661                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         308774                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            308774                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        68687                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           68687                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6159340000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6159340000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       377461                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        377461                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.181971                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.181971                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 89672.572685                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89672.572685                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        68687                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        68687                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5472470000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5472470000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.181971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.181971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 79672.572685                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 79672.572685                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              1770                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 1770                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               5                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  5                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        59000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         59000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          1775                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             1775                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.002817                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.002817                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        11800                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        11800                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            5                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              5                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        99500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        99500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.002817                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.002817                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        19900                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        19900                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       116523                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           116523                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       116523                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       116523                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      4012024                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4012024                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4012024                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4012024                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.311219                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      8886181                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2819867                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.151277                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      16.829527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        68.171479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4009.310213                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.004109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.016643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.978836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   23                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  345                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3097                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  593                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   38                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   73912539                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  73912539                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2733892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     14375.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2800841.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003624162500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       168476                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       168476                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             8256103                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2568627                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2815510                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2733897                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2815510                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2733897                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    294                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2815510                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2733897                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2779217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   22829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   12191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     913                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  10070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  10620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 169049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 168383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 168475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 168526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 168522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 168528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 168530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 168526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 168545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 170356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 169477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 168707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 182034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 168497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 168484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 168478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       168476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.709775                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.418988                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     17.982026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        168408     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           45      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           12      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        168476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       168476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.227000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.204895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.903574                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           158126     93.86%     93.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              269      0.16%     94.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              538      0.32%     94.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1284      0.76%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             8253      4.90%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        168476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   18816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               180192640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            174969408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              567625778.78791714                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              551172048.31485248                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  317445837500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      57203.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       920000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    179253824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    174967040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2898096.817299995106                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 564668409.590492844582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 551164588.865653157234                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        14375                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2801135                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2733897                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    457539250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  86299529250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 8008028895250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31828.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30808.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2929162.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       920000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    179272640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      180192640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       920000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       920000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    174969408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    174969408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        14375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2801135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2815510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2733897                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2733897                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2898097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      564727682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         567625779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2898097                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2898097                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    551172048                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        551172048                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    551172048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2898097                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     564727682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1118797827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2815216                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2733860                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       176128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       177320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       175346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       176270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       175000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       176751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       175485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       176367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       175727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       176444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       175167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       175479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       174764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       176501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       175617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       176850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       170985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       171173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       170780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       170776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       170727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       170682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       170811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       170664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       171246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       170853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       170841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       170559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       170919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       170850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       170850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       171144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             33971768500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           14076080000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        86757068500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12067.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30817.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2360779                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            2422557                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.61                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       765738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   463.788836                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   345.296942                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   313.437292                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        62612      8.18%      8.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       152117     19.87%     28.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       127843     16.70%     44.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        65695      8.58%     53.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       128336     16.76%     70.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        31773      4.15%     74.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        83107     10.85%     85.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        14219      1.86%     86.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       100036     13.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       765738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         180173824                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      174967040                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              567.566506                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              551.164589                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2739268140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1455951750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    10057882380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    7133641560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25058872800.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  97346066610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  39925054560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  183716737800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   578.727058                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 102826556500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10600200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 204022955500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2728115460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1450023960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    10042759860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    7137107640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25058872800.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  97374504480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  39901106880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  183692491080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   578.650678                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 102764851250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10600200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 204084660750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               83062                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2733897                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             77010                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 6                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2732448                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2732448                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          83062                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      8441933                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      8441933                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8441933                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    355162048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    355162048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                355162048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2815516                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2815516    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2815516                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         17908794000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        14908592750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5626423                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2810918                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             496368                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      6745921                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       116603                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           396279                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1775                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1775                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3949480                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3949480                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         118907                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        377461                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       352545                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12983861                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13336406                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     14952832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    533693760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               548646592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2817643                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 175089216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           7263394                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002002                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.044758                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 7248868     99.80%     99.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   14508      0.20%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      18      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             7263394                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 317449712000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         8573954500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         178383454                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        6491334429                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       8890655                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4443054                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         9098                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5426                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
