Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug  7 02:05:53 2022
| Host         : DAN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_timing_summary_routed.rpt -pb Nanoprocessor_timing_summary_routed.pb -rpx Nanoprocessor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Instruction_Decoder/Inst_Reg_13/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Instruction_Decoder/Inst_Reg_13/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Instruction_Decoder/Inst_Reg_13/Q_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Slow_Clock/clk_status_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.492        0.000                      0                   72        0.103        0.000                      0                   72        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.492        0.000                      0                   68        0.103        0.000                      0                   68        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.812        0.000                      0                    4        0.812        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.828ns (21.156%)  route 3.086ns (78.844%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.565     5.086    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.871     6.414    Slow_Clock/count[3]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  Slow_Clock/count[31]_i_7/O
                         net (fo=1, routed)           0.667     7.205    Slow_Clock/count[31]_i_7_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.329 f  Slow_Clock/count[31]_i_3/O
                         net (fo=6, routed)           0.812     8.140    Slow_Clock/count[31]_i_3_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.736     9.000    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.828ns (21.156%)  route 3.086ns (78.844%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.565     5.086    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.871     6.414    Slow_Clock/count[3]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  Slow_Clock/count[31]_i_7/O
                         net (fo=1, routed)           0.667     7.205    Slow_Clock/count[31]_i_7_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.329 f  Slow_Clock/count[31]_i_3/O
                         net (fo=6, routed)           0.812     8.140    Slow_Clock/count[31]_i_3_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.736     9.000    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow_Clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.828ns (21.156%)  route 3.086ns (78.844%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.565     5.086    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.871     6.414    Slow_Clock/count[3]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  Slow_Clock/count[31]_i_7/O
                         net (fo=1, routed)           0.667     7.205    Slow_Clock/count[31]_i_7_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.329 f  Slow_Clock/count[31]_i_3/O
                         net (fo=6, routed)           0.812     8.140    Slow_Clock/count[31]_i_3_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.736     9.000    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.828ns (21.156%)  route 3.086ns (78.844%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.565     5.086    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.871     6.414    Slow_Clock/count[3]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  Slow_Clock/count[31]_i_7/O
                         net (fo=1, routed)           0.667     7.205    Slow_Clock/count[31]_i_7_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.329 f  Slow_Clock/count[31]_i_3/O
                         net (fo=6, routed)           0.812     8.140    Slow_Clock/count[31]_i_3_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.736     9.000    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow_Clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.264%)  route 3.066ns (78.736%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.970     6.501    Slow_Clock/count[28]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.566     7.191    Slow_Clock/count[31]_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.156    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.689     8.969    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.264%)  route 3.066ns (78.736%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.970     6.501    Slow_Clock/count[28]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.566     7.191    Slow_Clock/count[31]_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.156    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.689     8.969    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.264%)  route 3.066ns (78.736%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.970     6.501    Slow_Clock/count[28]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.566     7.191    Slow_Clock/count[31]_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.156    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.689     8.969    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.264%)  route 3.066ns (78.736%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.970     6.501    Slow_Clock/count[28]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.566     7.191    Slow_Clock/count[31]_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.156    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.689     8.969    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Slow_Clock/count_reg[4]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.828ns (21.281%)  route 3.063ns (78.719%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.970     6.501    Slow_Clock/count[28]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.566     7.191    Slow_Clock/count[31]_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.156    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.686     8.966    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  Slow_Clock/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  Slow_Clock/count_reg[5]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.828ns (21.281%)  route 3.063ns (78.719%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.970     6.501    Slow_Clock/count[28]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.625 f  Slow_Clock/count[31]_i_9/O
                         net (fo=1, routed)           0.566     7.191    Slow_Clock/count[31]_i_9_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.841     8.156    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.280 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.686     8.966    Slow_Clock/count[31]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  Slow_Clock/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  Slow_Clock/count_reg[6]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  Slow_Clock/count0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     1.922    Slow_Clock/data0[25]
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  Slow_Clock/count0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     1.933    Slow_Clock/data0[27]
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  Slow_Clock/count0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     1.958    Slow_Clock/data0[26]
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  Slow_Clock/count0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     1.958    Slow_Clock/data0[28]
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Slow_Clock/count0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    Slow_Clock/count0_inferred__0/i__carry__5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Slow_Clock/count0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     1.961    Slow_Clock/data0[29]
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Slow_Clock/count0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    Slow_Clock/count0_inferred__0/i__carry__5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  Slow_Clock/count0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     1.972    Slow_Clock/data0[31]
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    Slow_Clock/count[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Slow_Clock/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    Slow_Clock/count0_inferred__0/i__carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Slow_Clock/count0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    Slow_Clock/count0_inferred__0/i__carry__5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  Slow_Clock/count0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     1.997    Slow_Clock/data0[30]
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.117     1.729    Slow_Clock/Clk_out_bar_reg_C_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  Slow_Clock/Clk_out_C_i_1/O
                         net (fo=1, routed)           0.000     1.774    Slow_Clock/Clk_out_C_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  Slow_Clock/Clk_out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.091     1.551    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.030%)  route 0.361ns (60.970%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  Slow_Clock/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Slow_Clock/count_reg[30]/Q
                         net (fo=2, routed)           0.277     1.864    Slow_Clock/count[30]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.909 r  Slow_Clock/count[31]_i_5/O
                         net (fo=6, routed)           0.083     1.992    Slow_Clock/count[31]_i_5_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.037 r  Slow_Clock/Clk_out_bar_P_i_1/O
                         net (fo=1, routed)           0.000     2.037    Slow_Clock/Clk_out_bar_P_i_1_n_0
    SLICE_X36Y49         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y49         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDPE (Hold_fdpe_C_D)         0.091     1.807    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Slow_Clock/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    Slow_Clock/count[16]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Slow_Clock/count0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.813    Slow_Clock/data0[16]
    SLICE_X37Y47         FDRE                                         r  Slow_Clock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Slow_Clock/count_reg[16]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   Slow_Clock/Clk_out_bar_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   Slow_Clock/Clk_out_bar_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   Slow_Clock/Clk_out_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   Slow_Clock/Clk_out_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   Slow_Clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Slow_Clock/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   Slow_Clock/Clk_out_bar_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   Slow_Clock/Clk_out_bar_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   Slow_Clock/Clk_out_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   Slow_Clock/Clk_out_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   Slow_Clock/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   Slow_Clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Slow_Clock/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Slow_Clock/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Slow_Clock/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Slow_Clock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   Slow_Clock/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   Slow_Clock/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   Slow_Clock/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   Slow_Clock/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   Slow_Clock/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   Slow_Clock/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   Slow_Clock/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Slow_Clock/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Slow_Clock/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Slow_Clock/count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.642ns (23.191%)  route 2.126ns (76.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.852     6.457    Instruction_Decoder/Inst_Reg_13/clk_status_reg_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  Instruction_Decoder/Inst_Reg_13/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           1.275     7.856    Slow_Clock/clk_status_reg_0
    SLICE_X36Y49         FDPE                                         f  Slow_Clock/Clk_out_bar_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y49         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    14.668    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.642ns (26.261%)  route 1.803ns (73.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.852     6.457    Instruction_Decoder/Inst_Reg_13/clk_status_reg_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  Instruction_Decoder/Inst_Reg_13/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.951     7.532    Slow_Clock/clk_status_reg_0
    SLICE_X39Y49         FDCE                                         f  Slow_Clock/Clk_out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X39Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.625    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.642ns (31.200%)  route 1.416ns (68.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.865     6.470    Slow_Clock/Clk_out_bar_reg_C_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.594 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.551     7.145    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X39Y48         FDCE                                         f  Slow_Clock/Clk_out_bar_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Slow_Clock/Clk_out_bar_reg_C/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.622    Slow_Clock/Clk_out_bar_reg_C
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.642ns (31.200%)  route 1.416ns (68.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.865     6.470    Slow_Clock/Clk_out_bar_reg_C_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.594 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.551     7.145    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X39Y48         FDPE                                         f  Slow_Clock/Clk_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y48         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    14.668    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  7.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.409%)  route 0.527ns (71.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.330     1.941    Slow_Clock/Clk_out_bar_reg_C_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.986 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.197     2.183    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X39Y48         FDCE                                         f  Slow_Clock/Clk_out_bar_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Slow_Clock/Clk_out_bar_reg_C/C
                         clock pessimism             -0.497     1.463    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.371    Slow_Clock/Clk_out_bar_reg_C
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.409%)  route 0.527ns (71.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.330     1.941    Slow_Clock/Clk_out_bar_reg_C_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.986 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.197     2.183    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X39Y48         FDPE                                         f  Slow_Clock/Clk_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y48         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism             -0.497     1.463    
    SLICE_X39Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.368    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.491%)  route 0.681ns (76.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.318     1.929    Instruction_Decoder/Inst_Reg_13/clk_status_reg_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.974 f  Instruction_Decoder/Inst_Reg_13/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.363     2.337    Slow_Clock/clk_status_reg_0
    SLICE_X39Y49         FDCE                                         f  Slow_Clock/Clk_out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.977%)  route 0.787ns (79.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.318     1.929    Instruction_Decoder/Inst_Reg_13/clk_status_reg_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.974 f  Instruction_Decoder/Inst_Reg_13/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.470     2.443    Slow_Clock/clk_status_reg_0
    SLICE_X36Y49         FDPE                                         f  Slow_Clock/Clk_out_bar_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y49         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.368    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  1.075    





