{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733475942976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733475942983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 10:05:42 2024 " "Processing started: Fri Dec 06 10:05:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733475942983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475942983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475942983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733475944141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733475944142 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Computer_System.qsys " "Elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733475966111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:12 Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys " "2024.12.06.10:06:12 Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475972211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Reading input file " "2024.12.06.10:06:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding Arduino_GPIO \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:13 Progress: Adding Arduino_GPIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module Arduino_GPIO " "2024.12.06.10:06:13 Progress: Parameterizing module Arduino_GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding Arduino_Reset_N \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:13 Progress: Adding Arduino_Reset_N \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module Arduino_Reset_N " "2024.12.06.10:06:13 Progress: Parameterizing module Arduino_Reset_N" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:13 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module HEX3_HEX0 " "2024.12.06.10:06:13 Progress: Parameterizing module HEX3_HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:13 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module HEX5_HEX4 " "2024.12.06.10:06:13 Progress: Parameterizing module HEX5_HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\] " "2024.12.06.10:06:13 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module Interval_Timer " "2024.12.06.10:06:13 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\] " "2024.12.06.10:06:13 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module Interval_Timer_2 " "2024.12.06.10:06:13 Progress: Parameterizing module Interval_Timer_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\] " "2024.12.06.10:06:13 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module JTAG_UART " "2024.12.06.10:06:13 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\] " "2024.12.06.10:06:13 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2024.12.06.10:06:13 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:13 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Parameterizing module LEDs " "2024.12.06.10:06:13 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:13 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\] " "2024.12.06.10:06:13 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475973927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Parameterizing module Nios2 " "2024.12.06.10:06:15 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\] " "2024.12.06.10:06:15 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Parameterizing module Nios2_Floating_Point " "2024.12.06.10:06:15 Progress: Parameterizing module Nios2_Floating_Point" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2024.12.06.10:06:15 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Parameterizing module Onchip_SRAM " "2024.12.06.10:06:15 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:15 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Parameterizing module Pushbuttons " "2024.12.06.10:06:15 Progress: Parameterizing module Pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2024.12.06.10:06:15 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Parameterizing module SDRAM " "2024.12.06.10:06:15 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\] " "2024.12.06.10:06:15 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Parameterizing module Slider_Switches " "2024.12.06.10:06:15 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:15 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\] " "2024.12.06.10:06:15 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475975701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:16 Progress: Parameterizing module SysID " "2024.12.06.10:06:16 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475976332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:16 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.12.06.10:06:16 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475976332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:16 Progress: Parameterizing module System_PLL " "2024.12.06.10:06:16 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475976491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:16 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\] " "2024.12.06.10:06:16 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475976494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:17 Progress: Reading input file " "2024.12.06.10:06:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475977522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:17 Progress: Adding Char_Buf_Subsystem \[Char_Buf_Subsystem 1.0\] " "2024.12.06.10:06:17 Progress: Adding Char_Buf_Subsystem \[Char_Buf_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475977524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Reading input file " "2024.12.06.10:06:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding ASCII_to_Image \[altera_up_avalon_video_ascii_to_image 18.0\] " "2024.12.06.10:06:18 Progress: Adding ASCII_to_Image \[altera_up_avalon_video_ascii_to_image 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module ASCII_to_Image " "2024.12.06.10:06:18 Progress: Parameterizing module ASCII_to_Image" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding Char_Buf_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2024.12.06.10:06:18 Progress: Adding Char_Buf_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module Char_Buf_DMA " "2024.12.06.10:06:18 Progress: Parameterizing module Char_Buf_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding Char_Buf_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2024.12.06.10:06:18 Progress: Adding Char_Buf_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module Char_Buf_RGB_Resampler " "2024.12.06.10:06:18 Progress: Parameterizing module Char_Buf_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding Char_Buf_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2024.12.06.10:06:18 Progress: Adding Char_Buf_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module Char_Buf_Scaler " "2024.12.06.10:06:18 Progress: Parameterizing module Char_Buf_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2024.12.06.10:06:18 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module Onchip_SRAM " "2024.12.06.10:06:18 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding Set_Black_Transparent \[altera_up_avalon_video_change_alpha 18.0\] " "2024.12.06.10:06:18 Progress: Adding Set_Black_Transparent \[altera_up_avalon_video_change_alpha 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module Set_Black_Transparent " "2024.12.06.10:06:18 Progress: Parameterizing module Set_Black_Transparent" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2024.12.06.10:06:18 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing module Sys_Clk " "2024.12.06.10:06:18 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Building connections " "2024.12.06.10:06:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Parameterizing connections " "2024.12.06.10:06:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Validating " "2024.12.06.10:06:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:18 Progress: Done reading input file " "2024.12.06.10:06:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475978907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module Char_Buf_Subsystem " "2024.12.06.10:06:19 Progress: Parameterizing module Char_Buf_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2024.12.06.10:06:19 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module Sys_Clk " "2024.12.06.10:06:19 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\] " "2024.12.06.10:06:19 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Alpha_Blender " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Alpha_Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Clk \[clock_source 18.1\] " "2024.12.06.10:06:19 Progress: Adding VGA_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Clk " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\] " "2024.12.06.10:06:19 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979502 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1 " "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Controller " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2024.12.06.10:06:19 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Dual_Clock_FIFO " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Dual_Clock_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_DMA " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_FIFO " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_RGB_Resampler " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2024.12.06.10:06:19 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_Scaler " "2024.12.06.10:06:19 Progress: Parameterizing module VGA_Pixel_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Building connections " "2024.12.06.10:06:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Parameterizing connections " "2024.12.06.10:06:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Validating " "2024.12.06.10:06:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:19 Progress: Done reading input file " "2024.12.06.10:06:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475979841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Parameterizing module VGA_Subsystem " "2024.12.06.10:06:21 Progress: Parameterizing module VGA_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Adding Video_PLL \[altera_up_avalon_video_pll 18.0\] " "2024.12.06.10:06:21 Progress: Adding Video_PLL \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Parameterizing module Video_PLL " "2024.12.06.10:06:21 Progress: Parameterizing module Video_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Adding avalon_telemetre \[avalon_telemetre 1.0\] " "2024.12.06.10:06:21 Progress: Adding avalon_telemetre \[avalon_telemetre 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Parameterizing module avalon_telemetre " "2024.12.06.10:06:21 Progress: Parameterizing module avalon_telemetre" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Building connections " "2024.12.06.10:06:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Parameterizing connections " "2024.12.06.10:06:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:21 Progress: Validating " "2024.12.06.10:06:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475981183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.06.10:06:24 Progress: Done reading input file " "2024.12.06.10:06:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475984696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: Time stamp will be automatically updated when this component is generated. " "Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.System_PLL: Refclk Freq: 50.0 " "Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes) " "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480 " "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989823 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane " "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 160 x 120 -> 640 x 480 " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 160 x 120 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475989824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH " "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733475991251 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476011823 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476011823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO: Starting RTL generation for module 'Computer_System_Arduino_GPIO' " "Arduino_GPIO: Starting RTL generation for module 'Computer_System_Arduino_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476012845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0002_Arduino_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0002_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  \] " "Arduino_GPIO:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0002_Arduino_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0002_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476012845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO: Done RTL generation for module 'Computer_System_Arduino_GPIO' " "Arduino_GPIO: Done RTL generation for module 'Computer_System_Arduino_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476014761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_GPIO\" " "Arduino_GPIO: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_GPIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476014785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N: Starting RTL generation for module 'Computer_System_Arduino_Reset_N' " "Arduino_Reset_N: Starting RTL generation for module 'Computer_System_Arduino_Reset_N'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476014795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0003_Arduino_Reset_N_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0003_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  \] " "Arduino_Reset_N:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0003_Arduino_Reset_N_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0003_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476014796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N: Done RTL generation for module 'Computer_System_Arduino_Reset_N' " "Arduino_Reset_N: Done RTL generation for module 'Computer_System_Arduino_Reset_N'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_Reset_N\" " "Arduino_Reset_N: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_Reset_N\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\" " "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0005_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0005_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \] " "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0005_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0005_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\" " "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0006_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0006_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0006_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0006_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0007_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0007_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0007_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0007_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476015955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476016338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476016357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476017534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Computer_System_LEDs' " "LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476017542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0008_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0008_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0008_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0008_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476017542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Computer_System_LEDs' " "LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476017758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476017773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476018837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\" " "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476018850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476018862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0009_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0009_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0009_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0009_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476018863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476019811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476019845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476019853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0010_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0010_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0010_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0010_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476019853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\" " "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0011_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0011_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0011_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0011_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0012_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0012_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0012_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0063_6392595449213990422.dir/0012_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476020978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476022103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476024383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\" " "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476026280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_PLL: \"Computer_System\" instantiated altera_up_avalon_video_pll \"Video_PLL\" " "Video_PLL: \"Computer_System\" instantiated altera_up_avalon_video_pll \"Video_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476027401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_telemetre: \"Computer_System\" instantiated avalon_telemetre \"avalon_telemetre\" " "Avalon_telemetre: \"Computer_System\" instantiated avalon_telemetre \"avalon_telemetre\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476027415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\" " "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476027430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\" " "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476027455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\" " "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476027459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476042929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476043567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476044191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476044761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476045318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476045858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476046792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476047404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476048006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476048734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476049449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476050202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476050856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476051541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476052218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476052801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476053354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476053902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476054515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733476055417 ""}
