/home/AS20233757/AS501_assignment/rtl/cache/instr_cache.sv
/home/AS20233757/AS501_assignment/rtl/cache/submodule/cache_sram.sv
/home/AS20233757/AS501_assignment/rtl/common/core_package.sv
/home/AS20233757/AS501_assignment/rtl/common/counter.sv
/home/AS20233757/AS501_assignment/rtl/common/d_flip_flop.sv
/home/AS20233757/AS501_assignment/rtl/common/mux2to1.sv
/home/AS20233757/AS501_assignment/rtl/common/mux3to1.sv
/home/AS20233757/AS501_assignment/rtl/common/mux4to1.sv
/home/AS20233757/AS501_assignment/rtl/common/mux5to1.sv
/home/AS20233757/AS501_assignment/rtl/cpu_top.sv
/home/AS20233757/AS501_assignment/rtl/memory/memory_top.sv
/home/AS20233757/AS501_assignment/rtl/scalar_core/alu.sv
/home/AS20233757/AS501_assignment/rtl/scalar_core/csr.sv
/home/AS20233757/AS501_assignment/rtl/scalar_core/decoder.sv
/home/AS20233757/AS501_assignment/rtl/scalar_core/regfile.sv
/home/AS20233757/AS501_assignment/rtl/scalar_core/scalar_core.sv
/home/AS20233757/AS501_assignment/sim/tb/core_tb_10.sv
/technology/SAED32/lib/sram/verilog/saed32sram.v
/tools/Synopsys/dc/V-2023.12-SP1/dw/sim_ver/DW_dp_mult_comb_function.inc
