# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name RoundKey_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_0 \
    op interface \
    ports { RoundKey_0_address0 { O 4 vector } RoundKey_0_ce0 { O 1 bit } RoundKey_0_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name RoundKey_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_1 \
    op interface \
    ports { RoundKey_1_address0 { O 4 vector } RoundKey_1_ce0 { O 1 bit } RoundKey_1_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name RoundKey_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_2 \
    op interface \
    ports { RoundKey_2_address0 { O 4 vector } RoundKey_2_ce0 { O 1 bit } RoundKey_2_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name RoundKey_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_3 \
    op interface \
    ports { RoundKey_3_address0 { O 4 vector } RoundKey_3_ce0 { O 1 bit } RoundKey_3_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name RoundKey_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_4 \
    op interface \
    ports { RoundKey_4_address0 { O 4 vector } RoundKey_4_ce0 { O 1 bit } RoundKey_4_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name RoundKey_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_5 \
    op interface \
    ports { RoundKey_5_address0 { O 4 vector } RoundKey_5_ce0 { O 1 bit } RoundKey_5_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name RoundKey_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_6 \
    op interface \
    ports { RoundKey_6_address0 { O 4 vector } RoundKey_6_ce0 { O 1 bit } RoundKey_6_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name RoundKey_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_7 \
    op interface \
    ports { RoundKey_7_address0 { O 4 vector } RoundKey_7_ce0 { O 1 bit } RoundKey_7_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name RoundKey_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_8 \
    op interface \
    ports { RoundKey_8_address0 { O 4 vector } RoundKey_8_ce0 { O 1 bit } RoundKey_8_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name RoundKey_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_9 \
    op interface \
    ports { RoundKey_9_address0 { O 4 vector } RoundKey_9_ce0 { O 1 bit } RoundKey_9_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name RoundKey_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_10 \
    op interface \
    ports { RoundKey_10_address0 { O 4 vector } RoundKey_10_ce0 { O 1 bit } RoundKey_10_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name RoundKey_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_11 \
    op interface \
    ports { RoundKey_11_address0 { O 4 vector } RoundKey_11_ce0 { O 1 bit } RoundKey_11_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name RoundKey_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_12 \
    op interface \
    ports { RoundKey_12_address0 { O 4 vector } RoundKey_12_ce0 { O 1 bit } RoundKey_12_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name RoundKey_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_13 \
    op interface \
    ports { RoundKey_13_address0 { O 4 vector } RoundKey_13_ce0 { O 1 bit } RoundKey_13_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name RoundKey_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_14 \
    op interface \
    ports { RoundKey_14_address0 { O 4 vector } RoundKey_14_ce0 { O 1 bit } RoundKey_14_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name RoundKey_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename RoundKey_15 \
    op interface \
    ports { RoundKey_15_address0 { O 4 vector } RoundKey_15_ce0 { O 1 bit } RoundKey_15_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'RoundKey_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name state_0_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_0_0 \
    op interface \
    ports { state_0_0_i { I 8 vector } state_0_0_o { O 8 vector } state_0_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name state_0_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_0_1 \
    op interface \
    ports { state_0_1_i { I 8 vector } state_0_1_o { O 8 vector } state_0_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name state_0_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_0_2 \
    op interface \
    ports { state_0_2_i { I 8 vector } state_0_2_o { O 8 vector } state_0_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name state_0_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_0_3 \
    op interface \
    ports { state_0_3_i { I 8 vector } state_0_3_o { O 8 vector } state_0_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name state_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_1_0 \
    op interface \
    ports { state_1_0_i { I 8 vector } state_1_0_o { O 8 vector } state_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name state_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_1_1 \
    op interface \
    ports { state_1_1_i { I 8 vector } state_1_1_o { O 8 vector } state_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name state_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_1_2 \
    op interface \
    ports { state_1_2_i { I 8 vector } state_1_2_o { O 8 vector } state_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name state_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_1_3 \
    op interface \
    ports { state_1_3_i { I 8 vector } state_1_3_o { O 8 vector } state_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name state_2_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_2_0 \
    op interface \
    ports { state_2_0_i { I 8 vector } state_2_0_o { O 8 vector } state_2_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name state_2_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_2_1 \
    op interface \
    ports { state_2_1_i { I 8 vector } state_2_1_o { O 8 vector } state_2_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name state_2_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_2_2 \
    op interface \
    ports { state_2_2_i { I 8 vector } state_2_2_o { O 8 vector } state_2_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name state_2_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_2_3 \
    op interface \
    ports { state_2_3_i { I 8 vector } state_2_3_o { O 8 vector } state_2_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name state_3_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_3_0 \
    op interface \
    ports { state_3_0_i { I 8 vector } state_3_0_o { O 8 vector } state_3_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name state_3_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_3_1 \
    op interface \
    ports { state_3_1_i { I 8 vector } state_3_1_o { O 8 vector } state_3_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name state_3_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_3_2 \
    op interface \
    ports { state_3_2_i { I 8 vector } state_3_2_o { O 8 vector } state_3_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name state_3_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_state_3_3 \
    op interface \
    ports { state_3_3_i { I 8 vector } state_3_3_o { O 8 vector } state_3_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


