#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24b0a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24b0bb0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x24c1690 .functor NOT 1, L_0x24ef940, C4<0>, C4<0>, C4<0>;
L_0x24ef6a0 .functor XOR 1, L_0x24ef540, L_0x24ef600, C4<0>, C4<0>;
L_0x24ef830 .functor XOR 1, L_0x24ef6a0, L_0x24ef760, C4<0>, C4<0>;
v0x24e9500_0 .net *"_ivl_10", 0 0, L_0x24ef760;  1 drivers
v0x24e9600_0 .net *"_ivl_12", 0 0, L_0x24ef830;  1 drivers
v0x24e96e0_0 .net *"_ivl_2", 0 0, L_0x24eb460;  1 drivers
v0x24e97a0_0 .net *"_ivl_4", 0 0, L_0x24ef540;  1 drivers
v0x24e9880_0 .net *"_ivl_6", 0 0, L_0x24ef600;  1 drivers
v0x24e99b0_0 .net *"_ivl_8", 0 0, L_0x24ef6a0;  1 drivers
v0x24e9a90_0 .net "a", 0 0, v0x24e4fa0_0;  1 drivers
v0x24e9b30_0 .net "b", 0 0, v0x24e5040_0;  1 drivers
v0x24e9bd0_0 .net "c", 0 0, v0x24e50e0_0;  1 drivers
v0x24e9c70_0 .var "clk", 0 0;
v0x24e9d10_0 .net "d", 0 0, v0x24e5220_0;  1 drivers
v0x24e9db0_0 .net "q_dut", 0 0, L_0x24ef1f0;  1 drivers
v0x24e9e50_0 .net "q_ref", 0 0, L_0x24ea4f0;  1 drivers
v0x24e9ef0_0 .var/2u "stats1", 159 0;
v0x24e9f90_0 .var/2u "strobe", 0 0;
v0x24ea030_0 .net "tb_match", 0 0, L_0x24ef940;  1 drivers
v0x24ea0f0_0 .net "tb_mismatch", 0 0, L_0x24c1690;  1 drivers
v0x24ea1b0_0 .net "wavedrom_enable", 0 0, v0x24e5310_0;  1 drivers
v0x24ea250_0 .net "wavedrom_title", 511 0, v0x24e53b0_0;  1 drivers
L_0x24eb460 .concat [ 1 0 0 0], L_0x24ea4f0;
L_0x24ef540 .concat [ 1 0 0 0], L_0x24ea4f0;
L_0x24ef600 .concat [ 1 0 0 0], L_0x24ef1f0;
L_0x24ef760 .concat [ 1 0 0 0], L_0x24ea4f0;
L_0x24ef940 .cmp/eeq 1, L_0x24eb460, L_0x24ef830;
S_0x24b0d40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x24b0bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x249bea0 .functor NOT 1, v0x24e4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x24b14a0 .functor XOR 1, L_0x249bea0, v0x24e5040_0, C4<0>, C4<0>;
L_0x24c1700 .functor XOR 1, L_0x24b14a0, v0x24e50e0_0, C4<0>, C4<0>;
L_0x24ea4f0 .functor XOR 1, L_0x24c1700, v0x24e5220_0, C4<0>, C4<0>;
v0x24c1900_0 .net *"_ivl_0", 0 0, L_0x249bea0;  1 drivers
v0x24c19a0_0 .net *"_ivl_2", 0 0, L_0x24b14a0;  1 drivers
v0x249bff0_0 .net *"_ivl_4", 0 0, L_0x24c1700;  1 drivers
v0x249c090_0 .net "a", 0 0, v0x24e4fa0_0;  alias, 1 drivers
v0x24e4360_0 .net "b", 0 0, v0x24e5040_0;  alias, 1 drivers
v0x24e4470_0 .net "c", 0 0, v0x24e50e0_0;  alias, 1 drivers
v0x24e4530_0 .net "d", 0 0, v0x24e5220_0;  alias, 1 drivers
v0x24e45f0_0 .net "q", 0 0, L_0x24ea4f0;  alias, 1 drivers
S_0x24e4750 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x24b0bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24e4fa0_0 .var "a", 0 0;
v0x24e5040_0 .var "b", 0 0;
v0x24e50e0_0 .var "c", 0 0;
v0x24e5180_0 .net "clk", 0 0, v0x24e9c70_0;  1 drivers
v0x24e5220_0 .var "d", 0 0;
v0x24e5310_0 .var "wavedrom_enable", 0 0;
v0x24e53b0_0 .var "wavedrom_title", 511 0;
E_0x24ab980/0 .event negedge, v0x24e5180_0;
E_0x24ab980/1 .event posedge, v0x24e5180_0;
E_0x24ab980 .event/or E_0x24ab980/0, E_0x24ab980/1;
E_0x24abbd0 .event posedge, v0x24e5180_0;
E_0x24949f0 .event negedge, v0x24e5180_0;
S_0x24e4aa0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24e4750;
 .timescale -12 -12;
v0x24e4ca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24e4da0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24e4750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24e5510 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x24b0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24ea620 .functor NOT 1, v0x24e4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x24ea690 .functor AND 1, L_0x24ea620, v0x24e5040_0, C4<1>, C4<1>;
L_0x24ea720 .functor NOT 1, v0x24e50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24ea790 .functor AND 1, L_0x24ea690, L_0x24ea720, C4<1>, C4<1>;
L_0x24ea8d0 .functor NOT 1, v0x24e5220_0, C4<0>, C4<0>, C4<0>;
L_0x24ea940 .functor AND 1, L_0x24ea790, L_0x24ea8d0, C4<1>, C4<1>;
L_0x24eaa90 .functor NOT 1, v0x24e4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x24eab00 .functor NOT 1, v0x24e5040_0, C4<0>, C4<0>, C4<0>;
L_0x24eabc0 .functor AND 1, L_0x24eaa90, L_0x24eab00, C4<1>, C4<1>;
L_0x24eacd0 .functor NOT 1, v0x24e50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24eada0 .functor AND 1, L_0x24eabc0, L_0x24eacd0, C4<1>, C4<1>;
L_0x24eae60 .functor AND 1, L_0x24eada0, v0x24e5220_0, C4<1>, C4<1>;
L_0x24eaf90 .functor OR 1, L_0x24ea940, L_0x24eae60, C4<0>, C4<0>;
L_0x24eb0a0 .functor NOT 1, v0x24e4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x24eaf20 .functor NOT 1, v0x24e5040_0, C4<0>, C4<0>, C4<0>;
L_0x24eb190 .functor AND 1, L_0x24eb0a0, L_0x24eaf20, C4<1>, C4<1>;
L_0x24eb330 .functor AND 1, L_0x24eb190, v0x24e50e0_0, C4<1>, C4<1>;
L_0x24eb3f0 .functor NOT 1, v0x24e5220_0, C4<0>, C4<0>, C4<0>;
L_0x24eb500 .functor AND 1, L_0x24eb330, L_0x24eb3f0, C4<1>, C4<1>;
L_0x24eb610 .functor OR 1, L_0x24eaf90, L_0x24eb500, C4<0>, C4<0>;
L_0x24eb7d0 .functor NOT 1, v0x24e4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x24eb950 .functor NOT 1, v0x24e5040_0, C4<0>, C4<0>, C4<0>;
L_0x24ebb90 .functor AND 1, L_0x24eb7d0, L_0x24eb950, C4<1>, C4<1>;
L_0x24ebca0 .functor AND 1, L_0x24ebb90, v0x24e50e0_0, C4<1>, C4<1>;
L_0x24ebf40 .functor AND 1, L_0x24ebca0, v0x24e5220_0, C4<1>, C4<1>;
L_0x24ec110 .functor OR 1, L_0x24eb610, L_0x24ebf40, C4<0>, C4<0>;
L_0x24ec300 .functor NOT 1, v0x24e4fa0_0, C4<0>, C4<0>, C4<0>;
L_0x24ec370 .functor AND 1, L_0x24ec300, v0x24e5040_0, C4<1>, C4<1>;
L_0x24ec520 .functor NOT 1, v0x24e50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24ec590 .functor AND 1, L_0x24ec370, L_0x24ec520, C4<1>, C4<1>;
L_0x24ec7a0 .functor AND 1, L_0x24ec590, v0x24e5220_0, C4<1>, C4<1>;
L_0x24ec860 .functor OR 1, L_0x24ec110, L_0x24ec7a0, C4<0>, C4<0>;
L_0x24eca80 .functor NOT 1, v0x24e5040_0, C4<0>, C4<0>, C4<0>;
L_0x24ecaf0 .functor AND 1, v0x24e4fa0_0, L_0x24eca80, C4<1>, C4<1>;
L_0x24eccd0 .functor NOT 1, v0x24e50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24ecd40 .functor AND 1, L_0x24ecaf0, L_0x24eccd0, C4<1>, C4<1>;
L_0x24ecf80 .functor AND 1, L_0x24ecd40, v0x24e5220_0, C4<1>, C4<1>;
L_0x24ed040 .functor OR 1, L_0x24ec860, L_0x24ecf80, C4<0>, C4<0>;
L_0x24ed290 .functor NOT 1, v0x24e5040_0, C4<0>, C4<0>, C4<0>;
L_0x24ed300 .functor AND 1, v0x24e4fa0_0, L_0x24ed290, C4<1>, C4<1>;
L_0x24ed510 .functor AND 1, L_0x24ed300, v0x24e50e0_0, C4<1>, C4<1>;
L_0x24ed5d0 .functor NOT 1, v0x24e5220_0, C4<0>, C4<0>, C4<0>;
L_0x24ed7a0 .functor AND 1, L_0x24ed510, L_0x24ed5d0, C4<1>, C4<1>;
L_0x24ed8b0 .functor OR 1, L_0x24ed040, L_0x24ed7a0, C4<0>, C4<0>;
L_0x24edb30 .functor NOT 1, v0x24e5040_0, C4<0>, C4<0>, C4<0>;
L_0x24edba0 .functor AND 1, v0x24e4fa0_0, L_0x24edb30, C4<1>, C4<1>;
L_0x24edde0 .functor AND 1, L_0x24edba0, v0x24e50e0_0, C4<1>, C4<1>;
L_0x24edea0 .functor AND 1, L_0x24edde0, v0x24e5220_0, C4<1>, C4<1>;
L_0x24ee0f0 .functor OR 1, L_0x24ed8b0, L_0x24edea0, C4<0>, C4<0>;
L_0x24ee200 .functor AND 1, v0x24e4fa0_0, v0x24e5040_0, C4<1>, C4<1>;
L_0x24ee410 .functor NOT 1, v0x24e50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24ee480 .functor AND 1, L_0x24ee200, L_0x24ee410, C4<1>, C4<1>;
L_0x24ee740 .functor NOT 1, v0x24e5220_0, C4<0>, C4<0>, C4<0>;
L_0x24ee7b0 .functor AND 1, L_0x24ee480, L_0x24ee740, C4<1>, C4<1>;
L_0x24eea80 .functor OR 1, L_0x24ee0f0, L_0x24ee7b0, C4<0>, C4<0>;
L_0x24eeb90 .functor AND 1, v0x24e4fa0_0, v0x24e5040_0, C4<1>, C4<1>;
L_0x24eedd0 .functor NOT 1, v0x24e50e0_0, C4<0>, C4<0>, C4<0>;
L_0x24eee40 .functor AND 1, L_0x24eeb90, L_0x24eedd0, C4<1>, C4<1>;
L_0x24ef130 .functor AND 1, L_0x24eee40, v0x24e5220_0, C4<1>, C4<1>;
L_0x24ef1f0 .functor OR 1, L_0x24eea80, L_0x24ef130, C4<0>, C4<0>;
v0x24e5800_0 .net *"_ivl_0", 0 0, L_0x24ea620;  1 drivers
v0x24e58e0_0 .net *"_ivl_10", 0 0, L_0x24ea940;  1 drivers
v0x24e59c0_0 .net *"_ivl_100", 0 0, L_0x24ee410;  1 drivers
v0x24e5ab0_0 .net *"_ivl_102", 0 0, L_0x24ee480;  1 drivers
v0x24e5b90_0 .net *"_ivl_104", 0 0, L_0x24ee740;  1 drivers
v0x24e5cc0_0 .net *"_ivl_106", 0 0, L_0x24ee7b0;  1 drivers
v0x24e5da0_0 .net *"_ivl_108", 0 0, L_0x24eea80;  1 drivers
v0x24e5e80_0 .net *"_ivl_110", 0 0, L_0x24eeb90;  1 drivers
v0x24e5f60_0 .net *"_ivl_112", 0 0, L_0x24eedd0;  1 drivers
v0x24e6040_0 .net *"_ivl_114", 0 0, L_0x24eee40;  1 drivers
v0x24e6120_0 .net *"_ivl_116", 0 0, L_0x24ef130;  1 drivers
v0x24e6200_0 .net *"_ivl_12", 0 0, L_0x24eaa90;  1 drivers
v0x24e62e0_0 .net *"_ivl_14", 0 0, L_0x24eab00;  1 drivers
v0x24e63c0_0 .net *"_ivl_16", 0 0, L_0x24eabc0;  1 drivers
v0x24e64a0_0 .net *"_ivl_18", 0 0, L_0x24eacd0;  1 drivers
v0x24e6580_0 .net *"_ivl_2", 0 0, L_0x24ea690;  1 drivers
v0x24e6660_0 .net *"_ivl_20", 0 0, L_0x24eada0;  1 drivers
v0x24e6740_0 .net *"_ivl_22", 0 0, L_0x24eae60;  1 drivers
v0x24e6820_0 .net *"_ivl_24", 0 0, L_0x24eaf90;  1 drivers
v0x24e6900_0 .net *"_ivl_26", 0 0, L_0x24eb0a0;  1 drivers
v0x24e69e0_0 .net *"_ivl_28", 0 0, L_0x24eaf20;  1 drivers
v0x24e6ac0_0 .net *"_ivl_30", 0 0, L_0x24eb190;  1 drivers
v0x24e6ba0_0 .net *"_ivl_32", 0 0, L_0x24eb330;  1 drivers
v0x24e6c80_0 .net *"_ivl_34", 0 0, L_0x24eb3f0;  1 drivers
v0x24e6d60_0 .net *"_ivl_36", 0 0, L_0x24eb500;  1 drivers
v0x24e6e40_0 .net *"_ivl_38", 0 0, L_0x24eb610;  1 drivers
v0x24e6f20_0 .net *"_ivl_4", 0 0, L_0x24ea720;  1 drivers
v0x24e7000_0 .net *"_ivl_40", 0 0, L_0x24eb7d0;  1 drivers
v0x24e70e0_0 .net *"_ivl_42", 0 0, L_0x24eb950;  1 drivers
v0x24e71c0_0 .net *"_ivl_44", 0 0, L_0x24ebb90;  1 drivers
v0x24e72a0_0 .net *"_ivl_46", 0 0, L_0x24ebca0;  1 drivers
v0x24e7380_0 .net *"_ivl_48", 0 0, L_0x24ebf40;  1 drivers
v0x24e7460_0 .net *"_ivl_50", 0 0, L_0x24ec110;  1 drivers
v0x24e7750_0 .net *"_ivl_52", 0 0, L_0x24ec300;  1 drivers
v0x24e7830_0 .net *"_ivl_54", 0 0, L_0x24ec370;  1 drivers
v0x24e7910_0 .net *"_ivl_56", 0 0, L_0x24ec520;  1 drivers
v0x24e79f0_0 .net *"_ivl_58", 0 0, L_0x24ec590;  1 drivers
v0x24e7ad0_0 .net *"_ivl_6", 0 0, L_0x24ea790;  1 drivers
v0x24e7bb0_0 .net *"_ivl_60", 0 0, L_0x24ec7a0;  1 drivers
v0x24e7c90_0 .net *"_ivl_62", 0 0, L_0x24ec860;  1 drivers
v0x24e7d70_0 .net *"_ivl_64", 0 0, L_0x24eca80;  1 drivers
v0x24e7e50_0 .net *"_ivl_66", 0 0, L_0x24ecaf0;  1 drivers
v0x24e7f30_0 .net *"_ivl_68", 0 0, L_0x24eccd0;  1 drivers
v0x24e8010_0 .net *"_ivl_70", 0 0, L_0x24ecd40;  1 drivers
v0x24e80f0_0 .net *"_ivl_72", 0 0, L_0x24ecf80;  1 drivers
v0x24e81d0_0 .net *"_ivl_74", 0 0, L_0x24ed040;  1 drivers
v0x24e82b0_0 .net *"_ivl_76", 0 0, L_0x24ed290;  1 drivers
v0x24e8390_0 .net *"_ivl_78", 0 0, L_0x24ed300;  1 drivers
v0x24e8470_0 .net *"_ivl_8", 0 0, L_0x24ea8d0;  1 drivers
v0x24e8550_0 .net *"_ivl_80", 0 0, L_0x24ed510;  1 drivers
v0x24e8630_0 .net *"_ivl_82", 0 0, L_0x24ed5d0;  1 drivers
v0x24e8710_0 .net *"_ivl_84", 0 0, L_0x24ed7a0;  1 drivers
v0x24e87f0_0 .net *"_ivl_86", 0 0, L_0x24ed8b0;  1 drivers
v0x24e88d0_0 .net *"_ivl_88", 0 0, L_0x24edb30;  1 drivers
v0x24e89b0_0 .net *"_ivl_90", 0 0, L_0x24edba0;  1 drivers
v0x24e8a90_0 .net *"_ivl_92", 0 0, L_0x24edde0;  1 drivers
v0x24e8b70_0 .net *"_ivl_94", 0 0, L_0x24edea0;  1 drivers
v0x24e8c50_0 .net *"_ivl_96", 0 0, L_0x24ee0f0;  1 drivers
v0x24e8d30_0 .net *"_ivl_98", 0 0, L_0x24ee200;  1 drivers
v0x24e8e10_0 .net "a", 0 0, v0x24e4fa0_0;  alias, 1 drivers
v0x24e8eb0_0 .net "b", 0 0, v0x24e5040_0;  alias, 1 drivers
v0x24e8fa0_0 .net "c", 0 0, v0x24e50e0_0;  alias, 1 drivers
v0x24e9090_0 .net "d", 0 0, v0x24e5220_0;  alias, 1 drivers
v0x24e9180_0 .net "q", 0 0, L_0x24ef1f0;  alias, 1 drivers
S_0x24e92e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x24b0bb0;
 .timescale -12 -12;
E_0x24ab720 .event anyedge, v0x24e9f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24e9f90_0;
    %nor/r;
    %assign/vec4 v0x24e9f90_0, 0;
    %wait E_0x24ab720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e4750;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5040_0, 0;
    %assign/vec4 v0x24e4fa0_0, 0;
    %wait E_0x24949f0;
    %wait E_0x24abbd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5040_0, 0;
    %assign/vec4 v0x24e4fa0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24ab980;
    %load/vec4 v0x24e4fa0_0;
    %load/vec4 v0x24e5040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24e50e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24e5220_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5040_0, 0;
    %assign/vec4 v0x24e4fa0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24e4da0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24ab980;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e50e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5040_0, 0;
    %assign/vec4 v0x24e4fa0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24b0bb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e9f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24b0bb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24e9c70_0;
    %inv;
    %store/vec4 v0x24e9c70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24b0bb0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e5180_0, v0x24ea0f0_0, v0x24e9a90_0, v0x24e9b30_0, v0x24e9bd0_0, v0x24e9d10_0, v0x24e9e50_0, v0x24e9db0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24b0bb0;
T_7 ;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24b0bb0;
T_8 ;
    %wait E_0x24ab980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e9ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e9ef0_0, 4, 32;
    %load/vec4 v0x24ea030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e9ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e9ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e9ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24e9e50_0;
    %load/vec4 v0x24e9e50_0;
    %load/vec4 v0x24e9db0_0;
    %xor;
    %load/vec4 v0x24e9e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e9ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24e9ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e9ef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit2/iter0/response10/top_module.sv";
