<stg><name>calc_phi_hw</name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="2" to="3">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="4">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="5">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="6">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="6" to="7">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="7" to="8">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="8" to="9">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="9" to="10">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="10" to="11">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="11" to="12">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="12" to="13">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="13" to="14">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="14" to="15">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="15" to="16">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="16" to="17">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="17" to="18">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="18" to="19">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="19" to="20">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="20" to="21">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="21" to="22">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="22" to="23">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="23" to="24">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="24" to="25">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="25" to="26">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="26" to="27">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="27" to="28">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="28" to="29">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="29" to="30">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="30" to="31">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="31" to="32">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="32" to="33">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="33" to="34">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="34" to="35">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="35" to="36">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="36" to="37">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="37" to="38">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="38" to="39">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="39" to="40">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="40" to="41">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="41" to="42">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="42" to="43">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="43" to="44">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="44" to="45">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="45" to="46">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="46" to="47">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %hwSector_V_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %hwSector_V)

]]></Node>
<StgValue><ssdm name="hwSector_V_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %hwPhi_V_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %hwPhi_V)

]]></Node>
<StgValue><ssdm name="hwPhi_V_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
:7  %tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %hwPhi_V_read, i32 18)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp, label %1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="19">
<![CDATA[
:0  %tmp_21 = sext i19 %hwPhi_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sitofp i32 %tmp_21 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %r_V = xor i19 %hwPhi_V_read, -262144

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %op2 = sub i19 0, %r_V

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit:1  %lhs_V_1_cast = zext i5 %hwSector_V_read to i6

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:2  %r_V_2 = add i6 %lhs_V_1_cast, -1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="43" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sitofp i32 %tmp_21 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="19">
<![CDATA[
:2  %tmp_20 = sext i19 %op2 to i32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_1 = sitofp i32 %tmp_20 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="42" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sitofp i32 %tmp_21 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_1 = sitofp i32 %tmp_20 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="41" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sitofp i32 %tmp_21 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_1 = sitofp i32 %tmp_20 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="40" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sitofp i32 %tmp_21 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_1 = sitofp i32 %tmp_20 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="39" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = sitofp i32 %tmp_21 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_1 = sitofp i32 %tmp_20 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="38" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_1 = sitofp i32 %tmp_20 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="37" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="36" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="35" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="34" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="87" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="33" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="32" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="31" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="30" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="99" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="29" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="102" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v_assign_1 = fmul double %tmp_6, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="28" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
:3  %ireg_V_1 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_95 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="11">
<![CDATA[
:7  %tmp_7 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_97 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:9  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_97)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="54" op_0_bw="53">
<![CDATA[
:10  %p_Result_1 = zext i53 %tmp_8 to i54

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:11  %man_V_4 = sub i54 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:12  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:13  %tmp_10 = icmp eq i63 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_10, label %ap_fixed_base.exit, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_1 = sub i12 1075, %tmp_7

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_17 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_s = add i12 %F2_1, -16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_18 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_1 = select i1 %tmp_17, i12 %tmp_s, i12 %tmp_18

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_19 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_19, label %12, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_17, label %14, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v_assign = fmul double %tmp_1, 4.734500e-06

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="27" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="12">
<![CDATA[
:5  %sh_amt_1_cast1 = sext i12 %sh_amt_1 to i19

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast1"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_101 = trunc i54 %man_V_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_25 = icmp ult i12 %sh_amt_1, 19

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_25, label %18, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_31 = shl i19 %tmp_101, %sh_amt_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_24 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_24, label %15, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_29 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_30 = ashr i54 %man_V_5, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="54">
<![CDATA[
:2  %tmp_103 = trunc i54 %tmp_30 to i19

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_99 = trunc i54 %man_V_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
:5  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_92 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp_2 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
:10  %tmp_94 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:11  %tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_94)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="53">
<![CDATA[
:12  %p_Result_s = zext i53 %tmp_3 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:13  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:14  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_5 = icmp eq i63 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_5, label %ap_fixed_base.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2 = sub i12 1075, %tmp_2

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_12 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_13 = add i12 %F2, -16

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_14 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt = select i1 %tmp_12, i12 %tmp_13, i12 %tmp_14

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_15 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_15, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_12, label %5, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="18" stage="26" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="19" op_0_bw="12">
<![CDATA[
:5  %sh_amt_cast2 = sext i12 %sh_amt to i19

]]></Node>
<StgValue><ssdm name="sh_amt_cast2"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
:6  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_100 = trunc i54 %man_V_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_23 = icmp ult i12 %sh_amt, 19

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_23, label %9, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_28 = shl i19 %tmp_100, %sh_amt_cast2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_22 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_22, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_26 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_27 = ashr i54 %man_V_2, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="54">
<![CDATA[
:2  %tmp_102 = trunc i54 %tmp_27 to i19

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="54">
<![CDATA[
:0  %tmp_98 = trunc i54 %man_V_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="25" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:0  %p_3 = select i1 %isneg_1, i19 -1, i19 0

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:0  %p_2 = select i1 %isneg, i19 -1, i19 0

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="20" stage="24" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0" op_6_bw="19" op_7_bw="0" op_8_bw="19" op_9_bw="0" op_10_bw="19" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit:0  %p_Val2_2 = phi i19 [ 0, %1 ], [ %tmp_98, %3 ], [ %tmp_102, %6 ], [ %tmp_28, %9 ], [ 0, %8 ], [ %p_2, %7 ], [ 0, %10 ], [ %tmp_99, %12 ], [ %tmp_103, %15 ], [ %tmp_31, %18 ], [ 0, %17 ], [ %p_3, %16 ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="23" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="186" st_id="22" stage="22" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="187" st_id="23" stage="21" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="188" st_id="24" stage="20" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="189" st_id="25" stage="19" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="190" st_id="26" stage="18" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="191" st_id="27" stage="17" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="192" st_id="28" stage="16" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="193" st_id="29" stage="15" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="194" st_id="30" stage="14" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="195" st_id="31" stage="13" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="196" st_id="32" stage="12" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="197" st_id="33" stage="11" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="198" st_id="34" stage="10" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="199" st_id="35" stage="9" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="200" st_id="36" stage="8" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="201" st_id="37" stage="7" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="202" st_id="38" stage="6" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="203" st_id="39" stage="5" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="204" st_id="40" stage="4" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="205" st_id="41" stage="3" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="206" st_id="42" stage="2" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="207" st_id="43" stage="1" lat="43">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="19" op_0_bw="19" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:3  %offset_V = call fastcc i19 @phiOffSet(i6 %r_V_2)

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="208" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="20" op_0_bw="19">
<![CDATA[
ap_fixed_base.exit:4  %tmp_32 = sext i19 %p_Val2_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="209" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="20" op_0_bw="19">
<![CDATA[
ap_fixed_base.exit:5  %tmp_33 = sext i19 %offset_V to i20

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="210" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ap_fixed_base.exit:6  %r_V_1 = add i20 %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="211" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="20">
<![CDATA[
ap_fixed_base.exit:7  %OP1_V_cast = sext i20 %r_V_1 to i39

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="212" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base.exit:8  %r_V_4 = mul i39 %OP1_V_cast, 211216

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="213" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base.exit:8  %r_V_4 = mul i39 %OP1_V_cast, 211216

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="214" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
ap_fixed_base.exit:8  %r_V_4 = mul i39 %OP1_V_cast, 211216

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:9  %tmp_4 = call i23 @_ssdm_op_PartSelect.i23.i39.i32.i32(i39 %r_V_4, i32 16, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="216" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:10  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %r_V_4, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit:11  br i1 %tmp_104, label %19, label %_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="39">
<![CDATA[
:0  %tmp_105 = trunc i39 %r_V_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="219" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_34 = icmp eq i16 %tmp_105, 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i19 %hwPhi_V), !map !383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i5 %hwSector_V), !map !389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i23* %hwPhiGlobal_V), !map !393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @calc_phi_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %ret_V_1 = add i23 1, %tmp_4

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
:3  %p_s = select i1 %tmp_34, i23 %tmp_4, i23 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_1 = phi i23 [ %p_s, %19 ], [ %tmp_4, %ap_fixed_base.exit ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  call void @_ssdm_op_Write.ap_auto.i23P(i23* %hwPhiGlobal_V, i23 %p_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
_ZN6ap_intILi23EEC1ILi52ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
