#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 15:32:11 2018
# Process ID: 13475
# Current directory: /home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1
# Command line: vivado -log lenetSynthMatlab_fixpt_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenetSynthMatlab_fixpt_0.tcl
# Log file: /home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/lenetSynthMatlab_fixpt_0.vds
# Journal file: /home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/vivado.jou
#-----------------------------------------------------------
source lenetSynthMatlab_fixpt_0.tcl -notrace
Command: synth_design -top lenetSynthMatlab_fixpt_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1342.562 ; gain = 83.883 ; free physical = 2476 ; free virtual = 4829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fixpt_0' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/synth/lenetSynthMatlab_fixpt_0.vhd:81]
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fixpt' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:12' bound to instance 'U0' of component 'lenetSynthMatlab_fixpt' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/synth/lenetSynthMatlab_fixpt_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fixpt' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:254]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:278]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:435]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:450]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:453]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:456]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:459]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:462]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:467]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:479]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:481]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:76' bound to instance 'conv1ActivationMap_U' of component 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:888]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:13' bound to instance 'lenetSynthMatlab_jbC_ram_U' of component 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC_ram' (1#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC' (2#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:62' bound to instance 'iv10_U' of component 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:902]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:76]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:13' bound to instance 'lenetSynthMatlab_kbM_ram_U' of component 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM_ram' (3#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM' (4#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:76]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:76' bound to instance 'iv11_U' of component 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:915]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:13' bound to instance 'lenetSynthMatlab_lbW_ram_U' of component 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW_ram' (5#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW' (6#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:76' bound to instance 'iv12_U' of component 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:929]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:13' bound to instance 'lenetSynthMatlab_mb6_ram_U' of component 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6_ram' (7#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6' (8#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:76' bound to instance 'conv2ActivationMap_U' of component 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:943]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:13' bound to instance 'lenetSynthMatlab_ncg_ram_U' of component 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg_ram' (9#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg' (10#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:62' bound to instance 'iv13_U' of component 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:957]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:76]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:13' bound to instance 'lenetSynthMatlab_ocq_ram_U' of component 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq_ram' (11#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq' (12#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:76]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:76' bound to instance 'iv14_U' of component 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:970]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:13' bound to instance 'lenetSynthMatlab_pcA_ram_U' of component 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA_ram' (13#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA' (14#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:76' bound to instance 'iv15_U' of component 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:984]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:13' bound to instance 'lenetSynthMatlab_qcK_ram_U' of component 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK_ram' (15#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK' (16#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:76' bound to instance 'iv16_U' of component 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:998]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:13' bound to instance 'lenetSynthMatlab_rcU_ram_U' of component 'lenetSynthMatlab_rcU_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_rcU_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_rcU_ram' (17#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_rcU' (18#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_rcU.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:76' bound to instance 'b_pool2ActivationMap_U' of component 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:13' bound to instance 'lenetSynthMatlab_sc4_ram_U' of component 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4_ram' (19#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4' (20#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:76' bound to instance 'iv17_U' of component 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:13' bound to instance 'lenetSynthMatlab_tde_ram_U' of component 'lenetSynthMatlab_tde_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde_ram' (21#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde' (22#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:62' bound to instance 'iv18_U' of component 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1040]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:76]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:13' bound to instance 'lenetSynthMatlab_udo_ram_U' of component 'lenetSynthMatlab_udo_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo_ram' (23#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo' (24#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:76]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:76' bound to instance 'c_assign_1_U' of component 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy_ram' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:13' bound to instance 'lenetSynthMatlab_vdy_ram_U' of component 'lenetSynthMatlab_vdy_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy_ram' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy_ram' (25#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy' (26#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:91]
INFO: [Synth 8-3491] module 'c_sum' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:12' bound to instance 'grp_c_sum_fu_618' of component 'c_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1067]
INFO: [Synth 8-638] synthesizing module 'c_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:207]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:203' bound to instance 'lenetSynthMatlab_cud_U7' of component 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:402]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:105' bound to instance 'lenetSynthMatlab_cud_div_U' of component 'lenetSynthMatlab_cud_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:122]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:12' bound to instance 'lenetSynthMatlab_cud_div_u_0' of component 'lenetSynthMatlab_cud_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:37]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud_div_u' (27#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud_div' (28#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud' (29#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:203' bound to instance 'lenetSynthMatlab_dEe_U8' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:419]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:105' bound to instance 'lenetSynthMatlab_dEe_div_U' of component 'lenetSynthMatlab_dEe_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:122]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:12' bound to instance 'lenetSynthMatlab_dEe_div_u_0' of component 'lenetSynthMatlab_dEe_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:37]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe_div_u' (30#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe_div' (31#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe' (32#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:203' bound to instance 'lenetSynthMatlab_dEe_U9' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:436]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:203' bound to instance 'lenetSynthMatlab_eOg_U10' of component 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:453]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:105' bound to instance 'lenetSynthMatlab_eOg_div_U' of component 'lenetSynthMatlab_eOg_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:122]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:12' bound to instance 'lenetSynthMatlab_eOg_div_u_0' of component 'lenetSynthMatlab_eOg_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:37]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg_div_u' (33#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg_div' (34#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg' (35#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:203' bound to instance 'lenetSynthMatlab_eOg_U11' of component 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:470]
INFO: [Synth 8-256] done synthesizing module 'c_sum' (36#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:30]
INFO: [Synth 8-3491] module 'f_sum' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:12' bound to instance 'grp_f_sum_fu_624' of component 'f_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'f_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:145]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:206]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:268]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:203' bound to instance 'lenetSynthMatlab_fYi_U22' of component 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:401]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:105' bound to instance 'lenetSynthMatlab_fYi_div_U' of component 'lenetSynthMatlab_fYi_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:122]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:12' bound to instance 'lenetSynthMatlab_fYi_div_u_0' of component 'lenetSynthMatlab_fYi_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:37]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi_div_u' (37#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi_div' (38#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi' (39#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:203' bound to instance 'lenetSynthMatlab_g8j_U23' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:418]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:105' bound to instance 'lenetSynthMatlab_g8j_div_U' of component 'lenetSynthMatlab_g8j_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:122]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:12' bound to instance 'lenetSynthMatlab_g8j_div_u_0' of component 'lenetSynthMatlab_g8j_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:37]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j_div_u' (40#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j_div' (41#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j' (42#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:203' bound to instance 'lenetSynthMatlab_g8j_U24' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:435]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:203' bound to instance 'lenetSynthMatlab_hbi_U25' of component 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:452]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:105' bound to instance 'lenetSynthMatlab_hbi_div_U' of component 'lenetSynthMatlab_hbi_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:122]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:12' bound to instance 'lenetSynthMatlab_hbi_div_u_0' of component 'lenetSynthMatlab_hbi_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:37]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi_div_u' (43#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi_div' (44#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi' (45#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:203' bound to instance 'lenetSynthMatlab_hbi_U26' of component 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:469]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U27' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:486]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs_DSP48_0' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:6' bound to instance 'lenetSynthMatlab_ibs_DSP48_0_U' of component 'lenetSynthMatlab_ibs_DSP48_0' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:56]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs_DSP48_0' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs_DSP48_0' (46#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs' (47#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U28' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:498]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U29' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:510]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U30' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:522]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U31' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'f_sum' (48#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:30]
INFO: [Synth 8-3491] module 'g_sum' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:12' bound to instance 'grp_g_sum_fu_630' of component 'g_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'g_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:125]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:203' bound to instance 'lenetSynthMatlab_g8j_U38' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'g_sum' (49#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:30]
INFO: [Synth 8-3491] module 'd_sum' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:12' bound to instance 'grp_d_sum_fu_636' of component 'd_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1115]
INFO: [Synth 8-638] synthesizing module 'd_sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:128]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:203' bound to instance 'lenetSynthMatlab_dEe_U17' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'd_sum' (50#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:30]
INFO: [Synth 8-3491] module 'sum' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:12' bound to instance 'grp_sum_fu_642' of component 'sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'sum' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:93]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:203' bound to instance 'lenetSynthMatlab_bkb_U1' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:201]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb_div' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:105' bound to instance 'lenetSynthMatlab_bkb_div_U' of component 'lenetSynthMatlab_bkb_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb_div' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:122]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb_div_u' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:12' bound to instance 'lenetSynthMatlab_bkb_div_u_0' of component 'lenetSynthMatlab_bkb_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb_div_u' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:37]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb_div_u' (51#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb_div' (52#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb' (53#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'sum' (54#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:30]
INFO: [Synth 8-3491] module 'b_max' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/b_max.vhd:12' bound to instance 'grp_b_max_fu_648' of component 'b_max' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'b_max' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/b_max.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'b_max' (55#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/b_max.vhd:30]
INFO: [Synth 8-3491] module 'd_max' declared at '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_max.vhd:12' bound to instance 'grp_d_max_fu_654' of component 'd_max' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'd_max' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_max.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'd_max' (56#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_max.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fixpt' (57#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fixpt_0' (58#1) [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/synth/lenetSynthMatlab_fixpt_0.vhd:81]
WARNING: [Synth 8-3331] design lenetSynthMatlab_vdy has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port ce0
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[63]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[62]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[61]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[60]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[59]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[58]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[57]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[56]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[55]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[54]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[53]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[52]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[51]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[50]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[49]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[48]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[47]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[46]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[45]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[44]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[43]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[42]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[41]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[40]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[39]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[38]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[37]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[36]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[35]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[34]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[33]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[32]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[31]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[30]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[29]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[28]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[27]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[26]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[25]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[24]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[23]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[22]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[21]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[20]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[19]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[18]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[17]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[16]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[2]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[1]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[0]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port we0
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port clk
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_tde has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_sc4 has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_rcU has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_qcK has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_pcA has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[10]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[9]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[8]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port ce0
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.188 ; gain = 147.508 ; free physical = 2444 ; free virtual = 4798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1406.188 ; gain = 147.508 ; free physical = 2442 ; free virtual = 4796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1406.188 ; gain = 147.508 ; free physical = 2442 ; free virtual = 4796
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/constraints/lenetSynthMatlab_fixpt_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/constraints/lenetSynthMatlab_fixpt_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1764.016 ; gain = 0.000 ; free physical = 2180 ; free virtual = 4534
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1764.016 ; gain = 505.336 ; free physical = 2284 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1764.016 ; gain = 505.336 ; free physical = 2284 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1764.016 ; gain = 505.336 ; free physical = 2285 ; free virtual = 4639
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_204_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_200_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_174_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_93_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_131_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_1457_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_664_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_698_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_738_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_795_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_939_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_951_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_989_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond12_fu_1001_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_1043_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond13_fu_1089_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_1154_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1281_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_1319_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_1374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_1386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i1_fu_1398_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i6_fu_1415_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1764.016 ; gain = 505.336 ; free physical = 2272 ; free virtual = 4627
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_ibs_U28' (lenetSynthMatlab_ibs) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_ibs_U30'
INFO: [Synth 8-223] decloning instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_ibs_U29' (lenetSynthMatlab_ibs) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_ibs_U31'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     35 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 18    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 10    
	   4 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 18    
	   4 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 22    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 15    
+---Registers : 
	               64 Bit    Registers := 13    
	               60 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 44    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 56    
	                4 Bit    Registers := 62    
	                3 Bit    Registers := 32    
	                1 Bit    Registers := 47    
+---RAMs : 
	              73K Bit         RAMs := 1     
	              25K Bit         RAMs := 1     
	               5K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   3 Input     64 Bit        Muxes := 1     
	  61 Input     60 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	  27 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 75    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lenetSynthMatlab_jbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              73K Bit         RAMs := 1     
Module lenetSynthMatlab_lbW_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lenetSynthMatlab_mb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lenetSynthMatlab_ncg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              25K Bit         RAMs := 1     
Module lenetSynthMatlab_pcA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lenetSynthMatlab_qcK_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module lenetSynthMatlab_rcU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module lenetSynthMatlab_sc4_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lenetSynthMatlab_tde_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module lenetSynthMatlab_vdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module lenetSynthMatlab_cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module lenetSynthMatlab_cud_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_dEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module lenetSynthMatlab_dEe_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_eOg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module lenetSynthMatlab_eOg_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module c_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module lenetSynthMatlab_fYi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module lenetSynthMatlab_fYi_div 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_g8j_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module lenetSynthMatlab_g8j_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_hbi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module lenetSynthMatlab_hbi_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module f_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  61 Input     60 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     28 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module g_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  27 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module d_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lenetSynthMatlab_bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module lenetSynthMatlab_bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module b_max 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module d_max 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lenetSynthMatlab_fixpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ix_11_reg_1011_reg[7:0]' into 'ix_11_reg_1011_reg[7:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:566]
INFO: [Synth 8-4471] merging register 'iy_reg_158_reg[4:0]' into 'iy_reg_158_reg[4:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:431]
INFO: [Synth 8-4471] merging register 'ixstart_cast_reg_987_reg[7:0]' into 'ixstart_cast_reg_987_reg[7:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:568]
INFO: [Synth 8-4471] merging register 'ix_11_reg_1011_reg[7:0]' into 'ix_11_reg_1011_reg[7:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:566]
WARNING: [Synth 8-6014] Unused sequential element ix_11_reg_1011_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:566]
WARNING: [Synth 8-6014] Unused sequential element iy_reg_158_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element ixstart_cast_reg_987_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:568]
WARNING: [Synth 8-6014] Unused sequential element ix_11_reg_1011_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/c_sum.vhd:566]
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/dividend0_reg[4:0]' into 'lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/dividend0_reg[4:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:165]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/dividend0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/dividend0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:165]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:166]
INFO: [Synth 8-4471] merging register 'iy_reg_158_reg[6:0]' into 'iy_reg_158_reg[6:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:430]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element iy_reg_158_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/f_sum.vhd:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:91]
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt, operation Mode is: (A:0x334)*B2.
DSP Report: register ix_7_reg_865_reg is absorbed into DSP lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: operator lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt is absorbed into DSP lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: Generating DSP lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt, operation Mode is: (A:0x290)*B2.
DSP Report: register ix_7_reg_865_reg is absorbed into DSP lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: operator lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt is absorbed into DSP lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: Generating DSP mul_reg_847_reg, operation Mode is: ((A:0x290)*B2)'.
DSP Report: register ixstart_cast_reg_841_reg is absorbed into DSP mul_reg_847_reg.
DSP Report: register mul_reg_847_reg is absorbed into DSP mul_reg_847_reg.
DSP Report: operator lenetSynthMatlab_ibs_U27/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt is absorbed into DSP mul_reg_847_reg.
INFO: [Synth 8-4471] merging register 'ix_5_reg_503_reg[6:0]' into 'ix_5_reg_503_reg[6:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element ix_5_reg_503_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/g_sum.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:91]
INFO: [Synth 8-4471] merging register 'ix_9_reg_573_reg[4:0]' into 'ix_9_reg_573_reg[4:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element ix_9_reg_573_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/d_sum.vhd:282]
INFO: [Synth 8-4471] merging register 'ix_3_reg_499_reg[4:0]' into 'ix_3_reg_499_reg[4:0]' [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/done_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/quot_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element ix_3_reg_499_reg was removed.  [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/sum.vhd:295]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/remd_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1573_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1777]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_i_reg_398_reg' and it is trimmed from '32' to '30' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1322]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_i1_reg_497_reg' and it is trimmed from '64' to '41' bits. [/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/hdl/vhdl/lenetSynthMatlab_fixpt.vhd:1311]
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_1386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i6_fu_1415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_1374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[0]' (FD) to 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[1]' (FD) to 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[0]' (FD) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[1]' (FD) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[0]' (FD) to 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[1]' (FD) to 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\tmp_132_reg_1045_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\tmp_126_reg_1066_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\tmp_122_reg_1097_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\tmp_128_reg_1082_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_d_sum_fu_636/\tmp_98_reg_599_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_d_sum_fu_636/\tmp_96_reg_609_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[0]' (FD) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[1]' (FD) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[0]' (FD) to 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[1]' (FD) to 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\tmp_89_reg_899_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\tmp_83_reg_919_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[39]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[40]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[41]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[42]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[43]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[44]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[45]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[46]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[47]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[48]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[49]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[50]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[51]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[52]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[53]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[54]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[55]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[56]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[57]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[58]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[59]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[60]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[61]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[62]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i26_reg_584_reg[63]' (FDRE) to 'U0/i26_reg_584_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i26_reg_584_reg[32] )
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_618/\lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[0]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[1]' (FDE) to 'U0/grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_f_sum_fu_624/\lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[17]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[18]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[19]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[20]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[21]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[22]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[23]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[24]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[25]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[26]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[27]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[28]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[29]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[30]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[31]' (FDE) to 'U0/c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[31]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[30]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[29]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[28]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[27]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[26]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[25]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[24]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[23]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[22]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[21]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[20]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[19]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[18]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[17]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[16]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[15]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[14]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[13]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[12]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[11]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[10]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[9]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[8]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[7]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[6]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[5]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[4]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[3]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[2]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[1]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[0]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[63]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[62]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[61]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[60]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[59]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[58]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[57]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[56]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[55]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[54]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[53]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[52]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[51]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[50]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[49]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[48]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[47]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[46]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[45]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[44]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[43]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[42]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[41]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[40]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[39]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[38]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[37]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[36]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[35]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[34]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[33]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[32]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[31]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[30]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[29]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[28]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[27]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[26]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[25]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[24]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[23]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[22]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[21]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[20]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[19]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[18]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[17]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[16]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[15]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[14]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[13]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[12]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[11]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[10]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[9]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[8]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[7]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[6]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[5]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[4]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[3]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[2]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[1]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[0]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[63]) is unused and will be removed from module lenetSynthMatlab_vdy.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[62]) is unused and will be removed from module lenetSynthMatlab_vdy.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[61]) is unused and will be removed from module lenetSynthMatlab_vdy.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[60]) is unused and will be removed from module lenetSynthMatlab_vdy.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1764.016 ; gain = 505.336 ; free physical = 2246 ; free virtual = 4607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+------------------------------------+----------------+----------------------+-----------------+
|Module Name     | RTL Object                         | Inference      | Size (Depth x Width) | Primitives      | 
+----------------+------------------------------------+----------------+----------------------+-----------------+
|U0/c_assign_1_U | lenetSynthMatlab_vdy_ram_U/ram_reg | User Attribute | 16 x 64              | RAM16X1S x 64   | 
+----------------+------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|f_sum       | (A:0x334)*B2    | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|f_sum       | (A:0x290)*B2    | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|f_sum       | ((A:0x290)*B2)' | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1764.016 ; gain = 505.336 ; free physical = 2100 ; free virtual = 4461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1774.023 ; gain = 515.344 ; free physical = 2089 ; free virtual = 4451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+------------------------------------+----------------+----------------------+-----------------+
|Module Name     | RTL Object                         | Inference      | Size (Depth x Width) | Primitives      | 
+----------------+------------------------------------+----------------+----------------------+-----------------+
|U0/c_assign_1_U | lenetSynthMatlab_vdy_ram_U/ram_reg | User Attribute | 16 x 64              | RAM16X1S x 64   | 
+----------------+------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2086 ; free virtual = 4447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2085 ; free virtual = 4447
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2085 ; free virtual = 4447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2086 ; free virtual = 4447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2086 ; free virtual = 4447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2086 ; free virtual = 4447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2086 ; free virtual = 4447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/r_stage_reg[8]  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/r_stage_reg[5]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/r_stage_reg[5] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/r_stage_reg[5] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/r_stage_reg[9] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/r_stage_reg[5] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/r_stage_reg[5]    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   251|
|2     |DSP48E1  |     2|
|3     |LUT1     |   303|
|4     |LUT2     |   577|
|5     |LUT3     |   317|
|6     |LUT4     |   281|
|7     |LUT5     |   254|
|8     |LUT6     |   285|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     1|
|11    |SRL16E   |    11|
|12    |FDRE     |  1512|
|13    |FDSE     |    49|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               |  3844|
|2     |  U0                                   |lenetSynthMatlab_fixpt         |  3844|
|3     |    c_assign_1_U                       |lenetSynthMatlab_vdy           |     7|
|4     |      lenetSynthMatlab_vdy_ram_U       |lenetSynthMatlab_vdy_ram       |     7|
|5     |    grp_b_max_fu_648                   |b_max                          |    63|
|6     |    grp_c_sum_fu_618                   |c_sum                          |  1071|
|7     |      lenetSynthMatlab_cud_U7          |lenetSynthMatlab_cud           |   111|
|8     |        lenetSynthMatlab_cud_div_U     |lenetSynthMatlab_cud_div       |   111|
|9     |          lenetSynthMatlab_cud_div_u_0 |lenetSynthMatlab_cud_div_u     |    55|
|10    |      lenetSynthMatlab_dEe_U8          |lenetSynthMatlab_dEe_8         |    85|
|11    |        lenetSynthMatlab_dEe_div_U     |lenetSynthMatlab_dEe_div_12    |    85|
|12    |          lenetSynthMatlab_dEe_div_u_0 |lenetSynthMatlab_dEe_div_u_13  |    29|
|13    |      lenetSynthMatlab_eOg_U10         |lenetSynthMatlab_eOg           |    38|
|14    |        lenetSynthMatlab_eOg_div_U     |lenetSynthMatlab_eOg_div_10    |    38|
|15    |          lenetSynthMatlab_eOg_div_u_0 |lenetSynthMatlab_eOg_div_u_11  |    29|
|16    |      lenetSynthMatlab_eOg_U11         |lenetSynthMatlab_eOg_9         |    38|
|17    |        lenetSynthMatlab_eOg_div_U     |lenetSynthMatlab_eOg_div       |    38|
|18    |          lenetSynthMatlab_eOg_div_u_0 |lenetSynthMatlab_eOg_div_u     |    29|
|19    |    grp_d_max_fu_654                   |d_max                          |    59|
|20    |    grp_d_sum_fu_636                   |d_sum                          |   396|
|21    |      lenetSynthMatlab_dEe_U17         |lenetSynthMatlab_dEe           |    93|
|22    |        lenetSynthMatlab_dEe_div_U     |lenetSynthMatlab_dEe_div       |    93|
|23    |          lenetSynthMatlab_dEe_div_u_0 |lenetSynthMatlab_dEe_div_u     |    29|
|24    |    grp_f_sum_fu_624                   |f_sum                          |  1010|
|25    |      lenetSynthMatlab_fYi_U22         |lenetSynthMatlab_fYi           |   112|
|26    |        lenetSynthMatlab_fYi_div_U     |lenetSynthMatlab_fYi_div       |   112|
|27    |          lenetSynthMatlab_fYi_div_u_0 |lenetSynthMatlab_fYi_div_u     |    69|
|28    |      lenetSynthMatlab_g8j_U23         |lenetSynthMatlab_g8j_0         |    83|
|29    |        lenetSynthMatlab_g8j_div_U     |lenetSynthMatlab_g8j_div_6     |    83|
|30    |          lenetSynthMatlab_g8j_div_u_0 |lenetSynthMatlab_g8j_div_u_7   |    40|
|31    |      lenetSynthMatlab_hbi_U25         |lenetSynthMatlab_hbi           |    56|
|32    |        lenetSynthMatlab_hbi_div_U     |lenetSynthMatlab_hbi_div_4     |    56|
|33    |          lenetSynthMatlab_hbi_div_u_0 |lenetSynthMatlab_hbi_div_u_5   |    40|
|34    |      lenetSynthMatlab_hbi_U26         |lenetSynthMatlab_hbi_1         |    56|
|35    |        lenetSynthMatlab_hbi_div_U     |lenetSynthMatlab_hbi_div       |    56|
|36    |          lenetSynthMatlab_hbi_div_u_0 |lenetSynthMatlab_hbi_div_u     |    40|
|37    |      lenetSynthMatlab_ibs_U28         |lenetSynthMatlab_ibs           |     1|
|38    |        lenetSynthMatlab_ibs_DSP48_0_U |lenetSynthMatlab_ibs_DSP48_0_3 |     1|
|39    |      lenetSynthMatlab_ibs_U29         |lenetSynthMatlab_ibs_2         |    12|
|40    |        lenetSynthMatlab_ibs_DSP48_0_U |lenetSynthMatlab_ibs_DSP48_0   |    12|
|41    |    grp_g_sum_fu_630                   |g_sum                          |   407|
|42    |      lenetSynthMatlab_g8j_U38         |lenetSynthMatlab_g8j           |    71|
|43    |        lenetSynthMatlab_g8j_div_U     |lenetSynthMatlab_g8j_div       |    71|
|44    |          lenetSynthMatlab_g8j_div_u_0 |lenetSynthMatlab_g8j_div_u     |    40|
|45    |    grp_sum_fu_642                     |sum                            |   381|
|46    |      lenetSynthMatlab_bkb_U1          |lenetSynthMatlab_bkb           |    89|
|47    |        lenetSynthMatlab_bkb_div_U     |lenetSynthMatlab_bkb_div       |    89|
|48    |          lenetSynthMatlab_bkb_div_u_0 |lenetSynthMatlab_bkb_div_u     |    29|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.039 ; gain = 524.359 ; free physical = 2086 ; free virtual = 4447
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1040 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1783.039 ; gain = 166.531 ; free physical = 2153 ; free virtual = 4514
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.047 ; gain = 524.359 ; free physical = 2153 ; free virtual = 4514
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
497 Infos, 260 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1783.047 ; gain = 535.938 ; free physical = 2162 ; free virtual = 4523
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/lenetSynthMatlab_fixpt_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.srcs/sources_1/ip/lenetSynthMatlab_fixpt_0/lenetSynthMatlab_fixpt_0.xci
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/lenet5VHDL8Bit16Quant/lenet5VHDL8Bit16Quant.runs/lenetSynthMatlab_fixpt_0_synth_1/lenetSynthMatlab_fixpt_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_fixpt_0_utilization_synth.rpt -pb lenetSynthMatlab_fixpt_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1807.051 ; gain = 0.000 ; free physical = 2158 ; free virtual = 4524
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 15:33:13 2018...
