hazard detection takes
memread
regdst from memory
reg1&2 from decode

like forwarding minus WB

mux infront of DE buffer, gives it 0 to stall, also stops fetch somehow?
also gives PC signal to delay 1?
condition from slides