`begin_keywords "1800-2012"
module ixc_gfifo_bind_12_2 ( L, L );
inout wire logic [11 : 0] L ;
endmodule
`end_keywords
/**portGenericDumpBegin L DUMMY0 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
