## The PTX code for permuting a 28 dimensional array

```julia
// PTX CompilerJob of kernel permutedims_kernel(CUDA.CuKernelContext, CuDeviceArray{Float32, 28, 1}, CuDeviceArray{Float32, 28, 1}, NTuple{28, Int64}) for sm_70

//
// Generated by LLVM NVPTX Back-End
//

.version 6.3
.target sm_70
.address_size 64

	// .globl	_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E // -- Begin function _Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E
.extern .func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
;
.extern .func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[8]
)
;
.global .align 1 .b8 exception135[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E
.visible .entry _Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E(
	.param .align 8 .b8 _Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_0[8],
	.param .align 8 .b8 _Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_1[248],
	.param .align 8 .b8 _Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2[248],
	.param .align 8 .b8 _Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3[224]
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<86>;
	.reg .b64 	%rd<421>;

// %bb.0:                               // %entry
	ld.param.u64 	%rd195, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+240];
	mov.u32 	%r1, %tid.x;
	add.s32 	%r2, %r1, 1;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mul.wide.u32 	%rd58, %r4, %r3;
	cvt.u64.u32 	%rd196, %r2;
	add.s64 	%rd59, %rd58, %rd196;
	setp.ge.s64 	%p1, %rd195, %rd59;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L62
	ld.param.u64 	%rd194, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_0];
	ld.param.u64 	%rd3, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+16];
	setp.gt.s64 	%p2, %rd3, 0;
	@%p2 bra 	LBB0_4;
	bra.uni 	LBB0_3;
LBB0_4:                                 // %pass
	ld.param.u64 	%rd4, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+24];
	add.s64 	%rd86, %rd59, -1;
	or.b64  	%rd199, %rd86, %rd3;
	and.b64  	%rd200, %rd199, -4294967296;
	setp.ne.s64 	%p3, %rd200, 0;
	@%p3 bra 	LBB0_6;
	bra.uni 	LBB0_5;
LBB0_6:
	div.s64 	%rd89, %rd86, %rd3;
	bra.uni 	LBB0_7;
LBB0_5:
	cvt.u32.u64 	%r5, %rd3;
	cvt.u32.u64 	%r6, %rd86;
	div.u32 	%r7, %r6, %r5;
	cvt.u64.u32 	%rd89, %r7;
LBB0_7:
	setp.gt.s64 	%p4, %rd4, 0;
	@%p4 bra 	LBB0_9;
	bra.uni 	LBB0_8;
LBB0_9:                                 // %pass2
	ld.param.u64 	%rd5, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+32];
	or.b64  	%rd204, %rd89, %rd4;
	and.b64  	%rd205, %rd204, -4294967296;
	setp.ne.s64 	%p5, %rd205, 0;
	@%p5 bra 	LBB0_11;
	bra.uni 	LBB0_10;
LBB0_11:
	div.s64 	%rd93, %rd89, %rd4;
	bra.uni 	LBB0_12;
LBB0_10:
	cvt.u32.u64 	%r8, %rd4;
	cvt.u32.u64 	%r9, %rd89;
	div.u32 	%r10, %r9, %r8;
	cvt.u64.u32 	%rd93, %r10;
LBB0_12:
	setp.gt.s64 	%p6, %rd5, 0;
	@%p6 bra 	LBB0_14;
	bra.uni 	LBB0_13;
LBB0_14:                                // %pass4
	ld.param.u64 	%rd6, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+40];
	or.b64  	%rd209, %rd93, %rd5;
	and.b64  	%rd210, %rd209, -4294967296;
	setp.ne.s64 	%p7, %rd210, 0;
	@%p7 bra 	LBB0_16;
	bra.uni 	LBB0_15;
LBB0_16:
	div.s64 	%rd97, %rd93, %rd5;
	bra.uni 	LBB0_17;
LBB0_15:
	cvt.u32.u64 	%r11, %rd5;
	cvt.u32.u64 	%r12, %rd93;
	div.u32 	%r13, %r12, %r11;
	cvt.u64.u32 	%rd97, %r13;
LBB0_17:
	setp.gt.s64 	%p8, %rd6, 0;
	@%p8 bra 	LBB0_19;
	bra.uni 	LBB0_18;
LBB0_19:                                // %pass6
	ld.param.u64 	%rd7, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+48];
	or.b64  	%rd214, %rd97, %rd6;
	and.b64  	%rd215, %rd214, -4294967296;
	setp.ne.s64 	%p9, %rd215, 0;
	@%p9 bra 	LBB0_21;
	bra.uni 	LBB0_20;
LBB0_21:
	div.s64 	%rd101, %rd97, %rd6;
	bra.uni 	LBB0_22;
LBB0_20:
	cvt.u32.u64 	%r14, %rd6;
	cvt.u32.u64 	%r15, %rd97;
	div.u32 	%r16, %r15, %r14;
	cvt.u64.u32 	%rd101, %r16;
LBB0_22:
	setp.gt.s64 	%p10, %rd7, 0;
	@%p10 bra 	LBB0_24;
	bra.uni 	LBB0_23;
LBB0_24:                                // %pass8
	ld.param.u64 	%rd8, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+56];
	or.b64  	%rd219, %rd101, %rd7;
	and.b64  	%rd220, %rd219, -4294967296;
	setp.ne.s64 	%p11, %rd220, 0;
	@%p11 bra 	LBB0_26;
	bra.uni 	LBB0_25;
LBB0_26:
	div.s64 	%rd105, %rd101, %rd7;
	bra.uni 	LBB0_27;
LBB0_25:
	cvt.u32.u64 	%r17, %rd7;
	cvt.u32.u64 	%r18, %rd101;
	div.u32 	%r19, %r18, %r17;
	cvt.u64.u32 	%rd105, %r19;
LBB0_27:
	setp.gt.s64 	%p12, %rd8, 0;
	@%p12 bra 	LBB0_29;
	bra.uni 	LBB0_28;
LBB0_29:                                // %pass10
	ld.param.u64 	%rd9, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+64];
	or.b64  	%rd224, %rd105, %rd8;
	and.b64  	%rd225, %rd224, -4294967296;
	setp.ne.s64 	%p13, %rd225, 0;
	@%p13 bra 	LBB0_31;
	bra.uni 	LBB0_30;
LBB0_31:
	div.s64 	%rd109, %rd105, %rd8;
	bra.uni 	LBB0_32;
LBB0_30:
	cvt.u32.u64 	%r20, %rd8;
	cvt.u32.u64 	%r21, %rd105;
	div.u32 	%r22, %r21, %r20;
	cvt.u64.u32 	%rd109, %r22;
LBB0_32:
	setp.gt.s64 	%p14, %rd9, 0;
	@%p14 bra 	LBB0_34;
	bra.uni 	LBB0_33;
LBB0_34:                                // %pass12
	ld.param.u64 	%rd10, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+72];
	or.b64  	%rd229, %rd109, %rd9;
	and.b64  	%rd230, %rd229, -4294967296;
	setp.ne.s64 	%p15, %rd230, 0;
	@%p15 bra 	LBB0_36;
	bra.uni 	LBB0_35;
LBB0_36:
	div.s64 	%rd113, %rd109, %rd9;
	bra.uni 	LBB0_37;
LBB0_35:
	cvt.u32.u64 	%r23, %rd9;
	cvt.u32.u64 	%r24, %rd109;
	div.u32 	%r25, %r24, %r23;
	cvt.u64.u32 	%rd113, %r25;
LBB0_37:
	setp.gt.s64 	%p16, %rd10, 0;
	@%p16 bra 	LBB0_39;
	bra.uni 	LBB0_38;
LBB0_39:                                // %pass14
	ld.param.u64 	%rd11, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+80];
	or.b64  	%rd234, %rd113, %rd10;
	and.b64  	%rd235, %rd234, -4294967296;
	setp.ne.s64 	%p17, %rd235, 0;
	@%p17 bra 	LBB0_41;
	bra.uni 	LBB0_40;
LBB0_41:
	div.s64 	%rd117, %rd113, %rd10;
	bra.uni 	LBB0_42;
LBB0_40:
	cvt.u32.u64 	%r26, %rd10;
	cvt.u32.u64 	%r27, %rd113;
	div.u32 	%r28, %r27, %r26;
	cvt.u64.u32 	%rd117, %r28;
LBB0_42:
	setp.gt.s64 	%p18, %rd11, 0;
	@%p18 bra 	LBB0_44;
	bra.uni 	LBB0_43;
LBB0_44:                                // %pass16
	ld.param.u64 	%rd12, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+88];
	or.b64  	%rd239, %rd117, %rd11;
	and.b64  	%rd240, %rd239, -4294967296;
	setp.ne.s64 	%p19, %rd240, 0;
	@%p19 bra 	LBB0_46;
	bra.uni 	LBB0_45;
LBB0_46:
	div.s64 	%rd121, %rd117, %rd11;
	bra.uni 	LBB0_47;
LBB0_45:
	cvt.u32.u64 	%r29, %rd11;
	cvt.u32.u64 	%r30, %rd117;
	div.u32 	%r31, %r30, %r29;
	cvt.u64.u32 	%rd121, %r31;
LBB0_47:
	setp.gt.s64 	%p20, %rd12, 0;
	@%p20 bra 	LBB0_49;
	bra.uni 	LBB0_48;
LBB0_49:                                // %pass18
	ld.param.u64 	%rd13, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+96];
	or.b64  	%rd244, %rd121, %rd12;
	and.b64  	%rd245, %rd244, -4294967296;
	setp.ne.s64 	%p21, %rd245, 0;
	@%p21 bra 	LBB0_51;
	bra.uni 	LBB0_50;
LBB0_51:
	div.s64 	%rd125, %rd121, %rd12;
	bra.uni 	LBB0_52;
LBB0_50:
	cvt.u32.u64 	%r32, %rd12;
	cvt.u32.u64 	%r33, %rd121;
	div.u32 	%r34, %r33, %r32;
	cvt.u64.u32 	%rd125, %r34;
LBB0_52:
	setp.gt.s64 	%p22, %rd13, 0;
	@%p22 bra 	LBB0_54;
	bra.uni 	LBB0_53;
LBB0_54:                                // %pass20
	ld.param.u64 	%rd14, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+104];
	or.b64  	%rd249, %rd125, %rd13;
	and.b64  	%rd250, %rd249, -4294967296;
	setp.ne.s64 	%p23, %rd250, 0;
	@%p23 bra 	LBB0_56;
	bra.uni 	LBB0_55;
LBB0_56:
	div.s64 	%rd129, %rd125, %rd13;
	bra.uni 	LBB0_57;
LBB0_55:
	cvt.u32.u64 	%r35, %rd13;
	cvt.u32.u64 	%r36, %rd125;
	div.u32 	%r37, %r36, %r35;
	cvt.u64.u32 	%rd129, %r37;
LBB0_57:
	setp.gt.s64 	%p24, %rd14, 0;
	@%p24 bra 	LBB0_59;
	bra.uni 	LBB0_58;
LBB0_59:                                // %pass22
	ld.param.u64 	%rd15, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+112];
	or.b64  	%rd254, %rd129, %rd14;
	and.b64  	%rd255, %rd254, -4294967296;
	setp.ne.s64 	%p25, %rd255, 0;
	@%p25 bra 	LBB0_61;
	bra.uni 	LBB0_60;
LBB0_61:
	div.s64 	%rd133, %rd129, %rd14;
	bra.uni 	LBB0_62;
LBB0_60:
	cvt.u32.u64 	%r38, %rd14;
	cvt.u32.u64 	%r39, %rd129;
	div.u32 	%r40, %r39, %r38;
	cvt.u64.u32 	%rd133, %r40;
LBB0_62:
	setp.gt.s64 	%p26, %rd15, 0;
	@%p26 bra 	LBB0_64;
	bra.uni 	LBB0_63;
LBB0_64:                                // %pass24
	ld.param.u64 	%rd16, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+120];
	or.b64  	%rd259, %rd133, %rd15;
	and.b64  	%rd260, %rd259, -4294967296;
	setp.ne.s64 	%p27, %rd260, 0;
	@%p27 bra 	LBB0_66;
	bra.uni 	LBB0_65;
LBB0_66:
	div.s64 	%rd137, %rd133, %rd15;
	bra.uni 	LBB0_67;
LBB0_65:
	cvt.u32.u64 	%r41, %rd15;
	cvt.u32.u64 	%r42, %rd133;
	div.u32 	%r43, %r42, %r41;
	cvt.u64.u32 	%rd137, %r43;
LBB0_67:
	setp.gt.s64 	%p28, %rd16, 0;
	@%p28 bra 	LBB0_69;
	bra.uni 	LBB0_68;
LBB0_69:                                // %pass26
	ld.param.u64 	%rd17, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+128];
	or.b64  	%rd264, %rd137, %rd16;
	and.b64  	%rd265, %rd264, -4294967296;
	setp.ne.s64 	%p29, %rd265, 0;
	@%p29 bra 	LBB0_71;
	bra.uni 	LBB0_70;
LBB0_71:
	div.s64 	%rd141, %rd137, %rd16;
	bra.uni 	LBB0_72;
LBB0_70:
	cvt.u32.u64 	%r44, %rd16;
	cvt.u32.u64 	%r45, %rd137;
	div.u32 	%r46, %r45, %r44;
	cvt.u64.u32 	%rd141, %r46;
LBB0_72:
	setp.gt.s64 	%p30, %rd17, 0;
	@%p30 bra 	LBB0_74;
	bra.uni 	LBB0_73;
LBB0_74:                                // %pass28
	ld.param.u64 	%rd18, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+136];
	or.b64  	%rd269, %rd141, %rd17;
	and.b64  	%rd270, %rd269, -4294967296;
	setp.ne.s64 	%p31, %rd270, 0;
	@%p31 bra 	LBB0_76;
	bra.uni 	LBB0_75;
LBB0_76:
	div.s64 	%rd145, %rd141, %rd17;
	bra.uni 	LBB0_77;
LBB0_75:
	cvt.u32.u64 	%r47, %rd17;
	cvt.u32.u64 	%r48, %rd141;
	div.u32 	%r49, %r48, %r47;
	cvt.u64.u32 	%rd145, %r49;
LBB0_77:
	setp.gt.s64 	%p32, %rd18, 0;
	@%p32 bra 	LBB0_79;
	bra.uni 	LBB0_78;
LBB0_79:                                // %pass30
	ld.param.u64 	%rd19, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+144];
	or.b64  	%rd274, %rd145, %rd18;
	and.b64  	%rd275, %rd274, -4294967296;
	setp.ne.s64 	%p33, %rd275, 0;
	@%p33 bra 	LBB0_81;
	bra.uni 	LBB0_80;
LBB0_81:
	div.s64 	%rd149, %rd145, %rd18;
	bra.uni 	LBB0_82;
LBB0_80:
	cvt.u32.u64 	%r50, %rd18;
	cvt.u32.u64 	%r51, %rd145;
	div.u32 	%r52, %r51, %r50;
	cvt.u64.u32 	%rd149, %r52;
LBB0_82:
	setp.gt.s64 	%p34, %rd19, 0;
	@%p34 bra 	LBB0_84;
	bra.uni 	LBB0_83;
LBB0_84:                                // %pass32
	ld.param.u64 	%rd20, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+152];
	or.b64  	%rd279, %rd149, %rd19;
	and.b64  	%rd280, %rd279, -4294967296;
	setp.ne.s64 	%p35, %rd280, 0;
	@%p35 bra 	LBB0_86;
	bra.uni 	LBB0_85;
LBB0_86:
	div.s64 	%rd153, %rd149, %rd19;
	bra.uni 	LBB0_87;
LBB0_85:
	cvt.u32.u64 	%r53, %rd19;
	cvt.u32.u64 	%r54, %rd149;
	div.u32 	%r55, %r54, %r53;
	cvt.u64.u32 	%rd153, %r55;
LBB0_87:
	setp.gt.s64 	%p36, %rd20, 0;
	@%p36 bra 	LBB0_89;
	bra.uni 	LBB0_88;
LBB0_89:                                // %pass34
	ld.param.u64 	%rd21, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+160];
	or.b64  	%rd284, %rd153, %rd20;
	and.b64  	%rd285, %rd284, -4294967296;
	setp.ne.s64 	%p37, %rd285, 0;
	@%p37 bra 	LBB0_91;
	bra.uni 	LBB0_90;
LBB0_91:
	div.s64 	%rd157, %rd153, %rd20;
	bra.uni 	LBB0_92;
LBB0_90:
	cvt.u32.u64 	%r56, %rd20;
	cvt.u32.u64 	%r57, %rd153;
	div.u32 	%r58, %r57, %r56;
	cvt.u64.u32 	%rd157, %r58;
LBB0_92:
	setp.gt.s64 	%p38, %rd21, 0;
	@%p38 bra 	LBB0_94;
	bra.uni 	LBB0_93;
LBB0_94:                                // %pass36
	ld.param.u64 	%rd22, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+168];
	or.b64  	%rd289, %rd157, %rd21;
	and.b64  	%rd290, %rd289, -4294967296;
	setp.ne.s64 	%p39, %rd290, 0;
	@%p39 bra 	LBB0_96;
	bra.uni 	LBB0_95;
LBB0_96:
	div.s64 	%rd161, %rd157, %rd21;
	bra.uni 	LBB0_97;
LBB0_95:
	cvt.u32.u64 	%r59, %rd21;
	cvt.u32.u64 	%r60, %rd157;
	div.u32 	%r61, %r60, %r59;
	cvt.u64.u32 	%rd161, %r61;
LBB0_97:
	setp.gt.s64 	%p40, %rd22, 0;
	@%p40 bra 	LBB0_99;
	bra.uni 	LBB0_98;
LBB0_99:                                // %pass38
	ld.param.u64 	%rd23, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+176];
	or.b64  	%rd294, %rd161, %rd22;
	and.b64  	%rd295, %rd294, -4294967296;
	setp.ne.s64 	%p41, %rd295, 0;
	@%p41 bra 	LBB0_101;
	bra.uni 	LBB0_100;
LBB0_101:
	div.s64 	%rd165, %rd161, %rd22;
	bra.uni 	LBB0_102;
LBB0_100:
	cvt.u32.u64 	%r62, %rd22;
	cvt.u32.u64 	%r63, %rd161;
	div.u32 	%r64, %r63, %r62;
	cvt.u64.u32 	%rd165, %r64;
LBB0_102:
	setp.gt.s64 	%p42, %rd23, 0;
	@%p42 bra 	LBB0_104;
	bra.uni 	LBB0_103;
LBB0_104:                               // %pass40
	ld.param.u64 	%rd24, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+184];
	or.b64  	%rd299, %rd165, %rd23;
	and.b64  	%rd300, %rd299, -4294967296;
	setp.ne.s64 	%p43, %rd300, 0;
	@%p43 bra 	LBB0_106;
	bra.uni 	LBB0_105;
LBB0_106:
	div.s64 	%rd169, %rd165, %rd23;
	bra.uni 	LBB0_107;
LBB0_105:
	cvt.u32.u64 	%r65, %rd23;
	cvt.u32.u64 	%r66, %rd165;
	div.u32 	%r67, %r66, %r65;
	cvt.u64.u32 	%rd169, %r67;
LBB0_107:
	setp.gt.s64 	%p44, %rd24, 0;
	@%p44 bra 	LBB0_109;
	bra.uni 	LBB0_108;
LBB0_109:                               // %pass42
	ld.param.u64 	%rd25, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+192];
	or.b64  	%rd304, %rd169, %rd24;
	and.b64  	%rd305, %rd304, -4294967296;
	setp.ne.s64 	%p45, %rd305, 0;
	@%p45 bra 	LBB0_111;
	bra.uni 	LBB0_110;
LBB0_111:
	div.s64 	%rd173, %rd169, %rd24;
	bra.uni 	LBB0_112;
LBB0_110:
	cvt.u32.u64 	%r68, %rd24;
	cvt.u32.u64 	%r69, %rd169;
	div.u32 	%r70, %r69, %r68;
	cvt.u64.u32 	%rd173, %r70;
LBB0_112:
	setp.gt.s64 	%p46, %rd25, 0;
	@%p46 bra 	LBB0_114;
	bra.uni 	LBB0_113;
LBB0_114:                               // %pass44
	ld.param.u64 	%rd26, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+200];
	or.b64  	%rd309, %rd173, %rd25;
	and.b64  	%rd310, %rd309, -4294967296;
	setp.ne.s64 	%p47, %rd310, 0;
	@%p47 bra 	LBB0_116;
	bra.uni 	LBB0_115;
LBB0_116:
	div.s64 	%rd177, %rd173, %rd25;
	bra.uni 	LBB0_117;
LBB0_115:
	cvt.u32.u64 	%r71, %rd25;
	cvt.u32.u64 	%r72, %rd173;
	div.u32 	%r73, %r72, %r71;
	cvt.u64.u32 	%rd177, %r73;
LBB0_117:
	setp.gt.s64 	%p48, %rd26, 0;
	@%p48 bra 	LBB0_119;
	bra.uni 	LBB0_118;
LBB0_119:                               // %pass46
	ld.param.u64 	%rd27, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+208];
	or.b64  	%rd314, %rd177, %rd26;
	and.b64  	%rd315, %rd314, -4294967296;
	setp.ne.s64 	%p49, %rd315, 0;
	@%p49 bra 	LBB0_121;
	bra.uni 	LBB0_120;
LBB0_121:
	div.s64 	%rd181, %rd177, %rd26;
	bra.uni 	LBB0_122;
LBB0_120:
	cvt.u32.u64 	%r74, %rd26;
	cvt.u32.u64 	%r75, %rd177;
	div.u32 	%r76, %r75, %r74;
	cvt.u64.u32 	%rd181, %r76;
LBB0_122:
	setp.gt.s64 	%p50, %rd27, 0;
	@%p50 bra 	LBB0_124;
	bra.uni 	LBB0_123;
LBB0_124:                               // %pass48
	ld.param.u64 	%rd28, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+216];
	or.b64  	%rd319, %rd181, %rd27;
	and.b64  	%rd320, %rd319, -4294967296;
	setp.ne.s64 	%p51, %rd320, 0;
	@%p51 bra 	LBB0_126;
	bra.uni 	LBB0_125;
LBB0_126:
	div.s64 	%rd185, %rd181, %rd27;
	bra.uni 	LBB0_127;
LBB0_125:
	cvt.u32.u64 	%r77, %rd27;
	cvt.u32.u64 	%r78, %rd181;
	div.u32 	%r79, %r78, %r77;
	cvt.u64.u32 	%rd185, %r79;
LBB0_127:
	setp.gt.s64 	%p52, %rd28, 0;
	@%p52 bra 	LBB0_129;
	bra.uni 	LBB0_128;
LBB0_129:                               // %pass50
	ld.param.u64 	%rd29, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2+224];
	or.b64  	%rd324, %rd185, %rd28;
	and.b64  	%rd325, %rd324, -4294967296;
	setp.ne.s64 	%p53, %rd325, 0;
	@%p53 bra 	LBB0_131;
	bra.uni 	LBB0_130;
LBB0_131:
	div.s64 	%rd419, %rd185, %rd28;
	bra.uni 	LBB0_132;
LBB0_130:
	cvt.u32.u64 	%r80, %rd28;
	cvt.u32.u64 	%r81, %rd185;
	div.u32 	%r82, %r81, %r80;
	cvt.u64.u32 	%rd419, %r82;
LBB0_132:
	setp.gt.s64 	%p54, %rd29, 0;
	@%p54 bra 	LBB0_134;
	bra.uni 	LBB0_133;
LBB0_134:                               // %pass52
	max.s64 	%rd60, %rd4, 0;
	max.s64 	%rd61, %rd5, 0;
	max.s64 	%rd62, %rd6, 0;
	max.s64 	%rd63, %rd7, 0;
	max.s64 	%rd64, %rd8, 0;
	max.s64 	%rd65, %rd9, 0;
	max.s64 	%rd66, %rd10, 0;
	max.s64 	%rd67, %rd11, 0;
	max.s64 	%rd68, %rd12, 0;
	max.s64 	%rd69, %rd13, 0;
	max.s64 	%rd70, %rd14, 0;
	max.s64 	%rd71, %rd15, 0;
	max.s64 	%rd72, %rd16, 0;
	max.s64 	%rd73, %rd17, 0;
	max.s64 	%rd74, %rd18, 0;
	max.s64 	%rd75, %rd19, 0;
	max.s64 	%rd76, %rd20, 0;
	max.s64 	%rd77, %rd21, 0;
	max.s64 	%rd78, %rd22, 0;
	max.s64 	%rd79, %rd23, 0;
	max.s64 	%rd80, %rd24, 0;
	max.s64 	%rd81, %rd25, 0;
	max.s64 	%rd82, %rd26, 0;
	max.s64 	%rd83, %rd27, 0;
	mul.lo.s64 	%rd201, %rd89, %rd3;
	mul.lo.s64 	%rd206, %rd93, %rd60;
	mul.lo.s64 	%rd211, %rd97, %rd61;
	mul.lo.s64 	%rd216, %rd101, %rd62;
	mul.lo.s64 	%rd221, %rd105, %rd63;
	mul.lo.s64 	%rd226, %rd109, %rd64;
	mul.lo.s64 	%rd231, %rd113, %rd65;
	mul.lo.s64 	%rd236, %rd117, %rd66;
	mul.lo.s64 	%rd241, %rd121, %rd67;
	mul.lo.s64 	%rd246, %rd125, %rd68;
	mul.lo.s64 	%rd251, %rd129, %rd69;
	mul.lo.s64 	%rd256, %rd133, %rd70;
	mul.lo.s64 	%rd261, %rd137, %rd71;
	mul.lo.s64 	%rd266, %rd141, %rd72;
	mul.lo.s64 	%rd271, %rd145, %rd73;
	mul.lo.s64 	%rd276, %rd149, %rd74;
	mul.lo.s64 	%rd281, %rd153, %rd75;
	mul.lo.s64 	%rd286, %rd157, %rd76;
	mul.lo.s64 	%rd291, %rd161, %rd77;
	mul.lo.s64 	%rd296, %rd165, %rd78;
	mul.lo.s64 	%rd301, %rd169, %rd79;
	mul.lo.s64 	%rd306, %rd173, %rd80;
	mul.lo.s64 	%rd311, %rd177, %rd81;
	mul.lo.s64 	%rd316, %rd181, %rd82;
	mul.lo.s64 	%rd321, %rd185, %rd83;
	ld.param.u64 	%rd1, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_1];
	ld.param.u64 	%rd2, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_2];
	ld.param.u64 	%rd30, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3];
	ld.param.u64 	%rd31, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+8];
	ld.param.u64 	%rd32, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+16];
	ld.param.u64 	%rd33, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+24];
	ld.param.u64 	%rd34, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+32];
	ld.param.u64 	%rd35, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+40];
	ld.param.u64 	%rd36, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+48];
	ld.param.u64 	%rd37, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+56];
	ld.param.u64 	%rd38, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+64];
	ld.param.u64 	%rd39, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+72];
	ld.param.u64 	%rd40, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+80];
	ld.param.u64 	%rd41, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+88];
	ld.param.u64 	%rd42, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+96];
	ld.param.u64 	%rd43, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+104];
	ld.param.u64 	%rd44, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+112];
	ld.param.u64 	%rd45, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+120];
	ld.param.u64 	%rd46, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+128];
	ld.param.u64 	%rd47, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+136];
	ld.param.u64 	%rd48, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+144];
	ld.param.u64 	%rd49, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+152];
	ld.param.u64 	%rd50, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+160];
	ld.param.u64 	%rd51, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+168];
	ld.param.u64 	%rd52, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+176];
	ld.param.u64 	%rd53, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+184];
	ld.param.u64 	%rd54, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+192];
	ld.param.u64 	%rd55, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+200];
	ld.param.u64 	%rd56, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+208];
	ld.param.u64 	%rd57, [_Z29julia_permutedims_kernel_235815CuKernelContext13CuDeviceArrayI7Float32Li28ELi1EES0_IS1_Li28ELi1EE5TupleI5Int64S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_E_param_3+216];
	max.s64 	%rd84, %rd28, 0;
	max.s64 	%rd85, %rd29, 0;
	sub.s64 	%rd90, %rd86, %rd201;
	sub.s64 	%rd94, %rd89, %rd206;
	sub.s64 	%rd98, %rd93, %rd211;
	sub.s64 	%rd102, %rd97, %rd216;
	sub.s64 	%rd106, %rd101, %rd221;
	sub.s64 	%rd110, %rd105, %rd226;
	sub.s64 	%rd114, %rd109, %rd231;
	sub.s64 	%rd118, %rd113, %rd236;
	sub.s64 	%rd122, %rd117, %rd241;
	sub.s64 	%rd126, %rd121, %rd246;
	sub.s64 	%rd130, %rd125, %rd251;
	sub.s64 	%rd134, %rd129, %rd256;
	sub.s64 	%rd138, %rd133, %rd261;
	sub.s64 	%rd142, %rd137, %rd266;
	sub.s64 	%rd146, %rd141, %rd271;
	sub.s64 	%rd150, %rd145, %rd276;
	sub.s64 	%rd154, %rd149, %rd281;
	sub.s64 	%rd158, %rd153, %rd286;
	sub.s64 	%rd162, %rd157, %rd291;
	sub.s64 	%rd166, %rd161, %rd296;
	sub.s64 	%rd170, %rd165, %rd301;
	sub.s64 	%rd174, %rd169, %rd306;
	sub.s64 	%rd178, %rd173, %rd311;
	sub.s64 	%rd182, %rd177, %rd316;
	sub.s64 	%rd186, %rd181, %rd321;
	mul.lo.s64 	%rd328, %rd419, %rd84;
	sub.s64 	%rd190, %rd185, %rd328;
	or.b64  	%rd329, %rd419, %rd29;
	and.b64  	%rd330, %rd329, -4294967296;
	setp.ne.s64 	%p55, %rd330, 0;
	@%p55 bra 	LBB0_136;
	bra.uni 	LBB0_135;
LBB0_136:
	div.s64 	%rd420, %rd419, %rd29;
	bra.uni 	LBB0_137;
LBB0_135:
	cvt.u32.u64 	%r83, %rd29;
	cvt.u32.u64 	%r84, %rd419;
	div.u32 	%r85, %r84, %r83;
	cvt.u64.u32 	%rd420, %r85;
LBB0_137:
	mul.lo.s64 	%rd331, %rd420, %rd85;
	sub.s64 	%rd332, %rd419, %rd331;
	mul.lo.s64 	%rd333, %rd90, %rd30;
	mul.lo.s64 	%rd334, %rd94, %rd31;
	mul.lo.s64 	%rd335, %rd98, %rd32;
	mul.lo.s64 	%rd336, %rd102, %rd33;
	mul.lo.s64 	%rd337, %rd106, %rd34;
	mul.lo.s64 	%rd338, %rd110, %rd35;
	mul.lo.s64 	%rd339, %rd114, %rd36;
	mul.lo.s64 	%rd340, %rd118, %rd37;
	mul.lo.s64 	%rd341, %rd122, %rd38;
	mul.lo.s64 	%rd342, %rd126, %rd39;
	mul.lo.s64 	%rd343, %rd130, %rd40;
	mul.lo.s64 	%rd344, %rd134, %rd41;
	mul.lo.s64 	%rd345, %rd138, %rd42;
	mul.lo.s64 	%rd346, %rd142, %rd43;
	mul.lo.s64 	%rd347, %rd146, %rd44;
	mul.lo.s64 	%rd348, %rd150, %rd45;
	mul.lo.s64 	%rd349, %rd154, %rd46;
	mul.lo.s64 	%rd350, %rd158, %rd47;
	mul.lo.s64 	%rd351, %rd162, %rd48;
	mul.lo.s64 	%rd352, %rd166, %rd49;
	mul.lo.s64 	%rd353, %rd170, %rd50;
	mul.lo.s64 	%rd354, %rd174, %rd51;
	mul.lo.s64 	%rd355, %rd178, %rd52;
	mul.lo.s64 	%rd356, %rd182, %rd53;
	mul.lo.s64 	%rd357, %rd186, %rd54;
	mul.lo.s64 	%rd358, %rd190, %rd55;
	mul.lo.s64 	%rd359, %rd332, %rd56;
	mul.lo.s64 	%rd360, %rd420, %rd57;
	cvt.u64.u32 	%rd361, %r1;
	add.s64 	%rd362, %rd58, %rd361;
	shl.b64 	%rd363, %rd362, 2;
	add.s64 	%rd364, %rd363, %rd2;
	ld.global.f32 	%f1, [%rd364];
	add.s64 	%rd365, %rd334, %rd333;
	add.s64 	%rd366, %rd365, %rd335;
	add.s64 	%rd367, %rd366, %rd336;
	add.s64 	%rd368, %rd367, %rd337;
	add.s64 	%rd369, %rd368, %rd338;
	add.s64 	%rd370, %rd369, %rd339;
	add.s64 	%rd371, %rd370, %rd340;
	add.s64 	%rd372, %rd371, %rd341;
	add.s64 	%rd373, %rd372, %rd342;
	add.s64 	%rd374, %rd373, %rd343;
	add.s64 	%rd375, %rd374, %rd344;
	add.s64 	%rd376, %rd375, %rd345;
	add.s64 	%rd377, %rd376, %rd346;
	add.s64 	%rd378, %rd377, %rd347;
	add.s64 	%rd379, %rd378, %rd348;
	add.s64 	%rd380, %rd379, %rd349;
	add.s64 	%rd381, %rd380, %rd350;
	add.s64 	%rd382, %rd381, %rd351;
	add.s64 	%rd383, %rd382, %rd352;
	add.s64 	%rd384, %rd383, %rd353;
	add.s64 	%rd385, %rd384, %rd354;
	add.s64 	%rd386, %rd385, %rd355;
	add.s64 	%rd387, %rd386, %rd356;
	add.s64 	%rd388, %rd387, %rd357;
	add.s64 	%rd389, %rd388, %rd358;
	add.s64 	%rd390, %rd389, %rd360;
	add.s64 	%rd391, %rd390, %rd359;
	shl.b64 	%rd392, %rd391, 2;
	add.s64 	%rd393, %rd1, %rd392;
	st.global.f32 	[%rd393], %f1;
LBB0_1:                                 // %L61
	ret;
LBB0_3:                                 // %fail
	mov.u64 	%rd197, exception135;
	cvta.global.u64 	%rd198, %rd197;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd198;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	// begin inline asm
	exit;
	// end inline asm
LBB0_8:                                 // %fail1
	mov.u64 	%rd202, exception135;
	cvta.global.u64 	%rd203, %rd202;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd203;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	// begin inline asm
	exit;
	// end inline asm
LBB0_13:                                // %fail3
	mov.u64 	%rd207, exception135;
	cvta.global.u64 	%rd208, %rd207;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd208;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	// begin inline asm
	exit;
	// end inline asm
LBB0_18:                                // %fail5
	mov.u64 	%rd212, exception135;
	cvta.global.u64 	%rd213, %rd212;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd213;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	// begin inline asm
	exit;
	// end inline asm
LBB0_23:                                // %fail7
	mov.u64 	%rd217, exception135;
	cvta.global.u64 	%rd218, %rd217;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd218;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	// begin inline asm
	exit;
	// end inline asm
LBB0_28:                                // %fail9
	mov.u64 	%rd222, exception135;
	cvta.global.u64 	%rd223, %rd222;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd223;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 10
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 11
	// begin inline asm
	exit;
	// end inline asm
LBB0_33:                                // %fail11
	mov.u64 	%rd227, exception135;
	cvta.global.u64 	%rd228, %rd227;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd228;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 12
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 13
	// begin inline asm
	exit;
	// end inline asm
LBB0_38:                                // %fail13
	mov.u64 	%rd232, exception135;
	cvta.global.u64 	%rd233, %rd232;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd233;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 14
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 15
	// begin inline asm
	exit;
	// end inline asm
LBB0_43:                                // %fail15
	mov.u64 	%rd237, exception135;
	cvta.global.u64 	%rd238, %rd237;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd238;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 16
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 17
	// begin inline asm
	exit;
	// end inline asm
LBB0_48:                                // %fail17
	mov.u64 	%rd242, exception135;
	cvta.global.u64 	%rd243, %rd242;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd243;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 18
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 19
	// begin inline asm
	exit;
	// end inline asm
LBB0_53:                                // %fail19
	mov.u64 	%rd247, exception135;
	cvta.global.u64 	%rd248, %rd247;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd248;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 20
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 21
	// begin inline asm
	exit;
	// end inline asm
LBB0_58:                                // %fail21
	mov.u64 	%rd252, exception135;
	cvta.global.u64 	%rd253, %rd252;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd253;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 22
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 23
	// begin inline asm
	exit;
	// end inline asm
LBB0_63:                                // %fail23
	mov.u64 	%rd257, exception135;
	cvta.global.u64 	%rd258, %rd257;
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd258;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 24
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 25
	// begin inline asm
	exit;
	// end inline asm
LBB0_68:                                // %fail25
	mov.u64 	%rd262, exception135;
	cvta.global.u64 	%rd263, %rd262;
	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd263;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 26
	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 27
	// begin inline asm
	exit;
	// end inline asm
LBB0_73:                                // %fail27
	mov.u64 	%rd267, exception135;
	cvta.global.u64 	%rd268, %rd267;
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd268;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 28
	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 29
	// begin inline asm
	exit;
	// end inline asm
LBB0_78:                                // %fail29
	mov.u64 	%rd272, exception135;
	cvta.global.u64 	%rd273, %rd272;
	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd273;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 30
	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 31
	// begin inline asm
	exit;
	// end inline asm
LBB0_83:                                // %fail31
	mov.u64 	%rd277, exception135;
	cvta.global.u64 	%rd278, %rd277;
	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd278;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 32
	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 33
	// begin inline asm
	exit;
	// end inline asm
LBB0_88:                                // %fail33
	mov.u64 	%rd282, exception135;
	cvta.global.u64 	%rd283, %rd282;
	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd283;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 34
	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 35
	// begin inline asm
	exit;
	// end inline asm
LBB0_93:                                // %fail35
	mov.u64 	%rd287, exception135;
	cvta.global.u64 	%rd288, %rd287;
	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd288;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 36
	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 37
	// begin inline asm
	exit;
	// end inline asm
LBB0_98:                                // %fail37
	mov.u64 	%rd292, exception135;
	cvta.global.u64 	%rd293, %rd292;
	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd293;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 38
	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 39
	// begin inline asm
	exit;
	// end inline asm
LBB0_103:                               // %fail39
	mov.u64 	%rd297, exception135;
	cvta.global.u64 	%rd298, %rd297;
	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd298;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 40
	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 41
	// begin inline asm
	exit;
	// end inline asm
LBB0_108:                               // %fail41
	mov.u64 	%rd302, exception135;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 42
	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 43
	// begin inline asm
	exit;
	// end inline asm
LBB0_113:                               // %fail43
	mov.u64 	%rd307, exception135;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 44
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 45
	// begin inline asm
	exit;
	// end inline asm
LBB0_118:                               // %fail45
	mov.u64 	%rd312, exception135;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 46
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 47
	// begin inline asm
	exit;
	// end inline asm
LBB0_123:                               // %fail47
	mov.u64 	%rd317, exception135;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	// begin inline asm
	exit;
	// end inline asm
LBB0_128:                               // %fail49
	mov.u64 	%rd322, exception135;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	// begin inline asm
	exit;
	// end inline asm
LBB0_133:                               // %fail51
	mov.u64 	%rd326, exception135;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd194;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
```
