{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.394227",
   "Default View_TopLeft":"0,-596",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2720 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2720 -y 320 -defaultsOSRD
preplace port sws_4bits -pg 1 -lvl 9 -x 2720 -y 840 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 9 -x 2720 -y 700 -defaultsOSRD
preplace port btn -pg 1 -lvl 9 -x 2720 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 7 -x 2340 -y 180 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 8 -x 2590 -y 390 -defaultsOSRD
preplace inst switches -pg 1 -lvl 5 -x 1620 -y 840 -defaultsOSRD
preplace inst leds -pg 1 -lvl 5 -x 1620 -y 700 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2040 -y 160 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1620 -y 350 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -x 560 -y 400 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -x 210 -y 660 -defaultsOSRD
preplace inst rst_processing_system7_0_140M -pg 1 -lvl 5 -x 1620 -y 110 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 890 -y 450 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 1200 -y 520 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1620 -y 560 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 480 400 240 720 540 1040 660 1390 480 1840
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 210 NJ 210 NJ 210 NJ 210 1350 10 1850
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 4 410 560 730 550 1050 670 1400
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 390 340n
preplace netloc processing_system7_0_FCLK_CLK1 1 4 3 1400 210 1860 30 2200J
preplace netloc rst_processing_system7_0_140M_peripheral_aresetn 1 5 2 1890 40 2190J
preplace netloc rst_processing_system7_0_140M_interconnect_aresetn 1 5 1 1870 130n
preplace netloc axi_cdma_0_cdma_introut 1 3 2 1030J 380 1380
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 410 220 NJ 220 NJ 220 NJ 220 1840
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 3 710 350 NJ 350 1370J
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 3 730 360 NJ 360 1360J
preplace netloc processing_system7_0_M_AXI_GP1 1 5 1 1880 100n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 N 160
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 7 1 2480 180n
preplace netloc processing_system7_0_DDR 1 5 4 NJ 300 NJ 300 NJ 300 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc switches_GPIO 1 5 4 NJ 840 NJ 840 NJ 840 NJ
preplace netloc leds_GPIO 1 5 4 NJ 700 NJ 700 NJ 700 NJ
preplace netloc processing_system7_0_GPIO_0 1 5 4 NJ 280 NJ 280 NJ 280 2700J
preplace netloc axi_cdma_0_M_AXI 1 3 1 N 440
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 1350 320n
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 1 N 420
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 1350 530n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 3 NJ 560 NJ 560 2480
levelinfo -pg 1 0 210 560 890 1200 1620 2040 2340 2590 2720
pagesize -pg 1 -db -bbox -sgen 0 0 2850 920
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"2",
   "da_ps7_cnt":"1"
}
