# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 419
attribute \src "timer_regs.sv:9.1-140.10"
attribute \hdlname "timer_regs"
module \timer_regs
  attribute \src "timer_regs.sv:15.25-15.27"
  wire input 4 \we
  attribute \src "timer_regs.sv:17.25-17.30"
  wire width 32 input 6 \wdata
  attribute \src "timer_regs.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_regs.sv:54.18-54.25"
  wire width 32 \reg_pre
  attribute \src "timer_regs.sv:53.18-53.26"
  wire width 32 \reg_load
  attribute \src "timer_regs.sv:58.18-58.29"
  wire width 32 \reg_int_sts
  attribute \src "timer_regs.sv:57.18-57.28"
  wire width 32 \reg_int_en
  attribute \src "timer_regs.sv:52.18-52.26"
  wire width 32 \reg_ctrl
  attribute \src "timer_regs.sv:55.18-55.25"
  wire width 32 \reg_cmp
  attribute \src "timer_regs.sv:56.18-56.25"
  wire width 32 \reg_cap
  attribute \src "timer_regs.sv:18.25-18.30"
  wire width 32 output 7 \rdata
  attribute \src "timer_regs.sv:24.25-24.31"
  wire output 11 \pwm_en
  attribute \src "timer_regs.sv:28.25-28.32"
  wire width 16 output 15 \pre_val
  attribute \src "timer_regs.sv:27.25-27.31"
  wire output 14 \pre_en
  attribute \src "timer_regs.sv:22.25-22.29"
  wire output 9 \mode
  attribute \src "timer_regs.sv:29.25-29.33"
  wire width 32 output 16 \load_val
  attribute \src "timer_regs.sv:31.25-31.33"
  wire output 18 \load_cmd
  attribute \src "timer_regs.sv:38.25-38.31"
  wire output 23 \intr_o
  attribute \src "timer_regs.sv:25.25-25.31"
  wire output 12 \ext_en
  attribute \src "timer_regs.sv:21.25-21.27"
  wire output 8 \en
  attribute \src "timer_regs.sv:23.25-23.28"
  wire output 10 \dir
  attribute \src "timer_regs.sv:32.25-32.36"
  wire width 32 input 19 \current_val
  attribute \src "timer_regs.sv:14.25-14.27"
  wire input 3 \cs
  attribute \src "timer_regs.sv:35.25-35.33"
  wire input 22 \core_irq
  attribute \src "timer_regs.sv:30.25-30.32"
  wire width 32 output 17 \cmp_val
  attribute \src "timer_regs.sv:10.25-10.28"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \src "timer_regs.sv:33.25-33.36"
  wire width 32 input 20 \capture_val
  attribute \src "timer_regs.sv:34.25-34.36"
  wire input 21 \capture_stb
  attribute \src "timer_regs.sv:26.25-26.31"
  wire output 13 \cap_en
  attribute \src "timer_regs.sv:16.25-16.29"
  wire width 6 input 5 \addr
  attribute \hdlname "_witness_ anyinit_procdff_315"
  wire width 32 \_witness_.anyinit_procdff_315
  attribute \hdlname "_witness_ anyinit_procdff_310"
  wire width 32 \_witness_.anyinit_procdff_310
  attribute \hdlname "_witness_ anyinit_procdff_305"
  wire width 32 \_witness_.anyinit_procdff_305
  attribute \hdlname "_witness_ anyinit_procdff_300"
  wire width 32 \_witness_.anyinit_procdff_300
  attribute \hdlname "_witness_ anyinit_procdff_295"
  wire width 32 \_witness_.anyinit_procdff_295
  attribute \hdlname "_witness_ anyinit_procdff_290"
  wire width 32 \_witness_.anyinit_procdff_290
  attribute \hdlname "_witness_ anyinit_procdff_285"
  wire width 32 \_witness_.anyinit_procdff_285
  wire $procmux$223_CMP
  wire $procmux$218_CMP
  wire $procmux$212_CMP
  wire width 32 $procmux$211_Y
  wire width 32 $procmux$202_Y
  wire $procmux$195_CMP
  wire width 32 $procmux$194_Y
  wire $procmux$188_CMP
  wire width 32 $procmux$187_Y
  wire $procmux$180_CMP
  wire width 32 $procmux$179_Y
  wire $procmux$174_Y
  wire $procmux$172_Y
  wire $procmux$170_Y
  wire $procmux$167_CMP
  wire $procmux$166_Y
  wire $procmux$164_Y
  wire $procmux$162_Y
  attribute \src "timer_regs.sv:122.17-122.25"
  wire $logic_and$timer_regs.sv:122$57_Y
  attribute \src "timer_regs.sv:117.17-117.38"
  wire $logic_and$timer_regs.sv:117$56_Y
  attribute \src "timer_regs.sv:73.37-73.54"
  wire $eq$timer_regs.sv:73$48_Y
  wire width 32 $auto$rtlil.cc:3457:Mux$384
  wire width 32 $auto$rtlil.cc:3457:Mux$382
  wire width 32 $auto$rtlil.cc:3457:Mux$380
  wire width 32 $auto$rtlil.cc:3457:Mux$378
  wire width 32 $auto$rtlil.cc:3457:Mux$376
  wire width 32 $auto$rtlil.cc:3457:Mux$374
  wire width 32 $auto$rtlil.cc:3457:Mux$372
  attribute \src "timer_regs.sv:80.23-80.47"
  wire width 32 $and$timer_regs.sv:80$51_Y
  attribute \src "timer_regs.sv:83.16-83.16"
  wire width 32 $2\rdata[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_pre[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_load[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_sts[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_en[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_ctrl[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cmp[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cap[31:0]
  attribute \src "timer_regs.sv:76.23-76.52"
  cell $mux $ternary$timer_regs.sv:76$50
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S \load_cmd
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:80.21-80.48"
  cell $reduce_or $reduce_or$timer_regs.sv:80$52
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \A $and$timer_regs.sv:80$51_Y
  end
  attribute \src "timer_regs.sv:85.13-85.15|timer_regs.sv:85.9-97.12"
  attribute \full_case 1
  cell $mux $procmux$229
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $2\rdata[31:0]
    connect \A 0
  end
  attribute \src "timer_regs.sv:88.48-88.48|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$223_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$223_CMP
    connect \B 4'1000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$218_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$218_CMP
    connect \B 5'11100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $pmux $procmux$217
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $2\rdata[31:0]
    connect \S { $procmux$212_CMP $eq$timer_regs.sv:73$48_Y $procmux$223_CMP $procmux$195_CMP $procmux$180_CMP $procmux$167_CMP $procmux$188_CMP $procmux$218_CMP }
    connect \B { \reg_ctrl \reg_load \current_val \reg_pre \reg_int_en \reg_int_sts \reg_cmp \reg_cap }
    connect \A 0
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$213
    parameter \WIDTH 32
    connect \Y $0\reg_ctrl[31:0]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$211_Y
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $logic_not $procmux$212_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$212_CMP
    connect \A \addr
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$211
    parameter \WIDTH 32
    connect \Y $procmux$211_Y
    connect \S $procmux$212_CMP
    connect \B \wdata
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$204
    parameter \WIDTH 32
    connect \Y $0\reg_load[31:0]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$202_Y
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:124.53-124.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$202
    parameter \WIDTH 32
    connect \Y $procmux$202_Y
    connect \S $eq$timer_regs.sv:73$48_Y
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$196
    parameter \WIDTH 32
    connect \Y $0\reg_pre[31:0]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$194_Y
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$195_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$195_CMP
    connect \B 4'1100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$194
    parameter \WIDTH 32
    connect \Y $procmux$194_Y
    connect \S $procmux$195_CMP
    connect \B \wdata
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$189
    parameter \WIDTH 32
    connect \Y $0\reg_cmp[31:0]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$187_Y
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$188_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$188_CMP
    connect \B 5'11000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$187
    parameter \WIDTH 32
    connect \Y $procmux$187_Y
    connect \S $procmux$188_CMP
    connect \B \wdata
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:117.17-117.38|timer_regs.sv:117.13-119.16"
  cell $mux $procmux$183
    parameter \WIDTH 32
    connect \Y $0\reg_cap[31:0]
    connect \S $logic_and$timer_regs.sv:117$56_Y
    connect \B \capture_val
    connect \A \reg_cap
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$181
    parameter \WIDTH 32
    connect \Y $0\reg_int_en[31:0]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$179_Y
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$180_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$180_CMP
    connect \B 5'10000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$179
    parameter \WIDTH 32
    connect \Y $procmux$179_Y
    connect \S $procmux$180_CMP
    connect \B \wdata
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$176
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [0]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$174_Y
    connect \A $procmux$170_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$174
    parameter \WIDTH 1
    connect \Y $procmux$174_Y
    connect \S $procmux$167_CMP
    connect \B $procmux$172_Y
    connect \A $procmux$170_Y
  end
  attribute \src "timer_regs.sv:131.29-131.37|timer_regs.sv:131.25-131.62"
  cell $mux $procmux$172
    parameter \WIDTH 1
    connect \Y $procmux$172_Y
    connect \S \wdata [0]
    connect \B 1'0
    connect \A $procmux$170_Y
  end
  attribute \src "timer_regs.sv:112.17-112.25|timer_regs.sv:112.13-112.55"
  cell $mux $procmux$170
    parameter \WIDTH 1
    connect \Y $procmux$170_Y
    connect \S \core_irq
    connect \B 1'1
    connect \A \reg_int_sts [0]
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$168
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [1]
    connect \S $logic_and$timer_regs.sv:122$57_Y
    connect \B $procmux$166_Y
    connect \A $procmux$162_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$167_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$167_CMP
    connect \B 5'10100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$166
    parameter \WIDTH 1
    connect \Y $procmux$166_Y
    connect \S $procmux$167_CMP
    connect \B $procmux$164_Y
    connect \A $procmux$162_Y
  end
  attribute \src "timer_regs.sv:132.29-132.37|timer_regs.sv:132.25-132.62"
  cell $mux $procmux$164
    parameter \WIDTH 1
    connect \Y $procmux$164_Y
    connect \S \wdata [1]
    connect \B 1'0
    connect \A $procmux$162_Y
  end
  attribute \src "timer_regs.sv:113.17-113.28|timer_regs.sv:113.13-113.55"
  cell $mux $procmux$162
    parameter \WIDTH 1
    connect \Y $procmux$162_Y
    connect \S \capture_stb
    connect \B 1'1
    connect \A \reg_int_sts [1]
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$315
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_315
    connect \D $auto$rtlil.cc:3457:Mux$384
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$310
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_310
    connect \D $auto$rtlil.cc:3457:Mux$382
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$305
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_305
    connect \D $auto$rtlil.cc:3457:Mux$380
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$300
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_300
    connect \D $auto$rtlil.cc:3457:Mux$378
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$295
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_295
    connect \D $auto$rtlil.cc:3457:Mux$376
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$290
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_290
    connect \D $auto$rtlil.cc:3457:Mux$374
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$285
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_285
    connect \D $auto$rtlil.cc:3457:Mux$372
  end
  attribute \src "timer_regs.sv:73.24-73.55"
  cell $logic_and $logic_and$timer_regs.sv:73$49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \load_cmd
    connect \B $eq$timer_regs.sv:73$48_Y
    connect \A $logic_and$timer_regs.sv:122$57_Y
  end
  attribute \src "timer_regs.sv:122.17-122.25"
  cell $logic_and $logic_and$timer_regs.sv:122$57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:122$57_Y
    connect \B \we
    connect \A \cs
  end
  attribute \src "timer_regs.sv:117.17-117.38"
  cell $logic_and $logic_and$timer_regs.sv:117$56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:117$56_Y
    connect \B \reg_ctrl [6]
    connect \A \capture_stb
  end
  attribute \src "timer_regs.sv:73.37-73.54"
  cell $eq $eq$timer_regs.sv:73$48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $eq$timer_regs.sv:73$48_Y
    connect \B 3'100
    connect \A \addr
  end
  cell $mux $auto$ff.cc:614:unmap_srst$383
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$384
    connect \S \rst_n
    connect \B { \reg_int_sts [31:2] $0\reg_int_sts[31:0] [1:0] }
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$381
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$382
    connect \S \rst_n
    connect \B $0\reg_int_en[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$379
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$380
    connect \S \rst_n
    connect \B $0\reg_cap[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$377
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$378
    connect \S \rst_n
    connect \B $0\reg_cmp[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$375
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$376
    connect \S \rst_n
    connect \B $0\reg_pre[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$373
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$374
    connect \S \rst_n
    connect \B $0\reg_load[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$371
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$372
    connect \S \rst_n
    connect \B $0\reg_ctrl[31:0]
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$350
    parameter \WIDTH 32
    connect \Y \reg_int_sts
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_315
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$348
    parameter \WIDTH 32
    connect \Y \reg_int_en
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_310
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$346
    parameter \WIDTH 32
    connect \Y \reg_cap
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_305
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$344
    parameter \WIDTH 32
    connect \Y \reg_cmp
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_300
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$342
    parameter \WIDTH 32
    connect \Y \reg_pre
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_295
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$340
    parameter \WIDTH 32
    connect \Y \reg_load
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_290
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$338
    parameter \WIDTH 32
    connect \Y \reg_ctrl
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_285
    connect \A 0
  end
  attribute \src "timer_regs.sv:80.23-80.47"
  cell $and $and$timer_regs.sv:80$51
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $and$timer_regs.sv:80$51_Y
    connect \B \reg_int_en
    connect \A \reg_int_sts
  end
  connect $0\reg_int_sts[31:0] [31:2] \reg_int_sts [31:2]
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
end
attribute \src "timer_core.sv:9.1-192.10"
attribute \hdlname "timer_core"
module \timer_core
  attribute \src "timer_core.sv:34.25-34.34"
  wire output 19 \trigger_o
  attribute \src "timer_core.sv:41.18-41.22"
  wire \tick
  attribute \src "timer_core.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_core.sv:33.25-33.30"
  wire output 18 \pwm_o
  attribute \src "timer_core.sv:17.25-17.31"
  wire input 6 \pwm_en
  attribute \src "timer_core.sv:40.18-40.27"
  wire width 16 \prescaler
  attribute \src "timer_core.sv:20.25-20.32"
  wire width 16 input 9 \pre_val
  attribute \src "timer_core.sv:19.25-19.31"
  wire input 8 \pre_en
  attribute \src "timer_core.sv:110.11-110.18"
  wire \op_done
  attribute \src "timer_core.sv:15.25-15.29"
  wire input 4 \mode
  attribute \src "timer_core.sv:21.25-21.33"
  wire width 32 input 10 \load_val
  attribute \src "timer_core.sv:23.25-23.33"
  wire input 12 \load_cmd
  attribute \src "timer_core.sv:35.25-35.28"
  wire output 20 \irq
  attribute \src "timer_core.sv:43.18-43.26"
  wire \ext_tick
  attribute \src "timer_core.sv:46.23-46.34"
  wire \ext_meas_re
  attribute \src "timer_core.sv:26.25-26.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_core.sv:46.11-46.21"
  wire \ext_meas_d
  attribute \src "timer_core.sv:18.25-18.31"
  wire input 7 \ext_en
  attribute \src "timer_core.sv:14.25-14.27"
  wire input 3 \en
  attribute \src "timer_core.sv:16.25-16.28"
  wire input 5 \dir
  attribute \src "timer_core.sv:30.25-30.36"
  wire width 32 output 15 \current_val
  attribute \src "timer_core.sv:39.18-39.25"
  wire width 32 \counter
  attribute \src "timer_core.sv:22.25-22.32"
  wire width 32 input 11 \cmp_val
  attribute \src "timer_core.sv:42.18-42.26"
  wire \clk_tick
  attribute \src "timer_core.sv:10.25-10.28"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \src "timer_core.sv:31.25-31.36"
  wire width 32 output 16 \capture_val
  attribute \src "timer_core.sv:32.25-32.36"
  wire output 17 \capture_stb
  attribute \src "timer_core.sv:47.22-47.32"
  wire \capture_re
  attribute \src "timer_core.sv:27.25-27.34"
  wire input 14 \capture_i
  attribute \src "timer_core.sv:47.11-47.20"
  wire \capture_d
  attribute \hdlname "_witness_ anyinit_procdff_280"
  wire \_witness_.anyinit_procdff_280
  attribute \hdlname "_witness_ anyinit_procdff_275"
  wire \_witness_.anyinit_procdff_275
  attribute \hdlname "_witness_ anyinit_procdff_270"
  wire \_witness_.anyinit_procdff_270
  attribute \hdlname "_witness_ anyinit_procdff_265"
  wire width 32 \_witness_.anyinit_procdff_265
  attribute \hdlname "_witness_ anyinit_procdff_260"
  wire \_witness_.anyinit_procdff_260
  attribute \hdlname "_witness_ anyinit_procdff_255"
  wire width 16 \_witness_.anyinit_procdff_255
  attribute \hdlname "_witness_ anyinit_procdff_250"
  wire \_witness_.anyinit_procdff_250
  attribute \hdlname "_witness_ anyinit_procdff_245"
  wire width 32 \_witness_.anyinit_procdff_245
  attribute \hdlname "_witness_ anyinit_procdff_240"
  wire \_witness_.anyinit_procdff_240
  attribute \hdlname "_witness_ anyinit_procdff_235"
  wire \_witness_.anyinit_procdff_235
  attribute \src "timer_core.sv:141.34-141.45"
  wire width 32 $sub$timer_core.sv:141$39_Y
  wire $procmux$81_Y
  wire $procmux$79_Y
  wire $procmux$77_Y
  wire $procmux$73_Y
  wire width 16 $procmux$151_Y
  wire width 16 $procmux$149_Y
  wire width 16 $procmux$147_Y
  wire $procmux$139_Y
  wire $procmux$137_Y
  wire $procmux$135_Y
  wire $procmux$127_Y
  wire $procmux$125_Y
  wire $procmux$122_Y
  wire width 32 $procmux$117_Y
  wire width 32 $procmux$115_Y
  wire width 32 $procmux$113_Y
  wire width 32 $procmux$111_Y
  wire width 32 $procmux$106_Y
  wire width 32 $procmux$104_Y
  attribute \src "timer_core.sv:188.26-188.43"
  wire $lt$timer_core.sv:188$46_Y
  attribute \src "timer_core.sv:114.22-114.37"
  wire $logic_or$timer_core.sv:114$20_Y
  attribute \src "timer_core.sv:87.28-87.35"
  wire $logic_not$timer_core.sv:87$12_Y
  attribute \src "timer_core.sv:63.39-63.49"
  wire $logic_not$timer_core.sv:63$6_Y
  attribute \src "timer_core.sv:62.40-62.51"
  wire $logic_not$timer_core.sv:62$4_Y
  attribute \src "timer_core.sv:116.45-116.53"
  wire $logic_not$timer_core.sv:116$24_Y
  attribute \src "timer_core.sv:116.36-116.41"
  wire $logic_not$timer_core.sv:116$22_Y
  attribute \src "timer_core.sv:114.34-114.37"
  wire $logic_not$timer_core.sv:114$19_Y
  attribute \src "timer_core.sv:87.22-87.35"
  wire $logic_and$timer_core.sv:87$13_Y
  attribute \src "timer_core.sv:132.22-132.44"
  wire $logic_and$timer_core.sv:132$36_Y
  attribute \src "timer_core.sv:118.22-118.56"
  wire $logic_and$timer_core.sv:118$31_Y
  attribute \src "timer_core.sv:117.17-117.44"
  wire $logic_and$timer_core.sv:117$28_Y
  attribute \src "timer_core.sv:116.22-116.53"
  wire $logic_and$timer_core.sv:116$25_Y
  attribute \src "timer_core.sv:116.22-116.41"
  wire $logic_and$timer_core.sv:116$23_Y
  attribute \src "timer_core.sv:116.22-116.32"
  wire $logic_and$timer_core.sv:116$21_Y
  attribute \src "timer_core.sv:184.26-184.44"
  wire $le$timer_core.sv:184$45_Y
  attribute \src "timer_core.sv:89.21-89.35"
  wire $eq$timer_core.sv:89$14_Y
  attribute \src "timer_core.sv:118.37-118.56"
  wire $eq$timer_core.sv:118$30_Y
  attribute \src "timer_core.sv:117.32-117.44"
  wire $eq$timer_core.sv:117$27_Y
  attribute \src "timer_core.sv:117.17-117.28"
  wire $eq$timer_core.sv:117$26_Y
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_core.sv:93.34-93.47"
  wire width 32 $auto$wreduce.cc:514:run$316
  wire $auto$rtlil.cc:3457:Mux$370
  wire $auto$rtlil.cc:3457:Mux$368
  wire $auto$rtlil.cc:3457:Mux$366
  wire width 32 $auto$rtlil.cc:3457:Mux$364
  wire $auto$rtlil.cc:3457:Mux$362
  wire width 16 $auto$rtlil.cc:3457:Mux$360
  wire $auto$rtlil.cc:3457:Mux$358
  wire width 32 $auto$rtlil.cc:3457:Mux$356
  wire $auto$rtlil.cc:3457:Mux$352
  attribute \src "timer_core.sv:153.34-153.45"
  wire width 32 $add$timer_core.sv:153$41_Y
  attribute \src "timer_core.sv:176.16-176.16"
  wire $2\pwm_o[0:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire width 16 $0\prescaler[15:0]
  attribute \src "timer_core.sv:111.5-120.8"
  wire $0\op_done[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire $0\irq[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire width 32 $0\counter[31:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire $0\clk_tick[0:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire width 32 $0\capture_val[31:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire $0\capture_stb[0:0]
  attribute \src "timer_core.sv:107.19-107.47"
  cell $mux $ternary$timer_core.sv:107$16
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  attribute \src "timer_core.sv:93.34-93.47"
  cell $sub $sub$timer_core.sv:93$15
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$316 [15:0]
    connect \B 1'1
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:141.34-141.45"
  cell $sub $sub$timer_core.sv:141$39
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $sub$timer_core.sv:141$39_Y
    connect \B 1'1
    connect \A \counter
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$84
    parameter \WIDTH 1
    connect \Y $0\irq[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$81_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$81
    parameter \WIDTH 1
    connect \Y $procmux$81_Y
    connect \S $logic_and$timer_core.sv:132$36_Y
    connect \B $procmux$79_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$79
    parameter \WIDTH 1
    connect \Y $procmux$79_Y
    connect \S \dir
    connect \B $procmux$73_Y
    connect \A $procmux$77_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$77
    parameter \WIDTH 1
    connect \Y $procmux$77_Y
    connect \S $eq$timer_core.sv:117$27_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$73
    parameter \WIDTH 1
    connect \Y $procmux$73_Y
    connect \S $eq$timer_core.sv:118$30_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:177.13-177.20|timer_core.sv:177.9-190.12"
  attribute \full_case 1
  cell $mux $procmux$69
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $2\pwm_o[0:0]
    connect \A 1'0
  end
  attribute \src "timer_core.sv:180.17-180.28|timer_core.sv:180.13-189.16"
  attribute \full_case 1
  cell $mux $procmux$63
    parameter \WIDTH 1
    connect \Y $2\pwm_o[0:0]
    connect \S \dir
    connect \B $lt$timer_core.sv:188$46_Y
    connect \A $le$timer_core.sv:184$45_Y
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$160
    parameter \WIDTH 32
    connect \Y $0\capture_val[31:0]
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$157
    parameter \WIDTH 1
    connect \Y $0\capture_stb[0:0]
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$154
    parameter \WIDTH 16
    connect \Y $0\prescaler[15:0]
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $procmux$151_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$151
    parameter \WIDTH 16
    connect \Y $procmux$151_Y
    connect \S $logic_and$timer_core.sv:87$13_Y
    connect \B $procmux$149_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$149
    parameter \WIDTH 16
    connect \Y $procmux$149_Y
    connect \S \pre_en
    connect \B $procmux$147_Y
    connect \A 16'0000000000000000
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$147
    parameter \WIDTH 16
    connect \Y $procmux$147_Y
    connect \S $eq$timer_core.sv:89$14_Y
    connect \B \pre_val
    connect \A $auto$wreduce.cc:514:run$316 [15:0]
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$142
    parameter \WIDTH 1
    connect \Y $0\clk_tick[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$139_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$139
    parameter \WIDTH 1
    connect \Y $procmux$139_Y
    connect \S $logic_and$timer_core.sv:87$13_Y
    connect \B $procmux$137_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$137
    parameter \WIDTH 1
    connect \Y $procmux$137_Y
    connect \S \pre_en
    connect \B $procmux$135_Y
    connect \A 1'1
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$135
    parameter \WIDTH 1
    connect \Y $procmux$135_Y
    connect \S $eq$timer_core.sv:89$14_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:114.22-114.37|timer_core.sv:114.18-119.12"
  attribute \full_case 1
  cell $mux $procmux$130
    parameter \WIDTH 1
    connect \Y $0\op_done[0:0]
    connect \S $logic_or$timer_core.sv:114$20_Y
    connect \B 1'0
    connect \A $procmux$127_Y
  end
  attribute \src "timer_core.sv:116.22-116.53|timer_core.sv:116.18-119.12"
  cell $mux $procmux$127
    parameter \WIDTH 1
    connect \Y $procmux$127_Y
    connect \S $logic_and$timer_core.sv:116$25_Y
    connect \B $procmux$125_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:117.17-117.44|timer_core.sv:117.13-118.74"
  attribute \full_case 1
  cell $mux $procmux$125
    parameter \WIDTH 1
    connect \Y $procmux$125_Y
    connect \S $logic_and$timer_core.sv:117$28_Y
    connect \B 1'1
    connect \A $procmux$122_Y
  end
  attribute \src "timer_core.sv:118.22-118.56|timer_core.sv:118.18-118.74"
  cell $mux $procmux$122
    parameter \WIDTH 1
    connect \Y $procmux$122_Y
    connect \S $logic_and$timer_core.sv:118$31_Y
    connect \B 1'1
    connect \A \op_done
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$120
    parameter \WIDTH 32
    connect \Y $0\counter[31:0]
    connect \S \load_cmd
    connect \B \load_val
    connect \A $procmux$117_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$117
    parameter \WIDTH 32
    connect \Y $procmux$117_Y
    connect \S $logic_and$timer_core.sv:132$36_Y
    connect \B $procmux$115_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$115
    parameter \WIDTH 32
    connect \Y $procmux$115_Y
    connect \S \dir
    connect \B $procmux$106_Y
    connect \A $procmux$113_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$113
    parameter \WIDTH 32
    connect \Y $procmux$113_Y
    connect \S $eq$timer_core.sv:117$27_Y
    connect \B $procmux$111_Y
    connect \A $sub$timer_core.sv:141$39_Y
  end
  attribute \src "timer_core.sv:138.25-138.29|timer_core.sv:138.21-139.48"
  attribute \full_case 1
  cell $mux $procmux$111
    parameter \WIDTH 32
    connect \Y $procmux$111_Y
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$106
    parameter \WIDTH 32
    connect \Y $procmux$106_Y
    connect \S $eq$timer_core.sv:118$30_Y
    connect \B $procmux$104_Y
    connect \A $add$timer_core.sv:153$41_Y
  end
  attribute \src "timer_core.sv:150.25-150.29|timer_core.sv:150.21-151.51"
  attribute \full_case 1
  cell $mux $procmux$104
    parameter \WIDTH 32
    connect \Y $procmux$104_Y
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $anyinit $procdff$280
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_280
    connect \D $auto$rtlil.cc:3457:Mux$370
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $anyinit $procdff$275
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_275
    connect \D $auto$rtlil.cc:3457:Mux$368
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $anyinit $procdff$270
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_270
    connect \D $auto$rtlil.cc:3457:Mux$366
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $anyinit $procdff$265
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_265
    connect \D $auto$rtlil.cc:3457:Mux$364
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $anyinit $procdff$260
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_260
    connect \D $auto$rtlil.cc:3457:Mux$362
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $anyinit $procdff$255
    parameter \WIDTH 16
    connect \Q \_witness_.anyinit_procdff_255
    connect \D $auto$rtlil.cc:3457:Mux$360
  end
  attribute \src "timer_core.sv:111.5-120.8"
  attribute \always_ff 1
  cell $anyinit $procdff$250
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_250
    connect \D $auto$rtlil.cc:3457:Mux$358
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$245
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_245
    connect \D $auto$rtlil.cc:3457:Mux$356
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$240
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_240
    connect \D $auto$rtlil.cc:3457:Mux$352
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$235
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_235
    connect \D $auto$rtlil.cc:3457:Mux$352
  end
  attribute \src "timer_core.sv:188.26-188.43"
  cell $lt $lt$timer_core.sv:188$46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $lt$timer_core.sv:188$46_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:114.22-114.37"
  cell $logic_or $logic_or$timer_core.sv:114$20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_or$timer_core.sv:114$20_Y
    connect \B $logic_not$timer_core.sv:114$19_Y
    connect \A \load_cmd
  end
  attribute \src "timer_core.sv:87.28-87.35"
  cell $logic_not $logic_not$timer_core.sv:87$12
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:87$12_Y
    connect \A \ext_en
  end
  attribute \src "timer_core.sv:63.39-63.49"
  cell $logic_not $logic_not$timer_core.sv:63$6
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:63$6_Y
    connect \A \capture_d
  end
  attribute \src "timer_core.sv:62.40-62.51"
  cell $logic_not $logic_not$timer_core.sv:62$4
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:62$4_Y
    connect \A \ext_meas_d
  end
  attribute \src "timer_core.sv:116.45-116.53"
  cell $logic_not $logic_not$timer_core.sv:116$24
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$24_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:116.36-116.41"
  cell $logic_not $logic_not$timer_core.sv:116$22
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$22_Y
    connect \A \mode
  end
  attribute \src "timer_core.sv:114.34-114.37"
  cell $logic_not $logic_not$timer_core.sv:114$19
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:114$19_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:87.22-87.35"
  cell $logic_and $logic_and$timer_core.sv:87$13
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:87$13_Y
    connect \B $logic_not$timer_core.sv:87$12_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:63.26-63.49"
  cell $logic_and $logic_and$timer_core.sv:63$7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $logic_not$timer_core.sv:63$6_Y
    connect \A \capture_i
  end
  attribute \src "timer_core.sv:62.26-62.51"
  cell $logic_and $logic_and$timer_core.sv:62$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $logic_not$timer_core.sv:62$4_Y
    connect \A \ext_meas_i
  end
  attribute \src "timer_core.sv:132.22-132.44"
  cell $logic_and $logic_and$timer_core.sv:132$36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:132$36_Y
    connect \B $logic_not$timer_core.sv:116$24_Y
    connect \A $logic_and$timer_core.sv:116$21_Y
  end
  attribute \src "timer_core.sv:118.22-118.56"
  cell $logic_and $logic_and$timer_core.sv:118$31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:118$31_Y
    connect \B $eq$timer_core.sv:118$30_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:117.17-117.44"
  cell $logic_and $logic_and$timer_core.sv:117$28
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:117$28_Y
    connect \B $eq$timer_core.sv:117$27_Y
    connect \A $eq$timer_core.sv:117$26_Y
  end
  attribute \src "timer_core.sv:116.22-116.53"
  cell $logic_and $logic_and$timer_core.sv:116$25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$25_Y
    connect \B $logic_not$timer_core.sv:116$24_Y
    connect \A $logic_and$timer_core.sv:116$23_Y
  end
  attribute \src "timer_core.sv:116.22-116.41"
  cell $logic_and $logic_and$timer_core.sv:116$23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$23_Y
    connect \B $logic_not$timer_core.sv:116$22_Y
    connect \A $logic_and$timer_core.sv:116$21_Y
  end
  attribute \src "timer_core.sv:116.22-116.32"
  cell $logic_and $logic_and$timer_core.sv:116$21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$21_Y
    connect \B \tick
    connect \A \en
  end
  attribute \src "timer_core.sv:184.26-184.44"
  cell $le $le$timer_core.sv:184$45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$timer_core.sv:184$45_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:89.21-89.35"
  cell $logic_not $eq$timer_core.sv:89$14
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:89$14_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:118.37-118.56"
  cell $eq $eq$timer_core.sv:118$30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:118$30_Y
    connect \B \load_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.32-117.44"
  cell $logic_not $eq$timer_core.sv:117$27
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$27_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.17-117.28"
  cell $not $eq$timer_core.sv:117$26
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$26_Y
    connect \A \dir
  end
  cell $mux $auto$ff.cc:614:unmap_srst$369
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$370
    connect \S \rst_n
    connect \B \capture_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$367
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$368
    connect \S \rst_n
    connect \B \ext_meas_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$365
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$366
    connect \S \rst_n
    connect \B $0\capture_stb[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$363
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$364
    connect \S \rst_n
    connect \B $0\capture_val[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$361
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$362
    connect \S \rst_n
    connect \B $0\clk_tick[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$359
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3457:Mux$360
    connect \S \rst_n
    connect \B $0\prescaler[15:0]
    connect \A 16'0000000000000000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$357
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$358
    connect \S \rst_n
    connect \B $0\op_done[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$355
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$356
    connect \S \rst_n
    connect \B $0\counter[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$351
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$352
    connect \S \rst_n
    connect \B $0\irq[0:0]
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$336
    parameter \WIDTH 1
    connect \Y \capture_d
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_280
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$334
    parameter \WIDTH 1
    connect \Y \ext_meas_d
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_275
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$332
    parameter \WIDTH 1
    connect \Y \capture_stb
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_270
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$330
    parameter \WIDTH 32
    connect \Y \capture_val
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_265
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$328
    parameter \WIDTH 1
    connect \Y \clk_tick
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_260
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$326
    parameter \WIDTH 16
    connect \Y \prescaler
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_255
    connect \A 16'0000000000000000
  end
  cell $mux $auto$async2sync.cc:243:execute$324
    parameter \WIDTH 1
    connect \Y \op_done
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_250
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$322
    parameter \WIDTH 32
    connect \Y \counter
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_245
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$320
    parameter \WIDTH 1
    connect \Y \irq
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_240
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$318
    parameter \WIDTH 1
    connect \Y \trigger_o
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_235
    connect \A 1'0
  end
  attribute \src "timer_core.sv:153.34-153.45"
  cell $add $add$timer_core.sv:153$41
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $add$timer_core.sv:153$41_Y
    connect \B 1'1
    connect \A \counter
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
attribute \src "timer_apb.sv:9.1-172.10"
attribute \top 1
attribute \hdlname "timer_apb"
module \timer_apb
  attribute \src "timer_apb.sv:37.22-37.24"
  wire \we
  attribute \unused_bits "0"
  attribute \src "timer_apb.sv:48.18-48.31"
  wire \unused_cap_en
  attribute \src "timer_apb.sv:31.25-31.34"
  wire output 16 \trigger_o
  attribute \src "timer_apb.sv:56.18-56.24"
  wire \reg_we
  attribute \src "timer_apb.sv:55.18-55.27"
  wire width 32 \reg_wdata
  attribute \src "timer_apb.sv:57.18-57.24"
  wire \reg_re
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_apb.sv:54.18-54.26"
  wire width 32 \reg_addr
  attribute \src "timer_apb.sv:39.18-39.23"
  wire width 32 \rdata
  attribute \src "timer_apb.sv:19.25-19.31"
  wire input 7 \pwrite
  attribute \src "timer_apb.sv:30.25-30.30"
  wire output 15 \pwm_o
  attribute \src "timer_apb.sv:42.33-42.39"
  wire \pwm_en
  attribute \src "timer_apb.sv:20.25-20.31"
  wire width 32 input 8 \pwdata
  attribute \src "timer_apb.sv:21.25-21.30"
  wire width 4 input 9 \pstrb
  attribute \src "timer_apb.sv:25.25-25.32"
  wire output 12 \pslverr
  attribute \src "timer_apb.sv:17.25-17.29"
  wire input 5 \psel
  attribute \src "timer_apb.sv:11.25-11.32"
  wire input 2 \presetn
  attribute \src "timer_apb.sv:23.25-23.31"
  wire output 10 \pready
  attribute \src "timer_apb.sv:43.18-43.25"
  wire width 16 \pre_val
  attribute \src "timer_apb.sv:42.49-42.55"
  wire \pre_en
  attribute \src "timer_apb.sv:24.25-24.31"
  wire width 32 output 11 \prdata
  attribute \src "timer_apb.sv:16.25-16.30"
  wire width 3 input 4 \pprot
  attribute \src "timer_apb.sv:18.25-18.32"
  wire input 6 \penable
  attribute \src "timer_apb.sv:10.25-10.29"
  wire input 1 \pclk
  attribute \src "timer_apb.sv:15.25-15.30"
  wire width 32 input 3 \paddr
  attribute \src "timer_apb.sv:42.22-42.26"
  wire \mode
  attribute \src "timer_apb.sv:44.18-44.26"
  wire width 32 \load_val
  attribute \src "timer_apb.sv:42.57-42.65"
  wire \load_cmd
  attribute \src "timer_apb.sv:33.25-33.28"
  wire output 17 \irq
  attribute \src "timer_apb.sv:28.25-28.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_apb.sv:42.41-42.47"
  wire \ext_en
  attribute \src "timer_apb.sv:42.18-42.20"
  wire \en
  attribute \src "timer_apb.sv:42.28-42.31"
  wire \dir
  attribute \src "timer_apb.sv:44.37-44.48"
  wire width 32 \current_val
  attribute \src "timer_apb.sv:37.18-37.20"
  wire \cs
  attribute \src "timer_apb.sv:45.18-45.32"
  wire \core_irq_pulse
  attribute \src "timer_apb.sv:50.18-50.27"
  wire \core_intr
  attribute \src "timer_apb.sv:44.28-44.35"
  wire width 32 \cmp_val
  attribute \src "timer_apb.sv:44.50-44.61"
  wire width 32 \capture_val
  attribute \src "timer_apb.sv:45.34-45.45"
  wire \capture_stb
  attribute \src "timer_apb.sv:29.25-29.34"
  wire input 14 \capture_i
  attribute \src "timer_apb.sv:38.18-38.22"
  wire width 6 \addr
  attribute \src "timer_apb.sv:117.16-143.6"
  attribute \module_not_derived 1
  cell \timer_regs \u_timer_regs
    connect \we \reg_we
    connect \wdata \reg_wdata
    connect \rst_n \presetn
    connect \rdata \rdata
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \core_intr
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \pclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en \unused_cap_en
    connect \addr \reg_addr [5:0]
  end
  attribute \src "timer_apb.sv:146.16-170.6"
  attribute \module_not_derived 1
  cell \timer_core \u_timer_core
    connect \trigger_o \trigger_o
    connect \rst_n \presetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \pclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  attribute \src "timer_apb.sv:64.7-83.6"
  attribute \module_not_derived 1
  cell $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417\apb_slave_adapter \u_apb_adapter
    connect \reg_we \reg_we
    connect \reg_wdata \reg_wdata
    connect \reg_re \reg_re
    connect \reg_rdata \rdata
    connect \reg_be { }
    connect \reg_addr \reg_addr
    connect \pwrite \pwrite
    connect \pwdata \pwdata
    connect \pstrb \pstrb
    connect \pslverr \pslverr
    connect \psel \psel
    connect \presetn \presetn
    connect \pready \pready
    connect \prdata \prdata
    connect \pprot \pprot
    connect \penable \penable
    connect \pclk \pclk
    connect \paddr \paddr
  end
  attribute \src "timer_apb.sv:87.19-87.35"
  cell $logic_or $logic_or$timer_apb.sv:87$1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \reg_re
    connect \A \reg_we
  end
  connect \addr \reg_addr [5:0]
  connect \irq \core_intr
  connect \we \reg_we
end
attribute \src "apb_slave_adapter.sv:10.1-65.10"
attribute \hdlname "apb_slave_adapter"
attribute \dynports 1
module $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417\apb_slave_adapter
  parameter \ADDR_WIDTH 32
  parameter \DATA_WIDTH 32
  attribute \src "apb_slave_adapter.sv:37.37-37.43"
  wire output 16 \reg_we
  attribute \src "apb_slave_adapter.sv:35.37-35.46"
  wire width 32 output 14 \reg_wdata
  attribute \src "apb_slave_adapter.sv:38.37-38.43"
  wire output 17 \reg_re
  attribute \src "apb_slave_adapter.sv:36.37-36.46"
  wire width 32 input 15 \reg_rdata
  attribute \src "apb_slave_adapter.sv:39.39-39.45"
  wire width 4 output 18 \reg_be
  attribute \src "apb_slave_adapter.sv:34.37-34.45"
  wire width 32 output 13 \reg_addr
  attribute \src "apb_slave_adapter.sv:26.37-26.43"
  wire input 7 \pwrite
  attribute \src "apb_slave_adapter.sv:27.37-27.43"
  wire width 32 input 8 \pwdata
  attribute \src "apb_slave_adapter.sv:28.39-28.44"
  wire width 4 input 9 \pstrb
  attribute \src "apb_slave_adapter.sv:31.37-31.44"
  wire output 12 \pslverr
  attribute \src "apb_slave_adapter.sv:24.37-24.41"
  wire input 5 \psel
  attribute \src "apb_slave_adapter.sv:16.37-16.44"
  wire input 2 \presetn
  attribute \src "apb_slave_adapter.sv:30.37-30.43"
  wire output 11 \pready
  attribute \src "apb_slave_adapter.sv:29.37-29.43"
  wire width 32 output 10 \prdata
  attribute \src "apb_slave_adapter.sv:22.37-22.42"
  wire width 3 input 4 \pprot
  attribute \src "apb_slave_adapter.sv:25.37-25.44"
  wire input 6 \penable
  attribute \src "apb_slave_adapter.sv:15.37-15.41"
  wire input 1 \pclk
  attribute \src "apb_slave_adapter.sv:20.37-20.42"
  wire width 32 input 3 \paddr
  attribute \src "apb_slave_adapter.sv:63.32-63.39"
  wire $logic_not$apb_slave_adapter.sv:63$60_Y
  attribute \src "apb_slave_adapter.sv:56.24-56.39"
  wire $logic_and$apb_slave_adapter.sv:56$58_Y
  attribute \src "apb_slave_adapter.sv:63.32-63.39"
  cell $logic_not $logic_not$apb_slave_adapter.sv:63$60
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$apb_slave_adapter.sv:63$60_Y
    connect \A \pwrite
  end
  attribute \src "apb_slave_adapter.sv:63.24-63.39"
  cell $logic_and $logic_and$apb_slave_adapter.sv:63$61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \reg_re
    connect \B $logic_not$apb_slave_adapter.sv:63$60_Y
    connect \A \psel
  end
  attribute \src "apb_slave_adapter.sv:56.24-56.49"
  cell $logic_and $logic_and$apb_slave_adapter.sv:56$59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \reg_we
    connect \B \pwrite
    connect \A $logic_and$apb_slave_adapter.sv:56$58_Y
  end
  attribute \src "apb_slave_adapter.sv:56.24-56.39"
  cell $logic_and $logic_and$apb_slave_adapter.sv:56$58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$apb_slave_adapter.sv:56$58_Y
    connect \B \penable
    connect \A \psel
  end
  connect \prdata \reg_rdata
  connect \pready 1'1
  connect \pslverr 1'0
  connect \reg_addr \paddr
  connect \reg_be \pstrb
  connect \reg_wdata \pwdata
end
