# 
# Synthesis run script generated by Vivado
# 

set_param synth.elaboration.rodinMoreOptions {rt::set_parameter advancedConstPropAcrossHier true}
set_param chipscope.enablePRFlow 1
set_param dsa.expandedPRRegion 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {HDL-1065} -limit 10000
set_msg_config  -ruleid {23}  -id {[BD 41-1306]}  -suppress 
set_msg_config  -ruleid {24}  -id {[BD 41-1271]}  -suppress 
create_project -in_memory -part xcku115-flvb2104-2-e

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Sim/sdaccel_ku/xcl_design/xcl_design.cache/wt [current_project]
set_property parent.project_path C:/Sim/sdaccel_ku/xcl_design/xcl_design.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part_repo_paths C:/Sim/sdaccel_ku/sources/boardrepo/xil-accel-rd-ku115/1.0 [current_project]
set_property board_part xilinx.com:xil-accel-rd-ku115:part0:1.0 [current_project]
set_property ip_output_repo c:/Sim/sdaccel_ku/xcl_design/xcl_design.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib C:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/hdl/xcl_design_wrapper.v
add_files C:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/xcl_design.bd
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axi_i2c_0/xcl_design_axi_i2c_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axi_i2c_0/xcl_design_axi_i2c_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_buf_refclk_bufg_0/xcl_design_buf_refclk_bufg_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_buf_refclk_ibuf_0/xcl_design_buf_refclk_ibuf_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel2_0/xcl_design_clkwiz_kernel2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel2_0/xcl_design_clkwiz_kernel2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel2_0/xcl_design_clkwiz_kernel2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_sysclks_0/xcl_design_clkwiz_sysclks_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_sysclks_0/xcl_design_clkwiz_sysclks_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_sysclks_0/xcl_design_clkwiz_sysclks_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ctrlclk_0/xcl_design_psreset_ctrlclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ctrlclk_0/xcl_design_psreset_ctrlclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ctrlclk_0/xcl_design_psreset_ctrlclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_gt.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/source/xcl_design_dma_pcie_0_pcie3_ip-PCIE_X0Y0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_0/synth/xcl_design_dma_pcie_0_pcie3_ip_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_1/xcl_design_dma_pcie_0_blk_mem_64_reg_be_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_2/xcl_design_dma_pcie_0_fifo_generator_64_parity_ult/xcl_design_dma_pcie_0_fifo_generator_64_parity_ult.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/ip_2/xcl_design_dma_pcie_0_fifo_generator_64_parity_ult_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/xcl_design_dma_pcie_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/source/xcl_design_dma_pcie_0_pcie3_us_ip.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_dma_pcie_0/synth/xcl_design_dma_pcie_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_gpio_featureid_0/xcl_design_gpio_featureid_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_gpio_featureid_0/xcl_design_gpio_featureid_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_gpio_featureid_0/xcl_design_gpio_featureid_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddr_calib_status_0/xcl_design_ddr_calib_status_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddr_calib_status_0/xcl_design_ddr_calib_status_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddr_calib_status_0/xcl_design_ddr_calib_status_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_gate_pr_0/xcl_design_gate_pr_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_gate_pr_0/xcl_design_gate_pr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_gate_pr_0/xcl_design_gate_pr_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xbar_0/xcl_design_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_regslice_ctrl_pr_0/xcl_design_psreset_regslice_ctrl_pr_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_regslice_ctrl_pr_0/xcl_design_psreset_regslice_ctrl_pr_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_regslice_ctrl_pr_0/xcl_design_psreset_regslice_ctrl_pr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_regslice_data_pr_0/xcl_design_psreset_regslice_data_pr_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_regslice_data_pr_0/xcl_design_psreset_regslice_data_pr_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_regslice_data_pr_0/xcl_design_psreset_regslice_data_pr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_regslice_control_0/xcl_design_regslice_control_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_regslice_data_0/xcl_design_regslice_data_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_regslice_apm_a_0/xcl_design_regslice_apm_a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_regslice_apm_b_0/xcl_design_regslice_apm_b_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_regslice_fifo_a_0/xcl_design_regslice_fifo_a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_regslice_fifo_b_0/xcl_design_regslice_fifo_b_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_apm_0/xcl_design_xilmonitor_apm_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_apm_0/xcl_design_xilmonitor_apm_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_apm_0/xcl_design_xilmonitor_apm_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_fifo0_0/xcl_design_xilmonitor_fifo0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/xcl_design_xilmonitor_subset0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_0/xcl_design_psreset_ddrmem_n_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_0/xcl_design_psreset_ddrmem_n_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_0/xcl_design_psreset_ddrmem_n_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_2_0/xcl_design_psreset_ddrmem_n_2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_2_0/xcl_design_psreset_ddrmem_n_2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_2_0/xcl_design_psreset_ddrmem_n_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_3_0/xcl_design_psreset_ddrmem_n_3_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_3_0/xcl_design_psreset_ddrmem_n_3_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_3_0/xcl_design_psreset_ddrmem_n_3_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_4_0/xcl_design_psreset_ddrmem_n_4_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_4_0/xcl_design_psreset_ddrmem_n_4_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_ddrmem_n_4_0/xcl_design_psreset_ddrmem_n_4_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_apmclk_0/xcl_design_psreset_gate_pr_apmclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_apmclk_0/xcl_design_psreset_gate_pr_apmclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_apmclk_0/xcl_design_psreset_gate_pr_apmclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_control_0/xcl_design_psreset_gate_pr_control_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_control_0/xcl_design_psreset_gate_pr_control_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_control_0/xcl_design_psreset_gate_pr_control_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_data_0/xcl_design_psreset_gate_pr_data_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_data_0/xcl_design_psreset_gate_pr_data_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_data_0/xcl_design_psreset_gate_pr_data_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_kernel_0/xcl_design_psreset_gate_pr_kernel_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_kernel_0/xcl_design_psreset_gate_pr_kernel_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_kernel_0/xcl_design_psreset_gate_pr_kernel_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_kernel2_0/xcl_design_psreset_gate_pr_kernel2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_kernel2_0/xcl_design_psreset_gate_pr_kernel2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_psreset_gate_pr_kernel2_0/xcl_design_psreset_gate_pr_kernel2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_1/bd_41e8_psr0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_1/bd_41e8_psr0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_1/bd_41e8_psr0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_2/bd_41e8_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_2/bd_41e8_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_2/bd_41e8_psr_aclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_3/bd_41e8_psr_aclk1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_3/bd_41e8_psr_aclk1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_3/bd_41e8_psr_aclk1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_4/bd_41e8_psr_aclk2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_4/bd_41e8_psr_aclk2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_4/bd_41e8_psr_aclk2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_5/bd_41e8_arsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_6/bd_41e8_rsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_7/bd_41e8_awsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_8/bd_41e8_wsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_9/bd_41e8_bsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_10/bd_41e8_s00mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_11/bd_41e8_s00tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_12/bd_41e8_s00sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_13/bd_41e8_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_14/bd_41e8_sarn_0/bd_41e8_sarn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_14/bd_41e8_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_15/bd_41e8_srn_0/bd_41e8_srn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_15/bd_41e8_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_16/bd_41e8_sawn_0/bd_41e8_sawn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_16/bd_41e8_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_17/bd_41e8_swn_0/bd_41e8_swn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_17/bd_41e8_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_18/bd_41e8_sbn_0/bd_41e8_sbn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_18/bd_41e8_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_19/bd_41e8_s01mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_20/bd_41e8_s01tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_21/bd_41e8_s01sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_22/bd_41e8_s01a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_23/bd_41e8_sarn_1/bd_41e8_sarn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_23/bd_41e8_sarn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_24/bd_41e8_srn_1/bd_41e8_srn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_24/bd_41e8_srn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_25/bd_41e8_sawn_1/bd_41e8_sawn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_25/bd_41e8_sawn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_26/bd_41e8_swn_1/bd_41e8_swn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_26/bd_41e8_swn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_27/bd_41e8_sbn_1/bd_41e8_sbn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_27/bd_41e8_sbn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_28/bd_41e8_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_29/bd_41e8_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_30/bd_41e8_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_31/bd_41e8_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_32/bd_41e8_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_33/bd_41e8_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/ip/ip_34/bd_41e8_m00e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/bd_0/bd_41e8_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem0_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_1/bd_81b9_psr0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_1/bd_81b9_psr0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_1/bd_81b9_psr0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_2/bd_81b9_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_2/bd_81b9_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_2/bd_81b9_psr_aclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_3/bd_81b9_psr_aclk1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_3/bd_81b9_psr_aclk1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_3/bd_81b9_psr_aclk1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_4/bd_81b9_psr_aclk2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_4/bd_81b9_psr_aclk2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_4/bd_81b9_psr_aclk2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_5/bd_81b9_arsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_6/bd_81b9_rsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_7/bd_81b9_awsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_8/bd_81b9_wsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_9/bd_81b9_bsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_10/bd_81b9_s00mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_11/bd_81b9_s00tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_12/bd_81b9_s00sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_13/bd_81b9_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_14/bd_81b9_sarn_0/bd_81b9_sarn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_14/bd_81b9_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_15/bd_81b9_srn_0/bd_81b9_srn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_15/bd_81b9_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_16/bd_81b9_sawn_0/bd_81b9_sawn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_16/bd_81b9_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_17/bd_81b9_swn_0/bd_81b9_swn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_17/bd_81b9_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_18/bd_81b9_sbn_0/bd_81b9_sbn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_18/bd_81b9_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_19/bd_81b9_s01mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_20/bd_81b9_s01tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_21/bd_81b9_s01sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_22/bd_81b9_s01a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_23/bd_81b9_sarn_1/bd_81b9_sarn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_23/bd_81b9_sarn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_24/bd_81b9_srn_1/bd_81b9_srn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_24/bd_81b9_srn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_25/bd_81b9_sawn_1/bd_81b9_sawn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_25/bd_81b9_sawn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_26/bd_81b9_swn_1/bd_81b9_swn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_26/bd_81b9_swn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_27/bd_81b9_sbn_1/bd_81b9_sbn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_27/bd_81b9_sbn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_28/bd_81b9_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_29/bd_81b9_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_30/bd_81b9_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_31/bd_81b9_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_32/bd_81b9_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_33/bd_81b9_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/ip/ip_34/bd_81b9_m00e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/bd_0/bd_81b9_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem1_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_1/bd_8149_psr0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_1/bd_8149_psr0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_1/bd_8149_psr0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_2/bd_8149_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_2/bd_8149_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_2/bd_8149_psr_aclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_3/bd_8149_psr_aclk1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_3/bd_8149_psr_aclk1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_3/bd_8149_psr_aclk1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_4/bd_8149_psr_aclk2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_4/bd_8149_psr_aclk2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_4/bd_8149_psr_aclk2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_5/bd_8149_arsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_6/bd_8149_rsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_7/bd_8149_awsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_8/bd_8149_wsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_9/bd_8149_bsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_10/bd_8149_s00mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_11/bd_8149_s00tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_12/bd_8149_s00sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_13/bd_8149_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_14/bd_8149_sarn_0/bd_8149_sarn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_14/bd_8149_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_15/bd_8149_srn_0/bd_8149_srn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_15/bd_8149_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_16/bd_8149_sawn_0/bd_8149_sawn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_16/bd_8149_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_17/bd_8149_swn_0/bd_8149_swn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_17/bd_8149_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_18/bd_8149_sbn_0/bd_8149_sbn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_18/bd_8149_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_19/bd_8149_s01mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_20/bd_8149_s01tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_21/bd_8149_s01sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_22/bd_8149_s01a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_23/bd_8149_sarn_1/bd_8149_sarn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_23/bd_8149_sarn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_24/bd_8149_srn_1/bd_8149_srn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_24/bd_8149_srn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_25/bd_8149_sawn_1/bd_8149_sawn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_25/bd_8149_sawn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_26/bd_8149_swn_1/bd_8149_swn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_26/bd_8149_swn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_27/bd_8149_sbn_1/bd_8149_sbn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_27/bd_8149_sbn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_28/bd_8149_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_29/bd_8149_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_30/bd_8149_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_31/bd_8149_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_32/bd_8149_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_33/bd_8149_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/ip/ip_34/bd_8149_m00e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/bd_0/bd_8149_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem2_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_1/bd_4118_psr0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_1/bd_4118_psr0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_1/bd_4118_psr0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_2/bd_4118_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_2/bd_4118_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_2/bd_4118_psr_aclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_3/bd_4118_psr_aclk1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_3/bd_4118_psr_aclk1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_3/bd_4118_psr_aclk1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_4/bd_4118_psr_aclk2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_4/bd_4118_psr_aclk2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_4/bd_4118_psr_aclk2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_5/bd_4118_arsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_6/bd_4118_rsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_7/bd_4118_awsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_8/bd_4118_wsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_9/bd_4118_bsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_10/bd_4118_s00mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_11/bd_4118_s00tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_12/bd_4118_s00sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_13/bd_4118_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_14/bd_4118_sarn_0/bd_4118_sarn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_14/bd_4118_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_15/bd_4118_srn_0/bd_4118_srn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_15/bd_4118_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_16/bd_4118_sawn_0/bd_4118_sawn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_16/bd_4118_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_17/bd_4118_swn_0/bd_4118_swn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_17/bd_4118_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_18/bd_4118_sbn_0/bd_4118_sbn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_18/bd_4118_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_19/bd_4118_s01mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_20/bd_4118_s01tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_21/bd_4118_s01sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_22/bd_4118_s01a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_23/bd_4118_sarn_1/bd_4118_sarn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_23/bd_4118_sarn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_24/bd_4118_srn_1/bd_4118_srn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_24/bd_4118_srn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_25/bd_4118_sawn_1/bd_4118_sawn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_25/bd_4118_sawn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_26/bd_4118_swn_1/bd_4118_swn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_26/bd_4118_swn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_27/bd_4118_sbn_1/bd_4118_sbn_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_27/bd_4118_sbn_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_28/bd_4118_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_29/bd_4118_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_30/bd_4118_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_31/bd_4118_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_32/bd_4118_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_33/bd_4118_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_34/bd_4118_m00e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/bd_4118_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_1/bd_d184_psr0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_1/bd_d184_psr0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_1/bd_d184_psr0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_2/bd_d184_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_2/bd_d184_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_2/bd_d184_psr_aclk_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_3/bd_d184_psr_aclk1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_3/bd_d184_psr_aclk1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_3/bd_d184_psr_aclk1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_4/bd_d184_arsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_5/bd_d184_rsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_6/bd_d184_awsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_7/bd_d184_wsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_8/bd_d184_bsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_9/bd_d184_s00mmu_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_10/bd_d184_s00tr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_11/bd_d184_s00sic_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_12/bd_d184_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_13/bd_d184_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_14/bd_d184_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_15/bd_d184_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_16/bd_d184_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_17/bd_d184_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_18/bd_d184_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_19/bd_d184_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_20/bd_d184_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_21/bd_d184_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_22/bd_d184_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_23/bd_d184_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_24/bd_d184_m00e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_25/bd_d184_m01s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_26/bd_d184_m01arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_27/bd_d184_m01rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_28/bd_d184_m01awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_29/bd_d184_m01wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_30/bd_d184_m01bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_31/bd_d184_m01e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_32/bd_d184_m02s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_33/bd_d184_m02arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_34/bd_d184_m02rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_35/bd_d184_m02awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_36/bd_d184_m02wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_37/bd_d184_m02bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_38/bd_d184_m02e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_39/bd_d184_m03s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_40/bd_d184_m03arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_41/bd_d184_m03rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_42/bd_d184_m03awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_43/bd_d184_m03wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_44/bd_d184_m03bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_45/bd_d184_m03e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_46/bd_d184_m04s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_47/bd_d184_m04arn_0/bd_d184_m04arn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_47/bd_d184_m04arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_48/bd_d184_m04rn_0/bd_d184_m04rn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_48/bd_d184_m04rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/ip/ip_49/bd_d184_m04e_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/bd_0/bd_d184_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_host_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xbar_1/xcl_design_xbar_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axicc_ddrmem_2_ctrl_0/xcl_design_axicc_ddrmem_2_ctrl_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axicc_ddrmem_2_ctrl_0/xcl_design_axicc_ddrmem_2_ctrl_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axicc_ddrmem_3_ctrl_0/xcl_design_axicc_ddrmem_3_ctrl_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axicc_ddrmem_3_ctrl_0/xcl_design_axicc_ddrmem_3_ctrl_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_0/bd_8917_microblaze_I_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_0/bd_8917_microblaze_I_0_ooc_debug.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_0/bd_8917_microblaze_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_1/bd_8917_rst_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_1/bd_8917_rst_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_1/bd_8917_rst_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_2/bd_8917_ilmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_2/bd_8917_ilmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_3/bd_8917_dlmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_3/bd_8917_dlmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_4/bd_8917_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_5/bd_8917_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_6/bd_8917_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_7/bd_8917_second_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_8/bd_8917_second_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_9/bd_8917_second_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_10/bd_8917_iomodule_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/ip/ip_10/bd_8917_iomodule_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/bd_0/bd_8917_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/ip_0/xcl_design_ddrmem_0_0_microblaze_mcs_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/ip_0/xcl_design_ddrmem_0_0_microblaze_mcs_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/ip_1/par/xcl_design_ddrmem_0_0_phy_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/xcl_design_ddrmem_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0_0/par/xcl_design_ddrmem_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_0/bd_b3eb_microblaze_I_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_0/bd_b3eb_microblaze_I_0_ooc_debug.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_0/bd_b3eb_microblaze_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_1/bd_b3eb_rst_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_1/bd_b3eb_rst_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_1/bd_b3eb_rst_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_2/bd_b3eb_ilmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_2/bd_b3eb_ilmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_3/bd_b3eb_dlmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_3/bd_b3eb_dlmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_4/bd_b3eb_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_5/bd_b3eb_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_6/bd_b3eb_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_7/bd_b3eb_second_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_8/bd_b3eb_second_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_9/bd_b3eb_second_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_10/bd_b3eb_iomodule_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/ip/ip_10/bd_b3eb_iomodule_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/bd_0/bd_b3eb_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/ip_0/xcl_design_ddrmem_1_0_microblaze_mcs_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/ip_0/xcl_design_ddrmem_1_0_microblaze_mcs_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/ip_1/par/xcl_design_ddrmem_1_0_phy_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/xcl_design_ddrmem_1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_1_0/par/xcl_design_ddrmem_1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_0/bd_fcef_microblaze_I_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_0/bd_fcef_microblaze_I_0_ooc_debug.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_0/bd_fcef_microblaze_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_1/bd_fcef_rst_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_1/bd_fcef_rst_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_1/bd_fcef_rst_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_2/bd_fcef_ilmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_2/bd_fcef_ilmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_3/bd_fcef_dlmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_3/bd_fcef_dlmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_4/bd_fcef_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_5/bd_fcef_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_6/bd_fcef_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_7/bd_fcef_second_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_8/bd_fcef_second_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_9/bd_fcef_second_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_10/bd_fcef_iomodule_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/ip/ip_10/bd_fcef_iomodule_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/bd_0/bd_fcef_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/ip_0/xcl_design_ddrmem_2_0_microblaze_mcs_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/ip_0/xcl_design_ddrmem_2_0_microblaze_mcs_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/ip_1/par/xcl_design_ddrmem_2_0_phy_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/xcl_design_ddrmem_2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_2_0/par/xcl_design_ddrmem_2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_0/bd_c613_microblaze_I_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_0/bd_c613_microblaze_I_0_ooc_debug.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_0/bd_c613_microblaze_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_1/bd_c613_rst_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_1/bd_c613_rst_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_1/bd_c613_rst_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_2/bd_c613_ilmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_2/bd_c613_ilmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_3/bd_c613_dlmb_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_3/bd_c613_dlmb_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_4/bd_c613_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_5/bd_c613_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_6/bd_c613_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_7/bd_c613_second_dlmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_8/bd_c613_second_ilmb_cntlr_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_9/bd_c613_second_lmb_bram_I_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_10/bd_c613_iomodule_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/ip/ip_10/bd_c613_iomodule_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/bd_0/bd_c613_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_0/xcl_design_ddrmem_3_0_microblaze_mcs_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_0/xcl_design_ddrmem_3_0_microblaze_mcs_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/ip_1/par/xcl_design_ddrmem_3_0_phy_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/xcl_design_ddrmem_3_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_3_0/par/xcl_design_ddrmem_3_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_6ad6_xsdbm_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/bd_6ad6_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_flash_programmer_0/xcl_design_flash_programmer_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_flash_programmer_0/xcl_design_flash_programmer_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_flash_programmer_0/xcl_design_flash_programmer_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_flash_programmer_0/xcl_design_flash_programmer_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_9/bd_2fd7_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_14/bd_2fd7_data_sys_reset_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_14/bd_2fd7_data_sys_reset_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_14/bd_2fd7_data_sys_reset_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_15/bd_2fd7_control_sys_reset_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_15/bd_2fd7_control_sys_reset_0.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_15/bd_2fd7_control_sys_reset_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_16/constraints/addone_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_17/constraints/addone_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_18/constraints/addone_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_19/constraints/addone_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_1/bd_2fd7_s00_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_3/bd_2fd7_s00_regslice_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_5/bd_2fd7_s00_regslice_2_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_7/bd_2fd7_s00_regslice_3_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_10/bd_2fd7_m00_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_11/bd_2fd7_m01_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_12/bd_2fd7_m02_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_13/bd_2fd7_m03_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_25/bd_2fd7_auto_cc_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_25/bd_2fd7_auto_cc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_26/bd_2fd7_auto_cc_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_26/bd_2fd7_auto_cc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_27/bd_2fd7_auto_cc_2_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_27/bd_2fd7_auto_cc_2_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_28/bd_2fd7_auto_cc_3_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_28/bd_2fd7_auto_cc_3_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/bd_2fd7_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/xcl_design_u_ocl_region_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_s00_regslice_0/xcl_design_s00_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_s00_regslice_1/xcl_design_s00_regslice_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m00_regslice_0/xcl_design_m00_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m01_regslice_0/xcl_design_m01_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m02_regslice_0/xcl_design_m02_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m03_regslice_0/xcl_design_m03_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m04_regslice_0/xcl_design_m04_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m05_regslice_0/xcl_design_m05_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_m06_regslice_0/xcl_design_m06_regslice_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_0/xcl_design_auto_cc_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_0/xcl_design_auto_cc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_1/xcl_design_auto_cc_1_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_1/xcl_design_auto_cc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_2/xcl_design_auto_cc_2_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_2/xcl_design_auto_cc_2_ooc.xdc]
set_property used_in_implementation false [get_files -all C:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/xcl_design_ooc.xdc]
set_property is_locked true [get_files C:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/xcl_design.bd]

foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/constrs_1/imports/constraints/xcl_design.xdc
set_property used_in_implementation false [get_files C:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/constrs_1/imports/constraints/xcl_design.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top xcl_design_wrapper -part xcku115-flvb2104-2-e


write_checkpoint -force -noxdef xcl_design_wrapper.dcp

catch { report_utilization -file xcl_design_wrapper_utilization_synth.rpt -pb xcl_design_wrapper_utilization_synth.pb }
