{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637965498536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637965498538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 01:24:58 2021 " "Processing started: Sat Nov 27 01:24:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637965498538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637965498538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Task3 -c Task3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Task3 -c Task3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637965498538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1637965498849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_8_1200mv_85c_slow.vo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_8_1200mv_85c_slow.vo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965498963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_8_1200mv_0c_slow.vo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_8_1200mv_0c_slow.vo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965498984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_min_1200mv_0c_fast.vo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_min_1200mv_0c_fast.vo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965499002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3.vo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3.vo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965499026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_8_1200mv_85c_v_slow.sdo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_8_1200mv_85c_v_slow.sdo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965499052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_8_1200mv_0c_v_slow.sdo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_8_1200mv_0c_v_slow.sdo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965499071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_min_1200mv_0c_v_fast.sdo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_min_1200mv_0c_v_fast.sdo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965499086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Task3_v.sdo /home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/ simulation " "Generated file Task3_v.sdo in folder \"/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637965499103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637965499128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 01:24:59 2021 " "Processing ended: Sat Nov 27 01:24:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637965499128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637965499128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637965499128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637965499128 ""}
