#!/bin/bash -f
#**********************************************************************************************************
# Vivado (TM) v2023.2 (64-bit)
#
# Script generated by Vivado on Thu Oct 31 08:36:11 +0700 2024
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
#
# Filename     : accelerator_structure.sh
# Simulator    : Synopsys Verilog Compiler Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : accelerator_structure.sh
#                accelerator_structure.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                accelerator_structure.sh [-reset_run]
#                accelerator_structure.sh [-reset_log]
#                accelerator_structure.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
# Prerequisite : Before running export_simulation, you must first compile the AMD simulation library
#                using the 'compile_simlib' Tcl command (for more information, run 'compile_simlib -help'
#                command in the Vivado Tcl shell). After compiling the library, specify the -lib_map_path
#                switch with the directory path where the library is created while generating the script
#                with export_simulation.
#
#                Alternatively, you can set the library path by setting the following project property:-
#
#                 set_property compxlib.<simulator>_compiled_library_dir <path> [current_project]
#
#                You can also point to the simulation library by either setting the 'lib_map_path' global
#                variable in this script or specify it with the '-lib_map_path' switch while executing this
#                script (type 'accelerator_structure.sh -help' for more information).
#
#                Note: For pure RTL based designs, the -lib_map_path switch can be specified later with the
#                generated script, but if design is targetted for system simulation containing SystemC/C++/C
#                sources, then the library path MUST be specified upfront when calling export_simulation.
#
#                For more information, refer 'Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set vhdlan compile options
vhdlan_opts="-full64 -l .tmp_log"

# set vlogan compile options
vlogan_opts="-full64 -l .tmp_log"

# set vcs elaboration options
vcs_elab_opts="-full64 -t ps -licqueue -l elaborate.log"

# set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# set design libraries
design_libs=(xilinx_vip xpm xil_defaultlib axis_infrastructure_v1_1_1 axis_register_slice_v1_1_29 axis_switch_v1_1_29 lib_pkg_v1_0_3 fifo_generator_v13_2_9 lib_fifo_v1_0_18 lib_srl_fifo_v1_0_3 lib_cdc_v1_0_2 axi_datamover_v5_1_31 axi_sg_v4_1_17 axi_dma_v7_1_30 axi_infrastructure_v1_1_0 axi_vip_v1_1_15 processing_system7_vip_v1_0_17 proc_sys_reset_v5_0_14 generic_baseblocks_v2_1_1 axi_register_slice_v2_1_29 axi_data_fifo_v2_1_28 axi_crossbar_v2_1_30 axi_protocol_converter_v2_1_29 axi_clock_converter_v2_1_28 blk_mem_gen_v8_4_7 axi_dwidth_converter_v2_1_29)

# simulation root library directory
sim_lib_dir="vcs_lib"

# script info
echo -e "accelerator_structure.sh - Script generated by export_simulation (Vivado v2023.2 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./accelerator_structure.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee compile.log; cat .tmp_log > vlogan.log 2>/dev/null

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xpm $vhdlan_opts \
  "E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log > vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/838b/hdl/verilog/simple_sum.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_simple_sum_0_0/sim/accelerator_structure_simple_sum_0_0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/a565/hdl/verilog/stream_mult.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_stream_mult_0_0/sim/accelerator_structure_stream_mult_0_0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/sim/accelerator_structure_mult_constant_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_infrastructure_v1_1_1 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_register_slice_v1_1_29 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/af18/hdl/axis_register_slice_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_switch_v1_1_29 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/5e5e/hdl/axis_switch_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_axis_switch_0_0/sim/accelerator_structure_axis_switch_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_pkg_v1_0_3 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/56d9/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work fifo_generator_v13_2_9 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ac72/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work fifo_generator_v13_2_9 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work fifo_generator_v13_2_9 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_fifo_v1_0_18 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_srl_fifo_v1_0_3 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_datamover_v5_1_31 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_sg_v4_1_17 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1b4d/hdl/axi_sg_v4_1_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_dma_v7_1_30 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_1/sim/accelerator_structure_axi_dma_0_1.vhd" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_axi_dma_0_2/sim/accelerator_structure_axi_dma_0_2.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_vip_v1_1_15 $vlogan_opts -sverilog +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work processing_system7_vip_v1_0_17 $vlogan_opts -sverilog +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_processing_system7_0_0/sim/accelerator_structure_processing_system7_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work proc_sys_reset_v5_0_14 $vhdlan_opts \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../bd/accelerator_structure/ip/accelerator_structure_proc_sys_reset_0_0/sim/accelerator_structure_proc_sys_reset_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work generic_baseblocks_v2_1_1 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_register_slice_v2_1_29 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_data_fifo_v2_1_28 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_crossbar_v2_1_30 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_xbar_3/sim/accelerator_structure_xbar_3.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_xbar_4/sim/accelerator_structure_xbar_4.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_am_addmul_5ns_5ns_7ns_13_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_am_addmul_5ns_6ns_8ns_15_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_am_addmul_5ns_7ns_9ns_17_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_am_addmul_5ns_8ns_10ns_19_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_am_addmul_8ns_8ns_10ns_19_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_am_addmul_8ns_9ns_11ns_21_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_AXI_DMA_MASTER.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2_L3.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bOq.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bRq.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbDo.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_fifo_w32_d2_S.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_fifo_w32_d50_A.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_flow_control_loop_pipe_sequential_init.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_frp_fifoout.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_frp_pipeline_valid.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_hls_deadlock_detection_unit.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_hls_deadlock_idx0_monitor.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_hls_deadlock_idx1_monitor.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_hls_deadlock_idx4_monitor.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_4ns_8ns_8ns_11_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_5ns_5ns_10_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_16_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_18_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_18s_19_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_19s_20_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_7ns_7ns_16_4_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_6ns_8ns_13_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_7ns_9ns_15_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_8ns_10ns_17_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_8s_8s_16_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_9ns_11ns_19_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_10ns_12ns_21_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_10s_6ns_10_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_11s_9ns_11_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_16s_8ns_16_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_31ns_32ns_63_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32ns_9ns_40_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32ns_31ns_63_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32ns_32ns_64_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32s_12ns_32_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32s_15ns_32_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_2_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_regslice_both.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_sparsemux_7_2_8_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_sparsemux_25_4_32_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_sparsemux_41_5_8_1_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_FC_1u_500u_10u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_FC_1u_800u_500u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_pool_2u_20u_24u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_pool_2u_50u_8u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_urem_8ns_3ns_2_12_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_urem_8ns_5ns_4_12_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_urem_9ns_3ns_2_13_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_urem_9ns_6ns_5_13_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper_urem_10ns_5ns_4_14_1.v" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog/LeNet_wrapper.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_LeNet_wrapper_0_0/sim/accelerator_structure_LeNet_wrapper_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_protocol_converter_v2_1_29 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_clock_converter_v2_1_28 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work blk_mem_gen_v8_4_7 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_dwidth_converter_v2_1_29 $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/434f/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/ec67/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/6b2b/hdl" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/1202/hdl/verilog" +incdir+"../../../../HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/drivers/mult_constant_v1_0/src" +incdir+"E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_auto_us_0/sim/accelerator_structure_auto_us_0.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_auto_us_1/sim/accelerator_structure_auto_us_1.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_auto_pc_0/sim/accelerator_structure_auto_pc_0.v" \
  "../../../bd/accelerator_structure/ip/accelerator_structure_auto_pc_1/sim/accelerator_structure_auto_pc_1.v" \
  "../../../bd/accelerator_structure/sim/accelerator_structure.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k \
  glbl.v \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.accelerator_structure xil_defaultlib.glbl -o accelerator_structure_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./accelerator_structure_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous design library mappings
    true
  else
    # define design library mappings
    create_lib_mappings
  fi

  if [[ ($b_keep_index == 1) ]]; then
    # do not recreate design library directories
    true
  else
    # create design library directories
    create_lib_dir
  fi
}

# define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($lib_map_path == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file


  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# create design library directory
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi
  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key accelerator_structure_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log lib_sc.so 64 AN.DB csrc accelerator_structure_simv.daidir vcs_lib c.obj)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./accelerator_structure.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: accelerator_structure.sh [-help]\n\
Usage: accelerator_structure.sh [-step]\n\
Usage: accelerator_structure.sh [-lib_map_path]\n\
Usage: accelerator_structure.sh [-reset_run]\n\
Usage: accelerator_structure.sh [-reset_log]\n\
Usage: accelerator_structure.sh [-keep_index]\n\
Usage: accelerator_structure.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (compile, elaborate, simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
