
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001a00  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00081a00  00081a00  00009a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000568  20070000  00081a08  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000094  20070568  00081f70  00010568  2**2
                  ALLOC
  4 .stack        00002004  200705fc  00082004  00010568  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010568  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010591  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006888  00000000  00000000  000105ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001516  00000000  00000000  00016e74  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000021ff  00000000  00000000  0001838a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000540  00000000  00000000  0001a589  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000004d0  00000000  00000000  0001aac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001602e  00000000  00000000  0001af99  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000997a  00000000  00000000  00030fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005f803  00000000  00000000  0003a941  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000c48  00000000  00000000  0009a144  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072600 	.word	0x20072600
   80004:	00080831 	.word	0x00080831
   80008:	0008082d 	.word	0x0008082d
   8000c:	0008082d 	.word	0x0008082d
   80010:	0008082d 	.word	0x0008082d
   80014:	0008082d 	.word	0x0008082d
   80018:	0008082d 	.word	0x0008082d
	...
   8002c:	0008082d 	.word	0x0008082d
   80030:	0008082d 	.word	0x0008082d
   80034:	00000000 	.word	0x00000000
   80038:	0008082d 	.word	0x0008082d
   8003c:	0008082d 	.word	0x0008082d
   80040:	0008082d 	.word	0x0008082d
   80044:	0008082d 	.word	0x0008082d
   80048:	0008082d 	.word	0x0008082d
   8004c:	0008082d 	.word	0x0008082d
   80050:	0008082d 	.word	0x0008082d
   80054:	0008082d 	.word	0x0008082d
   80058:	0008082d 	.word	0x0008082d
   8005c:	0008082d 	.word	0x0008082d
   80060:	0008082d 	.word	0x0008082d
   80064:	0008082d 	.word	0x0008082d
   80068:	00000000 	.word	0x00000000
   8006c:	0008069d 	.word	0x0008069d
   80070:	000806b1 	.word	0x000806b1
   80074:	000806c5 	.word	0x000806c5
   80078:	000806d9 	.word	0x000806d9
	...
   80084:	0008082d 	.word	0x0008082d
   80088:	0008082d 	.word	0x0008082d
   8008c:	0008082d 	.word	0x0008082d
   80090:	0008082d 	.word	0x0008082d
   80094:	0008082d 	.word	0x0008082d
   80098:	0008082d 	.word	0x0008082d
   8009c:	0008082d 	.word	0x0008082d
   800a0:	0008082d 	.word	0x0008082d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008082d 	.word	0x0008082d
   800ac:	0008082d 	.word	0x0008082d
   800b0:	0008082d 	.word	0x0008082d
   800b4:	0008082d 	.word	0x0008082d
   800b8:	0008082d 	.word	0x0008082d
   800bc:	0008082d 	.word	0x0008082d
   800c0:	0008082d 	.word	0x0008082d
   800c4:	0008082d 	.word	0x0008082d
   800c8:	0008082d 	.word	0x0008082d
   800cc:	0008082d 	.word	0x0008082d
   800d0:	0008082d 	.word	0x0008082d
   800d4:	0008082d 	.word	0x0008082d
   800d8:	0008082d 	.word	0x0008082d
   800dc:	0008082d 	.word	0x0008082d
   800e0:	0008082d 	.word	0x0008082d
   800e4:	0008082d 	.word	0x0008082d
   800e8:	0008082d 	.word	0x0008082d
   800ec:	0008082d 	.word	0x0008082d
   800f0:	0008082d 	.word	0x0008082d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070568 	.word	0x20070568
   80110:	00000000 	.word	0x00000000
   80114:	00081a08 	.word	0x00081a08

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00081a08 	.word	0x00081a08
   8013c:	2007056c 	.word	0x2007056c
   80140:	00081a08 	.word	0x00081a08
   80144:	00000000 	.word	0x00000000

00080148 <pulseIn>:


unsigned long duration, distance;

long pulseIn()
{
   80148:	b510      	push	{r4, lr}
	//printf("pulseread");
	//timeout zone
	unsigned long numloops = 0;
   8014a:	2300      	movs	r3, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8014c:	491e      	ldr	r1, [pc, #120]	; (801c8 <pulseIn+0x80>)
	unsigned long maxloops = 5000000;
	unsigned long width = 0;
	// wait for any previous pulse to end
	while ( ioport_get_pin_level(echo) == HIGH)
	{
		if (numloops++ == maxloops) break;
   8014e:	481f      	ldr	r0, [pc, #124]	; (801cc <pulseIn+0x84>)
	//timeout zone
	unsigned long numloops = 0;
	unsigned long maxloops = 5000000;
	unsigned long width = 0;
	// wait for any previous pulse to end
	while ( ioport_get_pin_level(echo) == HIGH)
   80150:	e002      	b.n	80158 <pulseIn+0x10>
	{
		if (numloops++ == maxloops) break;
   80152:	3301      	adds	r3, #1
   80154:	4283      	cmp	r3, r0
   80156:	d016      	beq.n	80186 <pulseIn+0x3e>
   80158:	6bca      	ldr	r2, [r1, #60]	; 0x3c
	//timeout zone
	unsigned long numloops = 0;
	unsigned long maxloops = 5000000;
	unsigned long width = 0;
	// wait for any previous pulse to end
	while ( ioport_get_pin_level(echo) == HIGH)
   8015a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
   8015e:	d1f8      	bne.n	80152 <pulseIn+0xa>
   80160:	e011      	b.n	80186 <pulseIn+0x3e>
		if (numloops++ == maxloops) break;
	}
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
	{
		if (numloops++ == maxloops) break;
   80162:	1c5a      	adds	r2, r3, #1
   80164:	4283      	cmp	r3, r0
   80166:	d001      	beq.n	8016c <pulseIn+0x24>
   80168:	4613      	mov	r3, r2
   8016a:	e00e      	b.n	8018a <pulseIn+0x42>
   8016c:	4613      	mov	r3, r2
   8016e:	4a16      	ldr	r2, [pc, #88]	; (801c8 <pulseIn+0x80>)
   80170:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
   80172:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
   80176:	d016      	beq.n	801a6 <pulseIn+0x5e>
	{
		if (numloops++ == maxloops) break;
   80178:	4a15      	ldr	r2, [pc, #84]	; (801d0 <pulseIn+0x88>)
   8017a:	4293      	cmp	r3, r2
   8017c:	d015      	beq.n	801aa <pulseIn+0x62>
   8017e:	2000      	movs	r0, #0
   80180:	4911      	ldr	r1, [pc, #68]	; (801c8 <pulseIn+0x80>)
   80182:	4614      	mov	r4, r2
   80184:	e009      	b.n	8019a <pulseIn+0x52>
   80186:	4910      	ldr	r1, [pc, #64]	; (801c8 <pulseIn+0x80>)
		if (numloops++ == maxloops) break;
	}
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
	{
		if (numloops++ == maxloops) break;
   80188:	4811      	ldr	r0, [pc, #68]	; (801d0 <pulseIn+0x88>)
   8018a:	6bca      	ldr	r2, [r1, #60]	; 0x3c
	while ( ioport_get_pin_level(echo) == HIGH)
	{
		if (numloops++ == maxloops) break;
	}
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
   8018c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
   80190:	d0e7      	beq.n	80162 <pulseIn+0x1a>
   80192:	e7ec      	b.n	8016e <pulseIn+0x26>
   80194:	181a      	adds	r2, r3, r0
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
	{
		if (numloops++ == maxloops) break;
   80196:	42a2      	cmp	r2, r4
   80198:	d008      	beq.n	801ac <pulseIn+0x64>
		width++;
   8019a:	3001      	adds	r0, #1
   8019c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
	{
		if (numloops++ == maxloops) break;
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
   8019e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
   801a2:	d1f7      	bne.n	80194 <pulseIn+0x4c>
   801a4:	e002      	b.n	801ac <pulseIn+0x64>
   801a6:	2000      	movs	r0, #0
   801a8:	e000      	b.n	801ac <pulseIn+0x64>
	{
		if (numloops++ == maxloops) break;
   801aa:	2000      	movs	r0, #0
		width++;
	}
	return width/5.1;
   801ac:	4b09      	ldr	r3, [pc, #36]	; (801d4 <pulseIn+0x8c>)
   801ae:	4798      	blx	r3
   801b0:	a303      	add	r3, pc, #12	; (adr r3, 801c0 <pulseIn+0x78>)
   801b2:	e9d3 2300 	ldrd	r2, r3, [r3]
   801b6:	4c08      	ldr	r4, [pc, #32]	; (801d8 <pulseIn+0x90>)
   801b8:	47a0      	blx	r4
   801ba:	4b08      	ldr	r3, [pc, #32]	; (801dc <pulseIn+0x94>)
   801bc:	4798      	blx	r3
}
   801be:	bd10      	pop	{r4, pc}
   801c0:	66666666 	.word	0x66666666
   801c4:	40146666 	.word	0x40146666
   801c8:	400e1200 	.word	0x400e1200
   801cc:	004c4b41 	.word	0x004c4b41
   801d0:	004c4b40 	.word	0x004c4b40
   801d4:	00080d2d 	.word	0x00080d2d
   801d8:	0008106d 	.word	0x0008106d
   801dc:	0008123d 	.word	0x0008123d

000801e0 <distance_forward>:

long distance_forward(){
   801e0:	b570      	push	{r4, r5, r6, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   801e2:	4c0b      	ldr	r4, [pc, #44]	; (80210 <distance_forward+0x30>)
   801e4:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   801e8:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(trig, LOW);
	delay_us(2);
   801ea:	200c      	movs	r0, #12
   801ec:	4e09      	ldr	r6, [pc, #36]	; (80214 <distance_forward+0x34>)
   801ee:	47b0      	blx	r6
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   801f0:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(trig, HIGH);
	delay_us(10);
   801f2:	203c      	movs	r0, #60	; 0x3c
   801f4:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   801f6:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(trig, LOW);
	duration = pulseIn();
   801f8:	4b07      	ldr	r3, [pc, #28]	; (80218 <distance_forward+0x38>)
   801fa:	4798      	blx	r3
   801fc:	4b07      	ldr	r3, [pc, #28]	; (8021c <distance_forward+0x3c>)
   801fe:	6018      	str	r0, [r3, #0]
	distance = duration / 58;
   80200:	4b07      	ldr	r3, [pc, #28]	; (80220 <distance_forward+0x40>)
   80202:	fba3 2000 	umull	r2, r0, r3, r0
   80206:	0940      	lsrs	r0, r0, #5
   80208:	4b06      	ldr	r3, [pc, #24]	; (80224 <distance_forward+0x44>)
   8020a:	6018      	str	r0, [r3, #0]
	return distance;
}
   8020c:	bd70      	pop	{r4, r5, r6, pc}
   8020e:	bf00      	nop
   80210:	400e1200 	.word	0x400e1200
   80214:	20070001 	.word	0x20070001
   80218:	00080149 	.word	0x00080149
   8021c:	200705f8 	.word	0x200705f8
   80220:	8d3dcb09 	.word	0x8d3dcb09
   80224:	200705f4 	.word	0x200705f4

00080228 <calculateSpeed>:


uint16_t calculateSpeed(uint16_t distanceArray[]){
   80228:	b510      	push	{r4, lr}
   8022a:	2300      	movs	r3, #0
	uint16_t dist = 0;
   8022c:	461a      	mov	r2, r3
	uint8_t i;
	for (i = 0; i < 5; ++i) {
		dist += distanceArray[i];
   8022e:	5ac1      	ldrh	r1, [r0, r3]
   80230:	440a      	add	r2, r1
   80232:	b292      	uxth	r2, r2
   80234:	3302      	adds	r3, #2


uint16_t calculateSpeed(uint16_t distanceArray[]){
	uint16_t dist = 0;
	uint8_t i;
	for (i = 0; i < 5; ++i) {
   80236:	2b0a      	cmp	r3, #10
   80238:	d1f9      	bne.n	8022e <calculateSpeed+0x6>
		dist += distanceArray[i];
	}
	dist = dist/5;
   8023a:	4b0f      	ldr	r3, [pc, #60]	; (80278 <calculateSpeed+0x50>)
   8023c:	fba3 1002 	umull	r1, r0, r3, r2
	uint16_t speed = dist * 1.85;
   80240:	f3c0 008f 	ubfx	r0, r0, #2, #16
   80244:	4b0d      	ldr	r3, [pc, #52]	; (8027c <calculateSpeed+0x54>)
   80246:	4798      	blx	r3
   80248:	a309      	add	r3, pc, #36	; (adr r3, 80270 <calculateSpeed+0x48>)
   8024a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8024e:	4c0c      	ldr	r4, [pc, #48]	; (80280 <calculateSpeed+0x58>)
   80250:	47a0      	blx	r4
   80252:	4b0c      	ldr	r3, [pc, #48]	; (80284 <calculateSpeed+0x5c>)
   80254:	4798      	blx	r3
   80256:	b280      	uxth	r0, r0
	speed =1500 + MIN(speed,500);
   80258:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
   8025c:	bf3a      	itte	cc
   8025e:	f200 50dc 	addwcc	r0, r0, #1500	; 0x5dc
   80262:	b280      	uxthcc	r0, r0
   80264:	f44f 60fa 	movcs.w	r0, #2000	; 0x7d0
	return speed;
   80268:	bd10      	pop	{r4, pc}
   8026a:	bf00      	nop
   8026c:	f3af 8000 	nop.w
   80270:	9999999a 	.word	0x9999999a
   80274:	3ffd9999 	.word	0x3ffd9999
   80278:	cccccccd 	.word	0xcccccccd
   8027c:	00080d4d 	.word	0x00080d4d
   80280:	00080e19 	.word	0x00080e19
   80284:	0008128d 	.word	0x0008128d

00080288 <pulse>:
#include "motorFunc.h"



//Sends the pulse to the engine
void pulse(uint16_t motorSpeed){
   80288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8028a:	4c0d      	ldr	r4, [pc, #52]	; (802c0 <pulse+0x38>)
   8028c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80290:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80292:	a309      	add	r3, pc, #36	; (adr r3, 802b8 <pulse+0x30>)
   80294:	e9d3 2300 	ldrd	r2, r3, [r3]
   80298:	490a      	ldr	r1, [pc, #40]	; (802c4 <pulse+0x3c>)
   8029a:	4616      	mov	r6, r2
   8029c:	461f      	mov	r7, r3
   8029e:	fbe1 6700 	umlal	r6, r7, r1, r0
   802a2:	4630      	mov	r0, r6
   802a4:	4639      	mov	r1, r7
   802a6:	4a08      	ldr	r2, [pc, #32]	; (802c8 <pulse+0x40>)
   802a8:	2300      	movs	r3, #0
   802aa:	4e08      	ldr	r6, [pc, #32]	; (802cc <pulse+0x44>)
   802ac:	47b0      	blx	r6
   802ae:	4b08      	ldr	r3, [pc, #32]	; (802d0 <pulse+0x48>)
   802b0:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   802b2:	6365      	str	r5, [r4, #52]	; 0x34
   802b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   802b6:	bf00      	nop
   802b8:	00d59f7f 	.word	0x00d59f7f
   802bc:	00000000 	.word	0x00000000
   802c0:	400e0e00 	.word	0x400e0e00
   802c4:	0501bd00 	.word	0x0501bd00
   802c8:	00d59f80 	.word	0x00d59f80
   802cc:	000812cd 	.word	0x000812cd
   802d0:	20070001 	.word	0x20070001
   802d4:	f3af 8000 	nop.w

000802d8 <rotate>:
	pulse(reverseBaseSpeed);
	delay_ms(timeOut);
}

//Rotates the platform by setting the directions of the engines the opposite of each other
void rotate(){
   802d8:	b538      	push	{r3, r4, r5, lr}
	pulse(baseSpeed);
   802da:	f240 60d6 	movw	r0, #1750	; 0x6d6
   802de:	4d06      	ldr	r5, [pc, #24]	; (802f8 <rotate+0x20>)
   802e0:	47a8      	blx	r5
	delay_us(motorSwitch);
   802e2:	f641 10c8 	movw	r0, #6600	; 0x19c8
   802e6:	4c05      	ldr	r4, [pc, #20]	; (802fc <rotate+0x24>)
   802e8:	47a0      	blx	r4
	pulse(reverseBaseSpeed);
   802ea:	f240 40e2 	movw	r0, #1250	; 0x4e2
   802ee:	47a8      	blx	r5
	delay_ms(700);
   802f0:	4803      	ldr	r0, [pc, #12]	; (80300 <rotate+0x28>)
   802f2:	47a0      	blx	r4
   802f4:	bd38      	pop	{r3, r4, r5, pc}
   802f6:	bf00      	nop
   802f8:	00080289 	.word	0x00080289
   802fc:	20070001 	.word	0x20070001
   80300:	00401640 	.word	0x00401640

00080304 <stop>:
}

//Stops both of the engines
void stop(){
   80304:	b538      	push	{r3, r4, r5, lr}
	pulse(1500);
   80306:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8030a:	4d06      	ldr	r5, [pc, #24]	; (80324 <stop+0x20>)
   8030c:	47a8      	blx	r5
	delay_us(motorSwitch);
   8030e:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80312:	4c05      	ldr	r4, [pc, #20]	; (80328 <stop+0x24>)
   80314:	47a0      	blx	r4
	pulse(1500);
   80316:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8031a:	47a8      	blx	r5
	delay_ms(timeOut);
   8031c:	4803      	ldr	r0, [pc, #12]	; (8032c <stop+0x28>)
   8031e:	47a0      	blx	r4
   80320:	bd38      	pop	{r3, r4, r5, pc}
   80322:	bf00      	nop
   80324:	00080289 	.word	0x00080289
   80328:	20070001 	.word	0x20070001
   8032c:	00b71b00 	.word	0x00b71b00

00080330 <regulatedForward>:
void rotateByDegrees(uint8_t degree, uint16_t speed){
	//Code / equation to figure this out!
	//then normal rotation with calculated parameters
}

uint16_t regulatedForward(uint16_t speedLeft, uint16_t speedRight){
   80330:	b570      	push	{r4, r5, r6, lr}
   80332:	4606      	mov	r6, r0
	pulse(speedRight);
   80334:	4608      	mov	r0, r1
   80336:	4d06      	ldr	r5, [pc, #24]	; (80350 <regulatedForward+0x20>)
   80338:	47a8      	blx	r5
	delay_us(motorSwitch);
   8033a:	f641 10c8 	movw	r0, #6600	; 0x19c8
   8033e:	4c05      	ldr	r4, [pc, #20]	; (80354 <regulatedForward+0x24>)
   80340:	47a0      	blx	r4
	pulse(speedLeft);
   80342:	4630      	mov	r0, r6
   80344:	47a8      	blx	r5
	delay_ms(10);
   80346:	f64e 2060 	movw	r0, #60000	; 0xea60
   8034a:	47a0      	blx	r4
}
   8034c:	bd70      	pop	{r4, r5, r6, pc}
   8034e:	bf00      	nop
   80350:	00080289 	.word	0x00080289
   80354:	20070001 	.word	0x20070001

00080358 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80358:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8035a:	480e      	ldr	r0, [pc, #56]	; (80394 <sysclk_init+0x3c>)
   8035c:	4b0e      	ldr	r3, [pc, #56]	; (80398 <sysclk_init+0x40>)
   8035e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80360:	2000      	movs	r0, #0
   80362:	213e      	movs	r1, #62	; 0x3e
   80364:	4b0d      	ldr	r3, [pc, #52]	; (8039c <sysclk_init+0x44>)
   80366:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80368:	4c0d      	ldr	r4, [pc, #52]	; (803a0 <sysclk_init+0x48>)
   8036a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8036c:	2800      	cmp	r0, #0
   8036e:	d0fc      	beq.n	8036a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80370:	4b0c      	ldr	r3, [pc, #48]	; (803a4 <sysclk_init+0x4c>)
   80372:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80374:	4a0c      	ldr	r2, [pc, #48]	; (803a8 <sysclk_init+0x50>)
   80376:	4b0d      	ldr	r3, [pc, #52]	; (803ac <sysclk_init+0x54>)
   80378:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8037a:	4c0d      	ldr	r4, [pc, #52]	; (803b0 <sysclk_init+0x58>)
   8037c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8037e:	2800      	cmp	r0, #0
   80380:	d0fc      	beq.n	8037c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80382:	2010      	movs	r0, #16
   80384:	4b0b      	ldr	r3, [pc, #44]	; (803b4 <sysclk_init+0x5c>)
   80386:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80388:	4b0b      	ldr	r3, [pc, #44]	; (803b8 <sysclk_init+0x60>)
   8038a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8038c:	4801      	ldr	r0, [pc, #4]	; (80394 <sysclk_init+0x3c>)
   8038e:	4b02      	ldr	r3, [pc, #8]	; (80398 <sysclk_init+0x40>)
   80390:	4798      	blx	r3
   80392:	bd10      	pop	{r4, pc}
   80394:	0501bd00 	.word	0x0501bd00
   80398:	200700b1 	.word	0x200700b1
   8039c:	00080751 	.word	0x00080751
   803a0:	000807a5 	.word	0x000807a5
   803a4:	000807b5 	.word	0x000807b5
   803a8:	200d3f01 	.word	0x200d3f01
   803ac:	400e0600 	.word	0x400e0600
   803b0:	000807c5 	.word	0x000807c5
   803b4:	000806ed 	.word	0x000806ed
   803b8:	000808e1 	.word	0x000808e1

000803bc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   803bc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   803be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   803c2:	4b13      	ldr	r3, [pc, #76]	; (80410 <board_init+0x54>)
   803c4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   803c6:	200b      	movs	r0, #11
   803c8:	4c12      	ldr	r4, [pc, #72]	; (80414 <board_init+0x58>)
   803ca:	47a0      	blx	r4
   803cc:	200c      	movs	r0, #12
   803ce:	47a0      	blx	r4
   803d0:	200d      	movs	r0, #13
   803d2:	47a0      	blx	r4
   803d4:	200e      	movs	r0, #14
   803d6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   803d8:	203b      	movs	r0, #59	; 0x3b
   803da:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   803de:	4c0e      	ldr	r4, [pc, #56]	; (80418 <board_init+0x5c>)
   803e0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   803e2:	2055      	movs	r0, #85	; 0x55
   803e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   803e8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   803ea:	2056      	movs	r0, #86	; 0x56
   803ec:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   803f0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   803f2:	2068      	movs	r0, #104	; 0x68
   803f4:	4909      	ldr	r1, [pc, #36]	; (8041c <board_init+0x60>)
   803f6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   803f8:	205c      	movs	r0, #92	; 0x5c
   803fa:	4909      	ldr	r1, [pc, #36]	; (80420 <board_init+0x64>)
   803fc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   803fe:	4809      	ldr	r0, [pc, #36]	; (80424 <board_init+0x68>)
   80400:	f44f 7140 	mov.w	r1, #768	; 0x300
   80404:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80408:	4b07      	ldr	r3, [pc, #28]	; (80428 <board_init+0x6c>)
   8040a:	4798      	blx	r3
   8040c:	bd10      	pop	{r4, pc}
   8040e:	bf00      	nop
   80410:	400e1a50 	.word	0x400e1a50
   80414:	000807d5 	.word	0x000807d5
   80418:	000804d1 	.word	0x000804d1
   8041c:	28000079 	.word	0x28000079
   80420:	28000001 	.word	0x28000001
   80424:	400e0e00 	.word	0x400e0e00
   80428:	000805a5 	.word	0x000805a5

0008042c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8042c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8042e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80432:	d016      	beq.n	80462 <pio_set_peripheral+0x36>
   80434:	d804      	bhi.n	80440 <pio_set_peripheral+0x14>
   80436:	b1c1      	cbz	r1, 8046a <pio_set_peripheral+0x3e>
   80438:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8043c:	d00a      	beq.n	80454 <pio_set_peripheral+0x28>
   8043e:	e013      	b.n	80468 <pio_set_peripheral+0x3c>
   80440:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80444:	d011      	beq.n	8046a <pio_set_peripheral+0x3e>
   80446:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8044a:	d00e      	beq.n	8046a <pio_set_peripheral+0x3e>
   8044c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80450:	d10a      	bne.n	80468 <pio_set_peripheral+0x3c>
   80452:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80454:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80456:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80458:	400b      	ands	r3, r1
   8045a:	ea23 0302 	bic.w	r3, r3, r2
   8045e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80460:	e002      	b.n	80468 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80462:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80464:	4313      	orrs	r3, r2
   80466:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80468:	6042      	str	r2, [r0, #4]
   8046a:	4770      	bx	lr

0008046c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8046c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8046e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80472:	bf14      	ite	ne
   80474:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80476:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80478:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8047c:	bf14      	ite	ne
   8047e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80480:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80482:	f012 0f02 	tst.w	r2, #2
   80486:	d002      	beq.n	8048e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80488:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8048c:	e004      	b.n	80498 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8048e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80492:	bf18      	it	ne
   80494:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80498:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8049a:	6001      	str	r1, [r0, #0]
   8049c:	4770      	bx	lr
   8049e:	bf00      	nop

000804a0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   804a0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   804a2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   804a4:	9c01      	ldr	r4, [sp, #4]
   804a6:	b10c      	cbz	r4, 804ac <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   804a8:	6641      	str	r1, [r0, #100]	; 0x64
   804aa:	e000      	b.n	804ae <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804ac:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   804ae:	b10b      	cbz	r3, 804b4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   804b0:	6501      	str	r1, [r0, #80]	; 0x50
   804b2:	e000      	b.n	804b6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   804b4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   804b6:	b10a      	cbz	r2, 804bc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   804b8:	6301      	str	r1, [r0, #48]	; 0x30
   804ba:	e000      	b.n	804be <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   804bc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   804be:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   804c0:	6001      	str	r1, [r0, #0]
}
   804c2:	f85d 4b04 	ldr.w	r4, [sp], #4
   804c6:	4770      	bx	lr

000804c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   804c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   804ca:	4770      	bx	lr

000804cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   804cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   804ce:	4770      	bx	lr

000804d0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   804d0:	b570      	push	{r4, r5, r6, lr}
   804d2:	b082      	sub	sp, #8
   804d4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   804d6:	0944      	lsrs	r4, r0, #5
   804d8:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   804dc:	f204 7407 	addw	r4, r4, #1799	; 0x707
   804e0:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   804e2:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   804e6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   804ea:	d030      	beq.n	8054e <pio_configure_pin+0x7e>
   804ec:	d806      	bhi.n	804fc <pio_configure_pin+0x2c>
   804ee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   804f2:	d00a      	beq.n	8050a <pio_configure_pin+0x3a>
   804f4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   804f8:	d018      	beq.n	8052c <pio_configure_pin+0x5c>
   804fa:	e049      	b.n	80590 <pio_configure_pin+0xc0>
   804fc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80500:	d030      	beq.n	80564 <pio_configure_pin+0x94>
   80502:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80506:	d02d      	beq.n	80564 <pio_configure_pin+0x94>
   80508:	e042      	b.n	80590 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8050a:	f000 001f 	and.w	r0, r0, #31
   8050e:	2401      	movs	r4, #1
   80510:	4084      	lsls	r4, r0
   80512:	4630      	mov	r0, r6
   80514:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80518:	4622      	mov	r2, r4
   8051a:	4b1f      	ldr	r3, [pc, #124]	; (80598 <pio_configure_pin+0xc8>)
   8051c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8051e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80522:	bf14      	ite	ne
   80524:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80526:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80528:	2001      	movs	r0, #1
   8052a:	e032      	b.n	80592 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8052c:	f000 001f 	and.w	r0, r0, #31
   80530:	2401      	movs	r4, #1
   80532:	4084      	lsls	r4, r0
   80534:	4630      	mov	r0, r6
   80536:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8053a:	4622      	mov	r2, r4
   8053c:	4b16      	ldr	r3, [pc, #88]	; (80598 <pio_configure_pin+0xc8>)
   8053e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80540:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80544:	bf14      	ite	ne
   80546:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80548:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8054a:	2001      	movs	r0, #1
   8054c:	e021      	b.n	80592 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8054e:	f000 011f 	and.w	r1, r0, #31
   80552:	2401      	movs	r4, #1
   80554:	4630      	mov	r0, r6
   80556:	fa04 f101 	lsl.w	r1, r4, r1
   8055a:	462a      	mov	r2, r5
   8055c:	4b0f      	ldr	r3, [pc, #60]	; (8059c <pio_configure_pin+0xcc>)
   8055e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80560:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80562:	e016      	b.n	80592 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80564:	f000 011f 	and.w	r1, r0, #31
   80568:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8056a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8056e:	ea05 0304 	and.w	r3, r5, r4
   80572:	9300      	str	r3, [sp, #0]
   80574:	4630      	mov	r0, r6
   80576:	fa04 f101 	lsl.w	r1, r4, r1
   8057a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8057e:	bf14      	ite	ne
   80580:	2200      	movne	r2, #0
   80582:	2201      	moveq	r2, #1
   80584:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80588:	4d05      	ldr	r5, [pc, #20]	; (805a0 <pio_configure_pin+0xd0>)
   8058a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   8058c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8058e:	e000      	b.n	80592 <pio_configure_pin+0xc2>

	default:
		return 0;
   80590:	2000      	movs	r0, #0
	}

	return 1;
}
   80592:	b002      	add	sp, #8
   80594:	bd70      	pop	{r4, r5, r6, pc}
   80596:	bf00      	nop
   80598:	0008042d 	.word	0x0008042d
   8059c:	0008046d 	.word	0x0008046d
   805a0:	000804a1 	.word	0x000804a1

000805a4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   805a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   805a6:	b083      	sub	sp, #12
   805a8:	4607      	mov	r7, r0
   805aa:	460e      	mov	r6, r1
   805ac:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   805ae:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   805b2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   805b6:	d026      	beq.n	80606 <pio_configure_pin_group+0x62>
   805b8:	d806      	bhi.n	805c8 <pio_configure_pin_group+0x24>
   805ba:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   805be:	d00a      	beq.n	805d6 <pio_configure_pin_group+0x32>
   805c0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   805c4:	d013      	beq.n	805ee <pio_configure_pin_group+0x4a>
   805c6:	e034      	b.n	80632 <pio_configure_pin_group+0x8e>
   805c8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   805cc:	d01f      	beq.n	8060e <pio_configure_pin_group+0x6a>
   805ce:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   805d2:	d01c      	beq.n	8060e <pio_configure_pin_group+0x6a>
   805d4:	e02d      	b.n	80632 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   805d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805da:	4632      	mov	r2, r6
   805dc:	4b16      	ldr	r3, [pc, #88]	; (80638 <pio_configure_pin_group+0x94>)
   805de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   805e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   805e4:	bf14      	ite	ne
   805e6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   805e8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   805ea:	2001      	movs	r0, #1
   805ec:	e022      	b.n	80634 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   805ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   805f2:	4632      	mov	r2, r6
   805f4:	4b10      	ldr	r3, [pc, #64]	; (80638 <pio_configure_pin_group+0x94>)
   805f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   805f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   805fc:	bf14      	ite	ne
   805fe:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80600:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80602:	2001      	movs	r0, #1
   80604:	e016      	b.n	80634 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80606:	4b0d      	ldr	r3, [pc, #52]	; (8063c <pio_configure_pin_group+0x98>)
   80608:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8060a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8060c:	e012      	b.n	80634 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8060e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80612:	f005 0301 	and.w	r3, r5, #1
   80616:	9300      	str	r3, [sp, #0]
   80618:	4638      	mov	r0, r7
   8061a:	4631      	mov	r1, r6
   8061c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80620:	bf14      	ite	ne
   80622:	2200      	movne	r2, #0
   80624:	2201      	moveq	r2, #1
   80626:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8062a:	4c05      	ldr	r4, [pc, #20]	; (80640 <pio_configure_pin_group+0x9c>)
   8062c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8062e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80630:	e000      	b.n	80634 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80632:	2000      	movs	r0, #0
	}

	return 1;
}
   80634:	b003      	add	sp, #12
   80636:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80638:	0008042d 	.word	0x0008042d
   8063c:	0008046d 	.word	0x0008046d
   80640:	000804a1 	.word	0x000804a1

00080644 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80648:	4604      	mov	r4, r0
   8064a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8064c:	4b10      	ldr	r3, [pc, #64]	; (80690 <pio_handler_process+0x4c>)
   8064e:	4798      	blx	r3
   80650:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80652:	4620      	mov	r0, r4
   80654:	4b0f      	ldr	r3, [pc, #60]	; (80694 <pio_handler_process+0x50>)
   80656:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80658:	4005      	ands	r5, r0
   8065a:	d017      	beq.n	8068c <pio_handler_process+0x48>
   8065c:	4f0e      	ldr	r7, [pc, #56]	; (80698 <pio_handler_process+0x54>)
   8065e:	f107 040c 	add.w	r4, r7, #12
   80662:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80664:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80668:	42b3      	cmp	r3, r6
   8066a:	d10a      	bne.n	80682 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8066c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80670:	4229      	tst	r1, r5
   80672:	d006      	beq.n	80682 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80674:	6823      	ldr	r3, [r4, #0]
   80676:	4630      	mov	r0, r6
   80678:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8067a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8067e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80682:	42bc      	cmp	r4, r7
   80684:	d002      	beq.n	8068c <pio_handler_process+0x48>
   80686:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80688:	2d00      	cmp	r5, #0
   8068a:	d1eb      	bne.n	80664 <pio_handler_process+0x20>
   8068c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80690:	000804c9 	.word	0x000804c9
   80694:	000804cd 	.word	0x000804cd
   80698:	20070584 	.word	0x20070584

0008069c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8069c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8069e:	4802      	ldr	r0, [pc, #8]	; (806a8 <PIOA_Handler+0xc>)
   806a0:	210b      	movs	r1, #11
   806a2:	4b02      	ldr	r3, [pc, #8]	; (806ac <PIOA_Handler+0x10>)
   806a4:	4798      	blx	r3
   806a6:	bd08      	pop	{r3, pc}
   806a8:	400e0e00 	.word	0x400e0e00
   806ac:	00080645 	.word	0x00080645

000806b0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   806b0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   806b2:	4802      	ldr	r0, [pc, #8]	; (806bc <PIOB_Handler+0xc>)
   806b4:	210c      	movs	r1, #12
   806b6:	4b02      	ldr	r3, [pc, #8]	; (806c0 <PIOB_Handler+0x10>)
   806b8:	4798      	blx	r3
   806ba:	bd08      	pop	{r3, pc}
   806bc:	400e1000 	.word	0x400e1000
   806c0:	00080645 	.word	0x00080645

000806c4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   806c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   806c6:	4802      	ldr	r0, [pc, #8]	; (806d0 <PIOC_Handler+0xc>)
   806c8:	210d      	movs	r1, #13
   806ca:	4b02      	ldr	r3, [pc, #8]	; (806d4 <PIOC_Handler+0x10>)
   806cc:	4798      	blx	r3
   806ce:	bd08      	pop	{r3, pc}
   806d0:	400e1200 	.word	0x400e1200
   806d4:	00080645 	.word	0x00080645

000806d8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   806d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   806da:	4802      	ldr	r0, [pc, #8]	; (806e4 <PIOD_Handler+0xc>)
   806dc:	210e      	movs	r1, #14
   806de:	4b02      	ldr	r3, [pc, #8]	; (806e8 <PIOD_Handler+0x10>)
   806e0:	4798      	blx	r3
   806e2:	bd08      	pop	{r3, pc}
   806e4:	400e1400 	.word	0x400e1400
   806e8:	00080645 	.word	0x00080645

000806ec <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   806ec:	4b17      	ldr	r3, [pc, #92]	; (8074c <pmc_switch_mck_to_pllack+0x60>)
   806ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   806f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   806f4:	4310      	orrs	r0, r2
   806f6:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   806f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   806fa:	f013 0f08 	tst.w	r3, #8
   806fe:	d109      	bne.n	80714 <pmc_switch_mck_to_pllack+0x28>
   80700:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80704:	4911      	ldr	r1, [pc, #68]	; (8074c <pmc_switch_mck_to_pllack+0x60>)
   80706:	e001      	b.n	8070c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80708:	3b01      	subs	r3, #1
   8070a:	d019      	beq.n	80740 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8070c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8070e:	f012 0f08 	tst.w	r2, #8
   80712:	d0f9      	beq.n	80708 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80714:	4b0d      	ldr	r3, [pc, #52]	; (8074c <pmc_switch_mck_to_pllack+0x60>)
   80716:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80718:	f022 0203 	bic.w	r2, r2, #3
   8071c:	f042 0202 	orr.w	r2, r2, #2
   80720:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80722:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80724:	f010 0008 	ands.w	r0, r0, #8
   80728:	d10c      	bne.n	80744 <pmc_switch_mck_to_pllack+0x58>
   8072a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8072e:	4907      	ldr	r1, [pc, #28]	; (8074c <pmc_switch_mck_to_pllack+0x60>)
   80730:	e001      	b.n	80736 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80732:	3b01      	subs	r3, #1
   80734:	d008      	beq.n	80748 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80736:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80738:	f012 0f08 	tst.w	r2, #8
   8073c:	d0f9      	beq.n	80732 <pmc_switch_mck_to_pllack+0x46>
   8073e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80740:	2001      	movs	r0, #1
   80742:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80744:	2000      	movs	r0, #0
   80746:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80748:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8074a:	4770      	bx	lr
   8074c:	400e0600 	.word	0x400e0600

00080750 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80750:	b138      	cbz	r0, 80762 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80752:	4911      	ldr	r1, [pc, #68]	; (80798 <pmc_switch_mainck_to_xtal+0x48>)
   80754:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80756:	4a11      	ldr	r2, [pc, #68]	; (8079c <pmc_switch_mainck_to_xtal+0x4c>)
   80758:	401a      	ands	r2, r3
   8075a:	4b11      	ldr	r3, [pc, #68]	; (807a0 <pmc_switch_mainck_to_xtal+0x50>)
   8075c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8075e:	620b      	str	r3, [r1, #32]
   80760:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80762:	4a0d      	ldr	r2, [pc, #52]	; (80798 <pmc_switch_mainck_to_xtal+0x48>)
   80764:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80766:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8076a:	f023 0303 	bic.w	r3, r3, #3
   8076e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80772:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80776:	0209      	lsls	r1, r1, #8
   80778:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8077a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8077c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8077e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80780:	f013 0f01 	tst.w	r3, #1
   80784:	d0fb      	beq.n	8077e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80786:	4a04      	ldr	r2, [pc, #16]	; (80798 <pmc_switch_mainck_to_xtal+0x48>)
   80788:	6a13      	ldr	r3, [r2, #32]
   8078a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8078e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80792:	6213      	str	r3, [r2, #32]
   80794:	4770      	bx	lr
   80796:	bf00      	nop
   80798:	400e0600 	.word	0x400e0600
   8079c:	fec8fffc 	.word	0xfec8fffc
   807a0:	01370002 	.word	0x01370002

000807a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   807a4:	4b02      	ldr	r3, [pc, #8]	; (807b0 <pmc_osc_is_ready_mainck+0xc>)
   807a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   807a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   807ac:	4770      	bx	lr
   807ae:	bf00      	nop
   807b0:	400e0600 	.word	0x400e0600

000807b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   807b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   807b8:	4b01      	ldr	r3, [pc, #4]	; (807c0 <pmc_disable_pllack+0xc>)
   807ba:	629a      	str	r2, [r3, #40]	; 0x28
   807bc:	4770      	bx	lr
   807be:	bf00      	nop
   807c0:	400e0600 	.word	0x400e0600

000807c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   807c4:	4b02      	ldr	r3, [pc, #8]	; (807d0 <pmc_is_locked_pllack+0xc>)
   807c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   807c8:	f000 0002 	and.w	r0, r0, #2
   807cc:	4770      	bx	lr
   807ce:	bf00      	nop
   807d0:	400e0600 	.word	0x400e0600

000807d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   807d4:	282c      	cmp	r0, #44	; 0x2c
   807d6:	d820      	bhi.n	8081a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   807d8:	281f      	cmp	r0, #31
   807da:	d80d      	bhi.n	807f8 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   807dc:	4b12      	ldr	r3, [pc, #72]	; (80828 <pmc_enable_periph_clk+0x54>)
   807de:	699a      	ldr	r2, [r3, #24]
   807e0:	2301      	movs	r3, #1
   807e2:	4083      	lsls	r3, r0
   807e4:	401a      	ands	r2, r3
   807e6:	4293      	cmp	r3, r2
   807e8:	d019      	beq.n	8081e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   807ea:	2301      	movs	r3, #1
   807ec:	fa03 f000 	lsl.w	r0, r3, r0
   807f0:	4b0d      	ldr	r3, [pc, #52]	; (80828 <pmc_enable_periph_clk+0x54>)
   807f2:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   807f4:	2000      	movs	r0, #0
   807f6:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   807f8:	4b0b      	ldr	r3, [pc, #44]	; (80828 <pmc_enable_periph_clk+0x54>)
   807fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   807fe:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80800:	2301      	movs	r3, #1
   80802:	4083      	lsls	r3, r0
   80804:	401a      	ands	r2, r3
   80806:	4293      	cmp	r3, r2
   80808:	d00b      	beq.n	80822 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8080a:	2301      	movs	r3, #1
   8080c:	fa03 f000 	lsl.w	r0, r3, r0
   80810:	4b05      	ldr	r3, [pc, #20]	; (80828 <pmc_enable_periph_clk+0x54>)
   80812:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80816:	2000      	movs	r0, #0
   80818:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8081a:	2001      	movs	r0, #1
   8081c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8081e:	2000      	movs	r0, #0
   80820:	4770      	bx	lr
   80822:	2000      	movs	r0, #0
}
   80824:	4770      	bx	lr
   80826:	bf00      	nop
   80828:	400e0600 	.word	0x400e0600

0008082c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8082c:	e7fe      	b.n	8082c <Dummy_Handler>
   8082e:	bf00      	nop

00080830 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80830:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80832:	4b1e      	ldr	r3, [pc, #120]	; (808ac <Reset_Handler+0x7c>)
   80834:	4a1e      	ldr	r2, [pc, #120]	; (808b0 <Reset_Handler+0x80>)
   80836:	429a      	cmp	r2, r3
   80838:	d003      	beq.n	80842 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8083a:	4b1e      	ldr	r3, [pc, #120]	; (808b4 <Reset_Handler+0x84>)
   8083c:	4a1b      	ldr	r2, [pc, #108]	; (808ac <Reset_Handler+0x7c>)
   8083e:	429a      	cmp	r2, r3
   80840:	d304      	bcc.n	8084c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80842:	4b1d      	ldr	r3, [pc, #116]	; (808b8 <Reset_Handler+0x88>)
   80844:	4a1d      	ldr	r2, [pc, #116]	; (808bc <Reset_Handler+0x8c>)
   80846:	429a      	cmp	r2, r3
   80848:	d30f      	bcc.n	8086a <Reset_Handler+0x3a>
   8084a:	e01a      	b.n	80882 <Reset_Handler+0x52>
   8084c:	4b1c      	ldr	r3, [pc, #112]	; (808c0 <Reset_Handler+0x90>)
   8084e:	4c1d      	ldr	r4, [pc, #116]	; (808c4 <Reset_Handler+0x94>)
   80850:	1ae4      	subs	r4, r4, r3
   80852:	f024 0403 	bic.w	r4, r4, #3
   80856:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80858:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   8085a:	4814      	ldr	r0, [pc, #80]	; (808ac <Reset_Handler+0x7c>)
   8085c:	4914      	ldr	r1, [pc, #80]	; (808b0 <Reset_Handler+0x80>)
   8085e:	585a      	ldr	r2, [r3, r1]
   80860:	501a      	str	r2, [r3, r0]
   80862:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80864:	42a3      	cmp	r3, r4
   80866:	d1fa      	bne.n	8085e <Reset_Handler+0x2e>
   80868:	e7eb      	b.n	80842 <Reset_Handler+0x12>
   8086a:	4b17      	ldr	r3, [pc, #92]	; (808c8 <Reset_Handler+0x98>)
   8086c:	4917      	ldr	r1, [pc, #92]	; (808cc <Reset_Handler+0x9c>)
   8086e:	1ac9      	subs	r1, r1, r3
   80870:	f021 0103 	bic.w	r1, r1, #3
   80874:	1d1a      	adds	r2, r3, #4
   80876:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80878:	2200      	movs	r2, #0
   8087a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8087e:	428b      	cmp	r3, r1
   80880:	d1fb      	bne.n	8087a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80882:	4a13      	ldr	r2, [pc, #76]	; (808d0 <Reset_Handler+0xa0>)
   80884:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80888:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8088c:	4911      	ldr	r1, [pc, #68]	; (808d4 <Reset_Handler+0xa4>)
   8088e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80890:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80894:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80898:	d203      	bcs.n	808a2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8089a:	688a      	ldr	r2, [r1, #8]
   8089c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   808a0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   808a2:	4b0d      	ldr	r3, [pc, #52]	; (808d8 <Reset_Handler+0xa8>)
   808a4:	4798      	blx	r3

	/* Branch to main function */
	main();
   808a6:	4b0d      	ldr	r3, [pc, #52]	; (808dc <Reset_Handler+0xac>)
   808a8:	4798      	blx	r3
   808aa:	e7fe      	b.n	808aa <Reset_Handler+0x7a>
   808ac:	20070000 	.word	0x20070000
   808b0:	00081a08 	.word	0x00081a08
   808b4:	20070568 	.word	0x20070568
   808b8:	200705fc 	.word	0x200705fc
   808bc:	20070568 	.word	0x20070568
   808c0:	20070004 	.word	0x20070004
   808c4:	2007056b 	.word	0x2007056b
   808c8:	20070564 	.word	0x20070564
   808cc:	200705f7 	.word	0x200705f7
   808d0:	00080000 	.word	0x00080000
   808d4:	e000ed00 	.word	0xe000ed00
   808d8:	0008188d 	.word	0x0008188d
   808dc:	000809fd 	.word	0x000809fd

000808e0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   808e0:	4b3e      	ldr	r3, [pc, #248]	; (809dc <SystemCoreClockUpdate+0xfc>)
   808e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   808e4:	f003 0303 	and.w	r3, r3, #3
   808e8:	2b03      	cmp	r3, #3
   808ea:	d85f      	bhi.n	809ac <SystemCoreClockUpdate+0xcc>
   808ec:	e8df f003 	tbb	[pc, r3]
   808f0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   808f4:	4b3a      	ldr	r3, [pc, #232]	; (809e0 <SystemCoreClockUpdate+0x100>)
   808f6:	695b      	ldr	r3, [r3, #20]
   808f8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   808fc:	bf14      	ite	ne
   808fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80902:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80906:	4b37      	ldr	r3, [pc, #220]	; (809e4 <SystemCoreClockUpdate+0x104>)
   80908:	601a      	str	r2, [r3, #0]
   8090a:	e04f      	b.n	809ac <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8090c:	4b33      	ldr	r3, [pc, #204]	; (809dc <SystemCoreClockUpdate+0xfc>)
   8090e:	6a1b      	ldr	r3, [r3, #32]
   80910:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80914:	d003      	beq.n	8091e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80916:	4a34      	ldr	r2, [pc, #208]	; (809e8 <SystemCoreClockUpdate+0x108>)
   80918:	4b32      	ldr	r3, [pc, #200]	; (809e4 <SystemCoreClockUpdate+0x104>)
   8091a:	601a      	str	r2, [r3, #0]
   8091c:	e046      	b.n	809ac <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8091e:	4a33      	ldr	r2, [pc, #204]	; (809ec <SystemCoreClockUpdate+0x10c>)
   80920:	4b30      	ldr	r3, [pc, #192]	; (809e4 <SystemCoreClockUpdate+0x104>)
   80922:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80924:	4b2d      	ldr	r3, [pc, #180]	; (809dc <SystemCoreClockUpdate+0xfc>)
   80926:	6a1b      	ldr	r3, [r3, #32]
   80928:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8092c:	2b10      	cmp	r3, #16
   8092e:	d002      	beq.n	80936 <SystemCoreClockUpdate+0x56>
   80930:	2b20      	cmp	r3, #32
   80932:	d004      	beq.n	8093e <SystemCoreClockUpdate+0x5e>
   80934:	e03a      	b.n	809ac <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80936:	4a2e      	ldr	r2, [pc, #184]	; (809f0 <SystemCoreClockUpdate+0x110>)
   80938:	4b2a      	ldr	r3, [pc, #168]	; (809e4 <SystemCoreClockUpdate+0x104>)
   8093a:	601a      	str	r2, [r3, #0]
				break;
   8093c:	e036      	b.n	809ac <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8093e:	4a2a      	ldr	r2, [pc, #168]	; (809e8 <SystemCoreClockUpdate+0x108>)
   80940:	4b28      	ldr	r3, [pc, #160]	; (809e4 <SystemCoreClockUpdate+0x104>)
   80942:	601a      	str	r2, [r3, #0]
				break;
   80944:	e032      	b.n	809ac <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80946:	4b25      	ldr	r3, [pc, #148]	; (809dc <SystemCoreClockUpdate+0xfc>)
   80948:	6a1b      	ldr	r3, [r3, #32]
   8094a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8094e:	d003      	beq.n	80958 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80950:	4a25      	ldr	r2, [pc, #148]	; (809e8 <SystemCoreClockUpdate+0x108>)
   80952:	4b24      	ldr	r3, [pc, #144]	; (809e4 <SystemCoreClockUpdate+0x104>)
   80954:	601a      	str	r2, [r3, #0]
   80956:	e012      	b.n	8097e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80958:	4a24      	ldr	r2, [pc, #144]	; (809ec <SystemCoreClockUpdate+0x10c>)
   8095a:	4b22      	ldr	r3, [pc, #136]	; (809e4 <SystemCoreClockUpdate+0x104>)
   8095c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8095e:	4b1f      	ldr	r3, [pc, #124]	; (809dc <SystemCoreClockUpdate+0xfc>)
   80960:	6a1b      	ldr	r3, [r3, #32]
   80962:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80966:	2b10      	cmp	r3, #16
   80968:	d002      	beq.n	80970 <SystemCoreClockUpdate+0x90>
   8096a:	2b20      	cmp	r3, #32
   8096c:	d004      	beq.n	80978 <SystemCoreClockUpdate+0x98>
   8096e:	e006      	b.n	8097e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80970:	4a1f      	ldr	r2, [pc, #124]	; (809f0 <SystemCoreClockUpdate+0x110>)
   80972:	4b1c      	ldr	r3, [pc, #112]	; (809e4 <SystemCoreClockUpdate+0x104>)
   80974:	601a      	str	r2, [r3, #0]
				break;
   80976:	e002      	b.n	8097e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80978:	4a1b      	ldr	r2, [pc, #108]	; (809e8 <SystemCoreClockUpdate+0x108>)
   8097a:	4b1a      	ldr	r3, [pc, #104]	; (809e4 <SystemCoreClockUpdate+0x104>)
   8097c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8097e:	4b17      	ldr	r3, [pc, #92]	; (809dc <SystemCoreClockUpdate+0xfc>)
   80980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80982:	f003 0303 	and.w	r3, r3, #3
   80986:	2b02      	cmp	r3, #2
   80988:	d10d      	bne.n	809a6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8098a:	4b14      	ldr	r3, [pc, #80]	; (809dc <SystemCoreClockUpdate+0xfc>)
   8098c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8098e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80990:	4b14      	ldr	r3, [pc, #80]	; (809e4 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80992:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80996:	681a      	ldr	r2, [r3, #0]
   80998:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8099c:	b2c9      	uxtb	r1, r1
   8099e:	fbb2 f2f1 	udiv	r2, r2, r1
   809a2:	601a      	str	r2, [r3, #0]
   809a4:	e002      	b.n	809ac <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   809a6:	4a13      	ldr	r2, [pc, #76]	; (809f4 <SystemCoreClockUpdate+0x114>)
   809a8:	4b0e      	ldr	r3, [pc, #56]	; (809e4 <SystemCoreClockUpdate+0x104>)
   809aa:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   809ac:	4b0b      	ldr	r3, [pc, #44]	; (809dc <SystemCoreClockUpdate+0xfc>)
   809ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   809b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   809b4:	2b70      	cmp	r3, #112	; 0x70
   809b6:	d107      	bne.n	809c8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   809b8:	4b0a      	ldr	r3, [pc, #40]	; (809e4 <SystemCoreClockUpdate+0x104>)
   809ba:	681a      	ldr	r2, [r3, #0]
   809bc:	490e      	ldr	r1, [pc, #56]	; (809f8 <SystemCoreClockUpdate+0x118>)
   809be:	fba1 0202 	umull	r0, r2, r1, r2
   809c2:	0852      	lsrs	r2, r2, #1
   809c4:	601a      	str	r2, [r3, #0]
   809c6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   809c8:	4b04      	ldr	r3, [pc, #16]	; (809dc <SystemCoreClockUpdate+0xfc>)
   809ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
   809cc:	4b05      	ldr	r3, [pc, #20]	; (809e4 <SystemCoreClockUpdate+0x104>)
   809ce:	f3c1 1102 	ubfx	r1, r1, #4, #3
   809d2:	681a      	ldr	r2, [r3, #0]
   809d4:	40ca      	lsrs	r2, r1
   809d6:	601a      	str	r2, [r3, #0]
   809d8:	4770      	bx	lr
   809da:	bf00      	nop
   809dc:	400e0600 	.word	0x400e0600
   809e0:	400e1a10 	.word	0x400e1a10
   809e4:	20070138 	.word	0x20070138
   809e8:	00b71b00 	.word	0x00b71b00
   809ec:	003d0900 	.word	0x003d0900
   809f0:	007a1200 	.word	0x007a1200
   809f4:	0e4e1c00 	.word	0x0e4e1c00
   809f8:	aaaaaaab 	.word	0xaaaaaaab

000809fc <main>:
#include "distanceSensor.h"



int main (void)
{
   809fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   809fe:	b085      	sub	sp, #20
	sysclk_init();
   80a00:	4b1f      	ldr	r3, [pc, #124]	; (80a80 <main+0x84>)
   80a02:	4798      	blx	r3
	board_init();
   80a04:	4b1f      	ldr	r3, [pc, #124]	; (80a84 <main+0x88>)
   80a06:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80a08:	4b1f      	ldr	r3, [pc, #124]	; (80a88 <main+0x8c>)
   80a0a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80a0e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80a10:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80a14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   80a18:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80a1c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80a1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80a22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80a26:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80a28:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	unsigned long distance;
	uint16_t distanceArray[5] = {0,0,0,0,0};
   80a2c:	2400      	movs	r4, #0
   80a2e:	f8ad 4004 	strh.w	r4, [sp, #4]
   80a32:	f8ad 4006 	strh.w	r4, [sp, #6]
   80a36:	f8ad 4008 	strh.w	r4, [sp, #8]
   80a3a:	f8ad 400a 	strh.w	r4, [sp, #10]
   80a3e:	f8ad 400c 	strh.w	r4, [sp, #12]
	uint8_t i= 0;
	uint16_t speed;
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   80a42:	4812      	ldr	r0, [pc, #72]	; (80a8c <main+0x90>)
   80a44:	4b12      	ldr	r3, [pc, #72]	; (80a90 <main+0x94>)
   80a46:	4798      	blx	r3
		DO NOT go: forwardDrive into reverseDrive	
		This is to ensure that the motors don't get damaged.
	*/
	//Starting with a stop(); command is also advisable, as to not run into problems when doing a reset
	while(1){
		distance = distance_forward();
   80a48:	4d12      	ldr	r5, [pc, #72]	; (80a94 <main+0x98>)
			rotate();
			
		} 
		else
		{
			speed = calculateSpeed(distanceArray);
   80a4a:	4f13      	ldr	r7, [pc, #76]	; (80a98 <main+0x9c>)
			regulatedForward(speed,speed);
   80a4c:	4e13      	ldr	r6, [pc, #76]	; (80a9c <main+0xa0>)
   80a4e:	e000      	b.n	80a52 <main+0x56>
		{
			i++;
		} 
		else
		{
			i=0;
   80a50:	2400      	movs	r4, #0
		DO NOT go: forwardDrive into reverseDrive	
		This is to ensure that the motors don't get damaged.
	*/
	//Starting with a stop(); command is also advisable, as to not run into problems when doing a reset
	while(1){
		distance = distance_forward();
   80a52:	47a8      	blx	r5
		distanceArray[i] = distance;
   80a54:	aa04      	add	r2, sp, #16
   80a56:	eb02 0344 	add.w	r3, r2, r4, lsl #1
   80a5a:	f823 0c0c 	strh.w	r0, [r3, #-12]
		if (distance<75)
   80a5e:	284a      	cmp	r0, #74	; 0x4a
   80a60:	d804      	bhi.n	80a6c <main+0x70>
		{
			stop();
   80a62:	4b0f      	ldr	r3, [pc, #60]	; (80aa0 <main+0xa4>)
   80a64:	4798      	blx	r3
			rotate();
   80a66:	4b0f      	ldr	r3, [pc, #60]	; (80aa4 <main+0xa8>)
   80a68:	4798      	blx	r3
   80a6a:	e003      	b.n	80a74 <main+0x78>
			
		} 
		else
		{
			speed = calculateSpeed(distanceArray);
   80a6c:	a801      	add	r0, sp, #4
   80a6e:	47b8      	blx	r7
			regulatedForward(speed,speed);
   80a70:	4601      	mov	r1, r0
   80a72:	47b0      	blx	r6
		}
		
		if (i<4)
   80a74:	2c03      	cmp	r4, #3
   80a76:	d8eb      	bhi.n	80a50 <main+0x54>
		{
			i++;
   80a78:	3401      	adds	r4, #1
   80a7a:	b2e4      	uxtb	r4, r4
   80a7c:	e7e9      	b.n	80a52 <main+0x56>
   80a7e:	bf00      	nop
   80a80:	00080359 	.word	0x00080359
   80a84:	000803bd 	.word	0x000803bd
   80a88:	400e0e00 	.word	0x400e0e00
   80a8c:	00b71b00 	.word	0x00b71b00
   80a90:	20070001 	.word	0x20070001
   80a94:	000801e1 	.word	0x000801e1
   80a98:	00080229 	.word	0x00080229
   80a9c:	00080331 	.word	0x00080331
   80aa0:	00080305 	.word	0x00080305
   80aa4:	000802d9 	.word	0x000802d9

00080aa8 <__aeabi_drsub>:
   80aa8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80aac:	e002      	b.n	80ab4 <__adddf3>
   80aae:	bf00      	nop

00080ab0 <__aeabi_dsub>:
   80ab0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080ab4 <__adddf3>:
   80ab4:	b530      	push	{r4, r5, lr}
   80ab6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80aba:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80abe:	ea94 0f05 	teq	r4, r5
   80ac2:	bf08      	it	eq
   80ac4:	ea90 0f02 	teqeq	r0, r2
   80ac8:	bf1f      	itttt	ne
   80aca:	ea54 0c00 	orrsne.w	ip, r4, r0
   80ace:	ea55 0c02 	orrsne.w	ip, r5, r2
   80ad2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80ad6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ada:	f000 80e2 	beq.w	80ca2 <__adddf3+0x1ee>
   80ade:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80ae2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80ae6:	bfb8      	it	lt
   80ae8:	426d      	neglt	r5, r5
   80aea:	dd0c      	ble.n	80b06 <__adddf3+0x52>
   80aec:	442c      	add	r4, r5
   80aee:	ea80 0202 	eor.w	r2, r0, r2
   80af2:	ea81 0303 	eor.w	r3, r1, r3
   80af6:	ea82 0000 	eor.w	r0, r2, r0
   80afa:	ea83 0101 	eor.w	r1, r3, r1
   80afe:	ea80 0202 	eor.w	r2, r0, r2
   80b02:	ea81 0303 	eor.w	r3, r1, r3
   80b06:	2d36      	cmp	r5, #54	; 0x36
   80b08:	bf88      	it	hi
   80b0a:	bd30      	pophi	{r4, r5, pc}
   80b0c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80b10:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80b14:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80b18:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80b1c:	d002      	beq.n	80b24 <__adddf3+0x70>
   80b1e:	4240      	negs	r0, r0
   80b20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80b24:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80b28:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80b2c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80b30:	d002      	beq.n	80b38 <__adddf3+0x84>
   80b32:	4252      	negs	r2, r2
   80b34:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80b38:	ea94 0f05 	teq	r4, r5
   80b3c:	f000 80a7 	beq.w	80c8e <__adddf3+0x1da>
   80b40:	f1a4 0401 	sub.w	r4, r4, #1
   80b44:	f1d5 0e20 	rsbs	lr, r5, #32
   80b48:	db0d      	blt.n	80b66 <__adddf3+0xb2>
   80b4a:	fa02 fc0e 	lsl.w	ip, r2, lr
   80b4e:	fa22 f205 	lsr.w	r2, r2, r5
   80b52:	1880      	adds	r0, r0, r2
   80b54:	f141 0100 	adc.w	r1, r1, #0
   80b58:	fa03 f20e 	lsl.w	r2, r3, lr
   80b5c:	1880      	adds	r0, r0, r2
   80b5e:	fa43 f305 	asr.w	r3, r3, r5
   80b62:	4159      	adcs	r1, r3
   80b64:	e00e      	b.n	80b84 <__adddf3+0xd0>
   80b66:	f1a5 0520 	sub.w	r5, r5, #32
   80b6a:	f10e 0e20 	add.w	lr, lr, #32
   80b6e:	2a01      	cmp	r2, #1
   80b70:	fa03 fc0e 	lsl.w	ip, r3, lr
   80b74:	bf28      	it	cs
   80b76:	f04c 0c02 	orrcs.w	ip, ip, #2
   80b7a:	fa43 f305 	asr.w	r3, r3, r5
   80b7e:	18c0      	adds	r0, r0, r3
   80b80:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80b84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80b88:	d507      	bpl.n	80b9a <__adddf3+0xe6>
   80b8a:	f04f 0e00 	mov.w	lr, #0
   80b8e:	f1dc 0c00 	rsbs	ip, ip, #0
   80b92:	eb7e 0000 	sbcs.w	r0, lr, r0
   80b96:	eb6e 0101 	sbc.w	r1, lr, r1
   80b9a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80b9e:	d31b      	bcc.n	80bd8 <__adddf3+0x124>
   80ba0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80ba4:	d30c      	bcc.n	80bc0 <__adddf3+0x10c>
   80ba6:	0849      	lsrs	r1, r1, #1
   80ba8:	ea5f 0030 	movs.w	r0, r0, rrx
   80bac:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80bb0:	f104 0401 	add.w	r4, r4, #1
   80bb4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80bb8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80bbc:	f080 809a 	bcs.w	80cf4 <__adddf3+0x240>
   80bc0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80bc4:	bf08      	it	eq
   80bc6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80bca:	f150 0000 	adcs.w	r0, r0, #0
   80bce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80bd2:	ea41 0105 	orr.w	r1, r1, r5
   80bd6:	bd30      	pop	{r4, r5, pc}
   80bd8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80bdc:	4140      	adcs	r0, r0
   80bde:	eb41 0101 	adc.w	r1, r1, r1
   80be2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80be6:	f1a4 0401 	sub.w	r4, r4, #1
   80bea:	d1e9      	bne.n	80bc0 <__adddf3+0x10c>
   80bec:	f091 0f00 	teq	r1, #0
   80bf0:	bf04      	itt	eq
   80bf2:	4601      	moveq	r1, r0
   80bf4:	2000      	moveq	r0, #0
   80bf6:	fab1 f381 	clz	r3, r1
   80bfa:	bf08      	it	eq
   80bfc:	3320      	addeq	r3, #32
   80bfe:	f1a3 030b 	sub.w	r3, r3, #11
   80c02:	f1b3 0220 	subs.w	r2, r3, #32
   80c06:	da0c      	bge.n	80c22 <__adddf3+0x16e>
   80c08:	320c      	adds	r2, #12
   80c0a:	dd08      	ble.n	80c1e <__adddf3+0x16a>
   80c0c:	f102 0c14 	add.w	ip, r2, #20
   80c10:	f1c2 020c 	rsb	r2, r2, #12
   80c14:	fa01 f00c 	lsl.w	r0, r1, ip
   80c18:	fa21 f102 	lsr.w	r1, r1, r2
   80c1c:	e00c      	b.n	80c38 <__adddf3+0x184>
   80c1e:	f102 0214 	add.w	r2, r2, #20
   80c22:	bfd8      	it	le
   80c24:	f1c2 0c20 	rsble	ip, r2, #32
   80c28:	fa01 f102 	lsl.w	r1, r1, r2
   80c2c:	fa20 fc0c 	lsr.w	ip, r0, ip
   80c30:	bfdc      	itt	le
   80c32:	ea41 010c 	orrle.w	r1, r1, ip
   80c36:	4090      	lslle	r0, r2
   80c38:	1ae4      	subs	r4, r4, r3
   80c3a:	bfa2      	ittt	ge
   80c3c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80c40:	4329      	orrge	r1, r5
   80c42:	bd30      	popge	{r4, r5, pc}
   80c44:	ea6f 0404 	mvn.w	r4, r4
   80c48:	3c1f      	subs	r4, #31
   80c4a:	da1c      	bge.n	80c86 <__adddf3+0x1d2>
   80c4c:	340c      	adds	r4, #12
   80c4e:	dc0e      	bgt.n	80c6e <__adddf3+0x1ba>
   80c50:	f104 0414 	add.w	r4, r4, #20
   80c54:	f1c4 0220 	rsb	r2, r4, #32
   80c58:	fa20 f004 	lsr.w	r0, r0, r4
   80c5c:	fa01 f302 	lsl.w	r3, r1, r2
   80c60:	ea40 0003 	orr.w	r0, r0, r3
   80c64:	fa21 f304 	lsr.w	r3, r1, r4
   80c68:	ea45 0103 	orr.w	r1, r5, r3
   80c6c:	bd30      	pop	{r4, r5, pc}
   80c6e:	f1c4 040c 	rsb	r4, r4, #12
   80c72:	f1c4 0220 	rsb	r2, r4, #32
   80c76:	fa20 f002 	lsr.w	r0, r0, r2
   80c7a:	fa01 f304 	lsl.w	r3, r1, r4
   80c7e:	ea40 0003 	orr.w	r0, r0, r3
   80c82:	4629      	mov	r1, r5
   80c84:	bd30      	pop	{r4, r5, pc}
   80c86:	fa21 f004 	lsr.w	r0, r1, r4
   80c8a:	4629      	mov	r1, r5
   80c8c:	bd30      	pop	{r4, r5, pc}
   80c8e:	f094 0f00 	teq	r4, #0
   80c92:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80c96:	bf06      	itte	eq
   80c98:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80c9c:	3401      	addeq	r4, #1
   80c9e:	3d01      	subne	r5, #1
   80ca0:	e74e      	b.n	80b40 <__adddf3+0x8c>
   80ca2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80ca6:	bf18      	it	ne
   80ca8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80cac:	d029      	beq.n	80d02 <__adddf3+0x24e>
   80cae:	ea94 0f05 	teq	r4, r5
   80cb2:	bf08      	it	eq
   80cb4:	ea90 0f02 	teqeq	r0, r2
   80cb8:	d005      	beq.n	80cc6 <__adddf3+0x212>
   80cba:	ea54 0c00 	orrs.w	ip, r4, r0
   80cbe:	bf04      	itt	eq
   80cc0:	4619      	moveq	r1, r3
   80cc2:	4610      	moveq	r0, r2
   80cc4:	bd30      	pop	{r4, r5, pc}
   80cc6:	ea91 0f03 	teq	r1, r3
   80cca:	bf1e      	ittt	ne
   80ccc:	2100      	movne	r1, #0
   80cce:	2000      	movne	r0, #0
   80cd0:	bd30      	popne	{r4, r5, pc}
   80cd2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80cd6:	d105      	bne.n	80ce4 <__adddf3+0x230>
   80cd8:	0040      	lsls	r0, r0, #1
   80cda:	4149      	adcs	r1, r1
   80cdc:	bf28      	it	cs
   80cde:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80ce2:	bd30      	pop	{r4, r5, pc}
   80ce4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80ce8:	bf3c      	itt	cc
   80cea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80cee:	bd30      	popcc	{r4, r5, pc}
   80cf0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80cf4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80cf8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80cfc:	f04f 0000 	mov.w	r0, #0
   80d00:	bd30      	pop	{r4, r5, pc}
   80d02:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80d06:	bf1a      	itte	ne
   80d08:	4619      	movne	r1, r3
   80d0a:	4610      	movne	r0, r2
   80d0c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80d10:	bf1c      	itt	ne
   80d12:	460b      	movne	r3, r1
   80d14:	4602      	movne	r2, r0
   80d16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80d1a:	bf06      	itte	eq
   80d1c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80d20:	ea91 0f03 	teqeq	r1, r3
   80d24:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80d28:	bd30      	pop	{r4, r5, pc}
   80d2a:	bf00      	nop

00080d2c <__aeabi_ui2d>:
   80d2c:	f090 0f00 	teq	r0, #0
   80d30:	bf04      	itt	eq
   80d32:	2100      	moveq	r1, #0
   80d34:	4770      	bxeq	lr
   80d36:	b530      	push	{r4, r5, lr}
   80d38:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d3c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d40:	f04f 0500 	mov.w	r5, #0
   80d44:	f04f 0100 	mov.w	r1, #0
   80d48:	e750      	b.n	80bec <__adddf3+0x138>
   80d4a:	bf00      	nop

00080d4c <__aeabi_i2d>:
   80d4c:	f090 0f00 	teq	r0, #0
   80d50:	bf04      	itt	eq
   80d52:	2100      	moveq	r1, #0
   80d54:	4770      	bxeq	lr
   80d56:	b530      	push	{r4, r5, lr}
   80d58:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d60:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80d64:	bf48      	it	mi
   80d66:	4240      	negmi	r0, r0
   80d68:	f04f 0100 	mov.w	r1, #0
   80d6c:	e73e      	b.n	80bec <__adddf3+0x138>
   80d6e:	bf00      	nop

00080d70 <__aeabi_f2d>:
   80d70:	0042      	lsls	r2, r0, #1
   80d72:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80d76:	ea4f 0131 	mov.w	r1, r1, rrx
   80d7a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80d7e:	bf1f      	itttt	ne
   80d80:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80d84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80d88:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80d8c:	4770      	bxne	lr
   80d8e:	f092 0f00 	teq	r2, #0
   80d92:	bf14      	ite	ne
   80d94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80d98:	4770      	bxeq	lr
   80d9a:	b530      	push	{r4, r5, lr}
   80d9c:	f44f 7460 	mov.w	r4, #896	; 0x380
   80da0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80da4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80da8:	e720      	b.n	80bec <__adddf3+0x138>
   80daa:	bf00      	nop

00080dac <__aeabi_ul2d>:
   80dac:	ea50 0201 	orrs.w	r2, r0, r1
   80db0:	bf08      	it	eq
   80db2:	4770      	bxeq	lr
   80db4:	b530      	push	{r4, r5, lr}
   80db6:	f04f 0500 	mov.w	r5, #0
   80dba:	e00a      	b.n	80dd2 <__aeabi_l2d+0x16>

00080dbc <__aeabi_l2d>:
   80dbc:	ea50 0201 	orrs.w	r2, r0, r1
   80dc0:	bf08      	it	eq
   80dc2:	4770      	bxeq	lr
   80dc4:	b530      	push	{r4, r5, lr}
   80dc6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80dca:	d502      	bpl.n	80dd2 <__aeabi_l2d+0x16>
   80dcc:	4240      	negs	r0, r0
   80dce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80dd2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80dd6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80dda:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80dde:	f43f aedc 	beq.w	80b9a <__adddf3+0xe6>
   80de2:	f04f 0203 	mov.w	r2, #3
   80de6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80dea:	bf18      	it	ne
   80dec:	3203      	addne	r2, #3
   80dee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80df2:	bf18      	it	ne
   80df4:	3203      	addne	r2, #3
   80df6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   80dfa:	f1c2 0320 	rsb	r3, r2, #32
   80dfe:	fa00 fc03 	lsl.w	ip, r0, r3
   80e02:	fa20 f002 	lsr.w	r0, r0, r2
   80e06:	fa01 fe03 	lsl.w	lr, r1, r3
   80e0a:	ea40 000e 	orr.w	r0, r0, lr
   80e0e:	fa21 f102 	lsr.w	r1, r1, r2
   80e12:	4414      	add	r4, r2
   80e14:	e6c1      	b.n	80b9a <__adddf3+0xe6>
   80e16:	bf00      	nop

00080e18 <__aeabi_dmul>:
   80e18:	b570      	push	{r4, r5, r6, lr}
   80e1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80e1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   80e22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   80e26:	bf1d      	ittte	ne
   80e28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   80e2c:	ea94 0f0c 	teqne	r4, ip
   80e30:	ea95 0f0c 	teqne	r5, ip
   80e34:	f000 f8de 	bleq	80ff4 <__aeabi_dmul+0x1dc>
   80e38:	442c      	add	r4, r5
   80e3a:	ea81 0603 	eor.w	r6, r1, r3
   80e3e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   80e42:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   80e46:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   80e4a:	bf18      	it	ne
   80e4c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   80e50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80e54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80e58:	d038      	beq.n	80ecc <__aeabi_dmul+0xb4>
   80e5a:	fba0 ce02 	umull	ip, lr, r0, r2
   80e5e:	f04f 0500 	mov.w	r5, #0
   80e62:	fbe1 e502 	umlal	lr, r5, r1, r2
   80e66:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   80e6a:	fbe0 e503 	umlal	lr, r5, r0, r3
   80e6e:	f04f 0600 	mov.w	r6, #0
   80e72:	fbe1 5603 	umlal	r5, r6, r1, r3
   80e76:	f09c 0f00 	teq	ip, #0
   80e7a:	bf18      	it	ne
   80e7c:	f04e 0e01 	orrne.w	lr, lr, #1
   80e80:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   80e84:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   80e88:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   80e8c:	d204      	bcs.n	80e98 <__aeabi_dmul+0x80>
   80e8e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   80e92:	416d      	adcs	r5, r5
   80e94:	eb46 0606 	adc.w	r6, r6, r6
   80e98:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   80e9c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   80ea0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   80ea4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   80ea8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   80eac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   80eb0:	bf88      	it	hi
   80eb2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   80eb6:	d81e      	bhi.n	80ef6 <__aeabi_dmul+0xde>
   80eb8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   80ebc:	bf08      	it	eq
   80ebe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   80ec2:	f150 0000 	adcs.w	r0, r0, #0
   80ec6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80eca:	bd70      	pop	{r4, r5, r6, pc}
   80ecc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   80ed0:	ea46 0101 	orr.w	r1, r6, r1
   80ed4:	ea40 0002 	orr.w	r0, r0, r2
   80ed8:	ea81 0103 	eor.w	r1, r1, r3
   80edc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   80ee0:	bfc2      	ittt	gt
   80ee2:	ebd4 050c 	rsbsgt	r5, r4, ip
   80ee6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   80eea:	bd70      	popgt	{r4, r5, r6, pc}
   80eec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80ef0:	f04f 0e00 	mov.w	lr, #0
   80ef4:	3c01      	subs	r4, #1
   80ef6:	f300 80ab 	bgt.w	81050 <__aeabi_dmul+0x238>
   80efa:	f114 0f36 	cmn.w	r4, #54	; 0x36
   80efe:	bfde      	ittt	le
   80f00:	2000      	movle	r0, #0
   80f02:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   80f06:	bd70      	pople	{r4, r5, r6, pc}
   80f08:	f1c4 0400 	rsb	r4, r4, #0
   80f0c:	3c20      	subs	r4, #32
   80f0e:	da35      	bge.n	80f7c <__aeabi_dmul+0x164>
   80f10:	340c      	adds	r4, #12
   80f12:	dc1b      	bgt.n	80f4c <__aeabi_dmul+0x134>
   80f14:	f104 0414 	add.w	r4, r4, #20
   80f18:	f1c4 0520 	rsb	r5, r4, #32
   80f1c:	fa00 f305 	lsl.w	r3, r0, r5
   80f20:	fa20 f004 	lsr.w	r0, r0, r4
   80f24:	fa01 f205 	lsl.w	r2, r1, r5
   80f28:	ea40 0002 	orr.w	r0, r0, r2
   80f2c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   80f30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80f34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80f38:	fa21 f604 	lsr.w	r6, r1, r4
   80f3c:	eb42 0106 	adc.w	r1, r2, r6
   80f40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f44:	bf08      	it	eq
   80f46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f4a:	bd70      	pop	{r4, r5, r6, pc}
   80f4c:	f1c4 040c 	rsb	r4, r4, #12
   80f50:	f1c4 0520 	rsb	r5, r4, #32
   80f54:	fa00 f304 	lsl.w	r3, r0, r4
   80f58:	fa20 f005 	lsr.w	r0, r0, r5
   80f5c:	fa01 f204 	lsl.w	r2, r1, r4
   80f60:	ea40 0002 	orr.w	r0, r0, r2
   80f64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80f68:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80f6c:	f141 0100 	adc.w	r1, r1, #0
   80f70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f74:	bf08      	it	eq
   80f76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f7a:	bd70      	pop	{r4, r5, r6, pc}
   80f7c:	f1c4 0520 	rsb	r5, r4, #32
   80f80:	fa00 f205 	lsl.w	r2, r0, r5
   80f84:	ea4e 0e02 	orr.w	lr, lr, r2
   80f88:	fa20 f304 	lsr.w	r3, r0, r4
   80f8c:	fa01 f205 	lsl.w	r2, r1, r5
   80f90:	ea43 0302 	orr.w	r3, r3, r2
   80f94:	fa21 f004 	lsr.w	r0, r1, r4
   80f98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80f9c:	fa21 f204 	lsr.w	r2, r1, r4
   80fa0:	ea20 0002 	bic.w	r0, r0, r2
   80fa4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   80fa8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80fac:	bf08      	it	eq
   80fae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80fb2:	bd70      	pop	{r4, r5, r6, pc}
   80fb4:	f094 0f00 	teq	r4, #0
   80fb8:	d10f      	bne.n	80fda <__aeabi_dmul+0x1c2>
   80fba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   80fbe:	0040      	lsls	r0, r0, #1
   80fc0:	eb41 0101 	adc.w	r1, r1, r1
   80fc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80fc8:	bf08      	it	eq
   80fca:	3c01      	subeq	r4, #1
   80fcc:	d0f7      	beq.n	80fbe <__aeabi_dmul+0x1a6>
   80fce:	ea41 0106 	orr.w	r1, r1, r6
   80fd2:	f095 0f00 	teq	r5, #0
   80fd6:	bf18      	it	ne
   80fd8:	4770      	bxne	lr
   80fda:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   80fde:	0052      	lsls	r2, r2, #1
   80fe0:	eb43 0303 	adc.w	r3, r3, r3
   80fe4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   80fe8:	bf08      	it	eq
   80fea:	3d01      	subeq	r5, #1
   80fec:	d0f7      	beq.n	80fde <__aeabi_dmul+0x1c6>
   80fee:	ea43 0306 	orr.w	r3, r3, r6
   80ff2:	4770      	bx	lr
   80ff4:	ea94 0f0c 	teq	r4, ip
   80ff8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   80ffc:	bf18      	it	ne
   80ffe:	ea95 0f0c 	teqne	r5, ip
   81002:	d00c      	beq.n	8101e <__aeabi_dmul+0x206>
   81004:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81008:	bf18      	it	ne
   8100a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8100e:	d1d1      	bne.n	80fb4 <__aeabi_dmul+0x19c>
   81010:	ea81 0103 	eor.w	r1, r1, r3
   81014:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81018:	f04f 0000 	mov.w	r0, #0
   8101c:	bd70      	pop	{r4, r5, r6, pc}
   8101e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81022:	bf06      	itte	eq
   81024:	4610      	moveq	r0, r2
   81026:	4619      	moveq	r1, r3
   81028:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8102c:	d019      	beq.n	81062 <__aeabi_dmul+0x24a>
   8102e:	ea94 0f0c 	teq	r4, ip
   81032:	d102      	bne.n	8103a <__aeabi_dmul+0x222>
   81034:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81038:	d113      	bne.n	81062 <__aeabi_dmul+0x24a>
   8103a:	ea95 0f0c 	teq	r5, ip
   8103e:	d105      	bne.n	8104c <__aeabi_dmul+0x234>
   81040:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81044:	bf1c      	itt	ne
   81046:	4610      	movne	r0, r2
   81048:	4619      	movne	r1, r3
   8104a:	d10a      	bne.n	81062 <__aeabi_dmul+0x24a>
   8104c:	ea81 0103 	eor.w	r1, r1, r3
   81050:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81054:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81058:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8105c:	f04f 0000 	mov.w	r0, #0
   81060:	bd70      	pop	{r4, r5, r6, pc}
   81062:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81066:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8106a:	bd70      	pop	{r4, r5, r6, pc}

0008106c <__aeabi_ddiv>:
   8106c:	b570      	push	{r4, r5, r6, lr}
   8106e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81072:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81076:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8107a:	bf1d      	ittte	ne
   8107c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81080:	ea94 0f0c 	teqne	r4, ip
   81084:	ea95 0f0c 	teqne	r5, ip
   81088:	f000 f8a7 	bleq	811da <__aeabi_ddiv+0x16e>
   8108c:	eba4 0405 	sub.w	r4, r4, r5
   81090:	ea81 0e03 	eor.w	lr, r1, r3
   81094:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81098:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8109c:	f000 8088 	beq.w	811b0 <__aeabi_ddiv+0x144>
   810a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   810a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   810a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   810ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   810b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   810b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   810b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   810bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
   810c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   810c4:	429d      	cmp	r5, r3
   810c6:	bf08      	it	eq
   810c8:	4296      	cmpeq	r6, r2
   810ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   810ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
   810d2:	d202      	bcs.n	810da <__aeabi_ddiv+0x6e>
   810d4:	085b      	lsrs	r3, r3, #1
   810d6:	ea4f 0232 	mov.w	r2, r2, rrx
   810da:	1ab6      	subs	r6, r6, r2
   810dc:	eb65 0503 	sbc.w	r5, r5, r3
   810e0:	085b      	lsrs	r3, r3, #1
   810e2:	ea4f 0232 	mov.w	r2, r2, rrx
   810e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   810ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   810ee:	ebb6 0e02 	subs.w	lr, r6, r2
   810f2:	eb75 0e03 	sbcs.w	lr, r5, r3
   810f6:	bf22      	ittt	cs
   810f8:	1ab6      	subcs	r6, r6, r2
   810fa:	4675      	movcs	r5, lr
   810fc:	ea40 000c 	orrcs.w	r0, r0, ip
   81100:	085b      	lsrs	r3, r3, #1
   81102:	ea4f 0232 	mov.w	r2, r2, rrx
   81106:	ebb6 0e02 	subs.w	lr, r6, r2
   8110a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8110e:	bf22      	ittt	cs
   81110:	1ab6      	subcs	r6, r6, r2
   81112:	4675      	movcs	r5, lr
   81114:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81118:	085b      	lsrs	r3, r3, #1
   8111a:	ea4f 0232 	mov.w	r2, r2, rrx
   8111e:	ebb6 0e02 	subs.w	lr, r6, r2
   81122:	eb75 0e03 	sbcs.w	lr, r5, r3
   81126:	bf22      	ittt	cs
   81128:	1ab6      	subcs	r6, r6, r2
   8112a:	4675      	movcs	r5, lr
   8112c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81130:	085b      	lsrs	r3, r3, #1
   81132:	ea4f 0232 	mov.w	r2, r2, rrx
   81136:	ebb6 0e02 	subs.w	lr, r6, r2
   8113a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8113e:	bf22      	ittt	cs
   81140:	1ab6      	subcs	r6, r6, r2
   81142:	4675      	movcs	r5, lr
   81144:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81148:	ea55 0e06 	orrs.w	lr, r5, r6
   8114c:	d018      	beq.n	81180 <__aeabi_ddiv+0x114>
   8114e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81152:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81156:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8115a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8115e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81162:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81166:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8116a:	d1c0      	bne.n	810ee <__aeabi_ddiv+0x82>
   8116c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81170:	d10b      	bne.n	8118a <__aeabi_ddiv+0x11e>
   81172:	ea41 0100 	orr.w	r1, r1, r0
   81176:	f04f 0000 	mov.w	r0, #0
   8117a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8117e:	e7b6      	b.n	810ee <__aeabi_ddiv+0x82>
   81180:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81184:	bf04      	itt	eq
   81186:	4301      	orreq	r1, r0
   81188:	2000      	moveq	r0, #0
   8118a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8118e:	bf88      	it	hi
   81190:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81194:	f63f aeaf 	bhi.w	80ef6 <__aeabi_dmul+0xde>
   81198:	ebb5 0c03 	subs.w	ip, r5, r3
   8119c:	bf04      	itt	eq
   8119e:	ebb6 0c02 	subseq.w	ip, r6, r2
   811a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   811a6:	f150 0000 	adcs.w	r0, r0, #0
   811aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   811ae:	bd70      	pop	{r4, r5, r6, pc}
   811b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   811b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   811b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   811bc:	bfc2      	ittt	gt
   811be:	ebd4 050c 	rsbsgt	r5, r4, ip
   811c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   811c6:	bd70      	popgt	{r4, r5, r6, pc}
   811c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   811cc:	f04f 0e00 	mov.w	lr, #0
   811d0:	3c01      	subs	r4, #1
   811d2:	e690      	b.n	80ef6 <__aeabi_dmul+0xde>
   811d4:	ea45 0e06 	orr.w	lr, r5, r6
   811d8:	e68d      	b.n	80ef6 <__aeabi_dmul+0xde>
   811da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   811de:	ea94 0f0c 	teq	r4, ip
   811e2:	bf08      	it	eq
   811e4:	ea95 0f0c 	teqeq	r5, ip
   811e8:	f43f af3b 	beq.w	81062 <__aeabi_dmul+0x24a>
   811ec:	ea94 0f0c 	teq	r4, ip
   811f0:	d10a      	bne.n	81208 <__aeabi_ddiv+0x19c>
   811f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   811f6:	f47f af34 	bne.w	81062 <__aeabi_dmul+0x24a>
   811fa:	ea95 0f0c 	teq	r5, ip
   811fe:	f47f af25 	bne.w	8104c <__aeabi_dmul+0x234>
   81202:	4610      	mov	r0, r2
   81204:	4619      	mov	r1, r3
   81206:	e72c      	b.n	81062 <__aeabi_dmul+0x24a>
   81208:	ea95 0f0c 	teq	r5, ip
   8120c:	d106      	bne.n	8121c <__aeabi_ddiv+0x1b0>
   8120e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81212:	f43f aefd 	beq.w	81010 <__aeabi_dmul+0x1f8>
   81216:	4610      	mov	r0, r2
   81218:	4619      	mov	r1, r3
   8121a:	e722      	b.n	81062 <__aeabi_dmul+0x24a>
   8121c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81220:	bf18      	it	ne
   81222:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81226:	f47f aec5 	bne.w	80fb4 <__aeabi_dmul+0x19c>
   8122a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8122e:	f47f af0d 	bne.w	8104c <__aeabi_dmul+0x234>
   81232:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81236:	f47f aeeb 	bne.w	81010 <__aeabi_dmul+0x1f8>
   8123a:	e712      	b.n	81062 <__aeabi_dmul+0x24a>

0008123c <__aeabi_d2iz>:
   8123c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81240:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81244:	d215      	bcs.n	81272 <__aeabi_d2iz+0x36>
   81246:	d511      	bpl.n	8126c <__aeabi_d2iz+0x30>
   81248:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8124c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81250:	d912      	bls.n	81278 <__aeabi_d2iz+0x3c>
   81252:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81256:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8125a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8125e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81262:	fa23 f002 	lsr.w	r0, r3, r2
   81266:	bf18      	it	ne
   81268:	4240      	negne	r0, r0
   8126a:	4770      	bx	lr
   8126c:	f04f 0000 	mov.w	r0, #0
   81270:	4770      	bx	lr
   81272:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81276:	d105      	bne.n	81284 <__aeabi_d2iz+0x48>
   81278:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8127c:	bf08      	it	eq
   8127e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81282:	4770      	bx	lr
   81284:	f04f 0000 	mov.w	r0, #0
   81288:	4770      	bx	lr
   8128a:	bf00      	nop

0008128c <__aeabi_d2uiz>:
   8128c:	004a      	lsls	r2, r1, #1
   8128e:	d211      	bcs.n	812b4 <__aeabi_d2uiz+0x28>
   81290:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81294:	d211      	bcs.n	812ba <__aeabi_d2uiz+0x2e>
   81296:	d50d      	bpl.n	812b4 <__aeabi_d2uiz+0x28>
   81298:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8129c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   812a0:	d40e      	bmi.n	812c0 <__aeabi_d2uiz+0x34>
   812a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   812a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   812aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   812ae:	fa23 f002 	lsr.w	r0, r3, r2
   812b2:	4770      	bx	lr
   812b4:	f04f 0000 	mov.w	r0, #0
   812b8:	4770      	bx	lr
   812ba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   812be:	d102      	bne.n	812c6 <__aeabi_d2uiz+0x3a>
   812c0:	f04f 30ff 	mov.w	r0, #4294967295
   812c4:	4770      	bx	lr
   812c6:	f04f 0000 	mov.w	r0, #0
   812ca:	4770      	bx	lr

000812cc <__aeabi_uldivmod>:
   812cc:	b94b      	cbnz	r3, 812e2 <__aeabi_uldivmod+0x16>
   812ce:	b942      	cbnz	r2, 812e2 <__aeabi_uldivmod+0x16>
   812d0:	2900      	cmp	r1, #0
   812d2:	bf08      	it	eq
   812d4:	2800      	cmpeq	r0, #0
   812d6:	d002      	beq.n	812de <__aeabi_uldivmod+0x12>
   812d8:	f04f 31ff 	mov.w	r1, #4294967295
   812dc:	4608      	mov	r0, r1
   812de:	f000 b83b 	b.w	81358 <__aeabi_idiv0>
   812e2:	b082      	sub	sp, #8
   812e4:	46ec      	mov	ip, sp
   812e6:	e92d 5000 	stmdb	sp!, {ip, lr}
   812ea:	f000 f81d 	bl	81328 <__gnu_uldivmod_helper>
   812ee:	f8dd e004 	ldr.w	lr, [sp, #4]
   812f2:	b002      	add	sp, #8
   812f4:	bc0c      	pop	{r2, r3}
   812f6:	4770      	bx	lr

000812f8 <__gnu_ldivmod_helper>:
   812f8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   812fc:	9e08      	ldr	r6, [sp, #32]
   812fe:	4614      	mov	r4, r2
   81300:	461d      	mov	r5, r3
   81302:	4680      	mov	r8, r0
   81304:	4689      	mov	r9, r1
   81306:	f000 f829 	bl	8135c <__divdi3>
   8130a:	fb04 f301 	mul.w	r3, r4, r1
   8130e:	fba4 ab00 	umull	sl, fp, r4, r0
   81312:	fb00 3205 	mla	r2, r0, r5, r3
   81316:	4493      	add	fp, r2
   81318:	ebb8 080a 	subs.w	r8, r8, sl
   8131c:	eb69 090b 	sbc.w	r9, r9, fp
   81320:	e9c6 8900 	strd	r8, r9, [r6]
   81324:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00081328 <__gnu_uldivmod_helper>:
   81328:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8132c:	9e08      	ldr	r6, [sp, #32]
   8132e:	4614      	mov	r4, r2
   81330:	461d      	mov	r5, r3
   81332:	4680      	mov	r8, r0
   81334:	4689      	mov	r9, r1
   81336:	f000 f961 	bl	815fc <__udivdi3>
   8133a:	fb00 f505 	mul.w	r5, r0, r5
   8133e:	fba0 ab04 	umull	sl, fp, r0, r4
   81342:	fb04 5401 	mla	r4, r4, r1, r5
   81346:	44a3      	add	fp, r4
   81348:	ebb8 080a 	subs.w	r8, r8, sl
   8134c:	eb69 090b 	sbc.w	r9, r9, fp
   81350:	e9c6 8900 	strd	r8, r9, [r6]
   81354:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00081358 <__aeabi_idiv0>:
   81358:	4770      	bx	lr
   8135a:	bf00      	nop

0008135c <__divdi3>:
   8135c:	2900      	cmp	r1, #0
   8135e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81362:	f2c0 80a1 	blt.w	814a8 <__divdi3+0x14c>
   81366:	2400      	movs	r4, #0
   81368:	2b00      	cmp	r3, #0
   8136a:	f2c0 8098 	blt.w	8149e <__divdi3+0x142>
   8136e:	4615      	mov	r5, r2
   81370:	4606      	mov	r6, r0
   81372:	460f      	mov	r7, r1
   81374:	2b00      	cmp	r3, #0
   81376:	d13f      	bne.n	813f8 <__divdi3+0x9c>
   81378:	428a      	cmp	r2, r1
   8137a:	d958      	bls.n	8142e <__divdi3+0xd2>
   8137c:	fab2 f382 	clz	r3, r2
   81380:	b14b      	cbz	r3, 81396 <__divdi3+0x3a>
   81382:	f1c3 0220 	rsb	r2, r3, #32
   81386:	fa01 f703 	lsl.w	r7, r1, r3
   8138a:	fa20 f202 	lsr.w	r2, r0, r2
   8138e:	409d      	lsls	r5, r3
   81390:	fa00 f603 	lsl.w	r6, r0, r3
   81394:	4317      	orrs	r7, r2
   81396:	0c29      	lsrs	r1, r5, #16
   81398:	fbb7 f2f1 	udiv	r2, r7, r1
   8139c:	fb01 7712 	mls	r7, r1, r2, r7
   813a0:	b2a8      	uxth	r0, r5
   813a2:	fb00 f302 	mul.w	r3, r0, r2
   813a6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   813aa:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   813ae:	42bb      	cmp	r3, r7
   813b0:	d909      	bls.n	813c6 <__divdi3+0x6a>
   813b2:	197f      	adds	r7, r7, r5
   813b4:	f102 3cff 	add.w	ip, r2, #4294967295
   813b8:	f080 8105 	bcs.w	815c6 <__divdi3+0x26a>
   813bc:	42bb      	cmp	r3, r7
   813be:	f240 8102 	bls.w	815c6 <__divdi3+0x26a>
   813c2:	3a02      	subs	r2, #2
   813c4:	442f      	add	r7, r5
   813c6:	1aff      	subs	r7, r7, r3
   813c8:	fbb7 f3f1 	udiv	r3, r7, r1
   813cc:	fb01 7113 	mls	r1, r1, r3, r7
   813d0:	fb00 f003 	mul.w	r0, r0, r3
   813d4:	b2b6      	uxth	r6, r6
   813d6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   813da:	4288      	cmp	r0, r1
   813dc:	d908      	bls.n	813f0 <__divdi3+0x94>
   813de:	1949      	adds	r1, r1, r5
   813e0:	f103 37ff 	add.w	r7, r3, #4294967295
   813e4:	f080 80f1 	bcs.w	815ca <__divdi3+0x26e>
   813e8:	4288      	cmp	r0, r1
   813ea:	f240 80ee 	bls.w	815ca <__divdi3+0x26e>
   813ee:	3b02      	subs	r3, #2
   813f0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   813f4:	2300      	movs	r3, #0
   813f6:	e003      	b.n	81400 <__divdi3+0xa4>
   813f8:	428b      	cmp	r3, r1
   813fa:	d90a      	bls.n	81412 <__divdi3+0xb6>
   813fc:	2300      	movs	r3, #0
   813fe:	461a      	mov	r2, r3
   81400:	4610      	mov	r0, r2
   81402:	4619      	mov	r1, r3
   81404:	b114      	cbz	r4, 8140c <__divdi3+0xb0>
   81406:	4240      	negs	r0, r0
   81408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8140c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81410:	4770      	bx	lr
   81412:	fab3 f883 	clz	r8, r3
   81416:	f1b8 0f00 	cmp.w	r8, #0
   8141a:	f040 8088 	bne.w	8152e <__divdi3+0x1d2>
   8141e:	428b      	cmp	r3, r1
   81420:	d302      	bcc.n	81428 <__divdi3+0xcc>
   81422:	4282      	cmp	r2, r0
   81424:	f200 80e2 	bhi.w	815ec <__divdi3+0x290>
   81428:	2300      	movs	r3, #0
   8142a:	2201      	movs	r2, #1
   8142c:	e7e8      	b.n	81400 <__divdi3+0xa4>
   8142e:	b912      	cbnz	r2, 81436 <__divdi3+0xda>
   81430:	2301      	movs	r3, #1
   81432:	fbb3 f5f2 	udiv	r5, r3, r2
   81436:	fab5 f285 	clz	r2, r5
   8143a:	2a00      	cmp	r2, #0
   8143c:	d13a      	bne.n	814b4 <__divdi3+0x158>
   8143e:	1b7f      	subs	r7, r7, r5
   81440:	0c28      	lsrs	r0, r5, #16
   81442:	fa1f fc85 	uxth.w	ip, r5
   81446:	2301      	movs	r3, #1
   81448:	fbb7 f1f0 	udiv	r1, r7, r0
   8144c:	fb00 7711 	mls	r7, r0, r1, r7
   81450:	fb0c f201 	mul.w	r2, ip, r1
   81454:	ea4f 4816 	mov.w	r8, r6, lsr #16
   81458:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8145c:	42ba      	cmp	r2, r7
   8145e:	d907      	bls.n	81470 <__divdi3+0x114>
   81460:	197f      	adds	r7, r7, r5
   81462:	f101 38ff 	add.w	r8, r1, #4294967295
   81466:	d202      	bcs.n	8146e <__divdi3+0x112>
   81468:	42ba      	cmp	r2, r7
   8146a:	f200 80c4 	bhi.w	815f6 <__divdi3+0x29a>
   8146e:	4641      	mov	r1, r8
   81470:	1abf      	subs	r7, r7, r2
   81472:	fbb7 f2f0 	udiv	r2, r7, r0
   81476:	fb00 7012 	mls	r0, r0, r2, r7
   8147a:	fb0c fc02 	mul.w	ip, ip, r2
   8147e:	b2b6      	uxth	r6, r6
   81480:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   81484:	4584      	cmp	ip, r0
   81486:	d907      	bls.n	81498 <__divdi3+0x13c>
   81488:	1940      	adds	r0, r0, r5
   8148a:	f102 37ff 	add.w	r7, r2, #4294967295
   8148e:	d202      	bcs.n	81496 <__divdi3+0x13a>
   81490:	4584      	cmp	ip, r0
   81492:	f200 80ae 	bhi.w	815f2 <__divdi3+0x296>
   81496:	463a      	mov	r2, r7
   81498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   8149c:	e7b0      	b.n	81400 <__divdi3+0xa4>
   8149e:	43e4      	mvns	r4, r4
   814a0:	4252      	negs	r2, r2
   814a2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   814a6:	e762      	b.n	8136e <__divdi3+0x12>
   814a8:	4240      	negs	r0, r0
   814aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   814ae:	f04f 34ff 	mov.w	r4, #4294967295
   814b2:	e759      	b.n	81368 <__divdi3+0xc>
   814b4:	4095      	lsls	r5, r2
   814b6:	f1c2 0920 	rsb	r9, r2, #32
   814ba:	fa27 f109 	lsr.w	r1, r7, r9
   814be:	fa26 f909 	lsr.w	r9, r6, r9
   814c2:	4097      	lsls	r7, r2
   814c4:	0c28      	lsrs	r0, r5, #16
   814c6:	fbb1 f8f0 	udiv	r8, r1, r0
   814ca:	fb00 1118 	mls	r1, r0, r8, r1
   814ce:	fa1f fc85 	uxth.w	ip, r5
   814d2:	fb0c f308 	mul.w	r3, ip, r8
   814d6:	ea49 0907 	orr.w	r9, r9, r7
   814da:	ea4f 4719 	mov.w	r7, r9, lsr #16
   814de:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   814e2:	428b      	cmp	r3, r1
   814e4:	fa06 f602 	lsl.w	r6, r6, r2
   814e8:	d908      	bls.n	814fc <__divdi3+0x1a0>
   814ea:	1949      	adds	r1, r1, r5
   814ec:	f108 32ff 	add.w	r2, r8, #4294967295
   814f0:	d27a      	bcs.n	815e8 <__divdi3+0x28c>
   814f2:	428b      	cmp	r3, r1
   814f4:	d978      	bls.n	815e8 <__divdi3+0x28c>
   814f6:	f1a8 0802 	sub.w	r8, r8, #2
   814fa:	4429      	add	r1, r5
   814fc:	1ac9      	subs	r1, r1, r3
   814fe:	fbb1 f3f0 	udiv	r3, r1, r0
   81502:	fb00 1713 	mls	r7, r0, r3, r1
   81506:	fb0c f203 	mul.w	r2, ip, r3
   8150a:	fa1f f989 	uxth.w	r9, r9
   8150e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   81512:	42ba      	cmp	r2, r7
   81514:	d907      	bls.n	81526 <__divdi3+0x1ca>
   81516:	197f      	adds	r7, r7, r5
   81518:	f103 31ff 	add.w	r1, r3, #4294967295
   8151c:	d260      	bcs.n	815e0 <__divdi3+0x284>
   8151e:	42ba      	cmp	r2, r7
   81520:	d95e      	bls.n	815e0 <__divdi3+0x284>
   81522:	3b02      	subs	r3, #2
   81524:	442f      	add	r7, r5
   81526:	1abf      	subs	r7, r7, r2
   81528:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8152c:	e78c      	b.n	81448 <__divdi3+0xec>
   8152e:	f1c8 0220 	rsb	r2, r8, #32
   81532:	fa25 f102 	lsr.w	r1, r5, r2
   81536:	fa03 fc08 	lsl.w	ip, r3, r8
   8153a:	fa27 f302 	lsr.w	r3, r7, r2
   8153e:	fa20 f202 	lsr.w	r2, r0, r2
   81542:	fa07 f708 	lsl.w	r7, r7, r8
   81546:	ea41 0c0c 	orr.w	ip, r1, ip
   8154a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8154e:	fbb3 f1f9 	udiv	r1, r3, r9
   81552:	fb09 3311 	mls	r3, r9, r1, r3
   81556:	fa1f fa8c 	uxth.w	sl, ip
   8155a:	fb0a fb01 	mul.w	fp, sl, r1
   8155e:	4317      	orrs	r7, r2
   81560:	0c3a      	lsrs	r2, r7, #16
   81562:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   81566:	459b      	cmp	fp, r3
   81568:	fa05 f008 	lsl.w	r0, r5, r8
   8156c:	d908      	bls.n	81580 <__divdi3+0x224>
   8156e:	eb13 030c 	adds.w	r3, r3, ip
   81572:	f101 32ff 	add.w	r2, r1, #4294967295
   81576:	d235      	bcs.n	815e4 <__divdi3+0x288>
   81578:	459b      	cmp	fp, r3
   8157a:	d933      	bls.n	815e4 <__divdi3+0x288>
   8157c:	3902      	subs	r1, #2
   8157e:	4463      	add	r3, ip
   81580:	ebcb 0303 	rsb	r3, fp, r3
   81584:	fbb3 f2f9 	udiv	r2, r3, r9
   81588:	fb09 3312 	mls	r3, r9, r2, r3
   8158c:	fb0a fa02 	mul.w	sl, sl, r2
   81590:	b2bf      	uxth	r7, r7
   81592:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   81596:	45ba      	cmp	sl, r7
   81598:	d908      	bls.n	815ac <__divdi3+0x250>
   8159a:	eb17 070c 	adds.w	r7, r7, ip
   8159e:	f102 33ff 	add.w	r3, r2, #4294967295
   815a2:	d21b      	bcs.n	815dc <__divdi3+0x280>
   815a4:	45ba      	cmp	sl, r7
   815a6:	d919      	bls.n	815dc <__divdi3+0x280>
   815a8:	3a02      	subs	r2, #2
   815aa:	4467      	add	r7, ip
   815ac:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   815b0:	fba5 0100 	umull	r0, r1, r5, r0
   815b4:	ebca 0707 	rsb	r7, sl, r7
   815b8:	428f      	cmp	r7, r1
   815ba:	f04f 0300 	mov.w	r3, #0
   815be:	d30a      	bcc.n	815d6 <__divdi3+0x27a>
   815c0:	d005      	beq.n	815ce <__divdi3+0x272>
   815c2:	462a      	mov	r2, r5
   815c4:	e71c      	b.n	81400 <__divdi3+0xa4>
   815c6:	4662      	mov	r2, ip
   815c8:	e6fd      	b.n	813c6 <__divdi3+0x6a>
   815ca:	463b      	mov	r3, r7
   815cc:	e710      	b.n	813f0 <__divdi3+0x94>
   815ce:	fa06 f608 	lsl.w	r6, r6, r8
   815d2:	4286      	cmp	r6, r0
   815d4:	d2f5      	bcs.n	815c2 <__divdi3+0x266>
   815d6:	1e6a      	subs	r2, r5, #1
   815d8:	2300      	movs	r3, #0
   815da:	e711      	b.n	81400 <__divdi3+0xa4>
   815dc:	461a      	mov	r2, r3
   815de:	e7e5      	b.n	815ac <__divdi3+0x250>
   815e0:	460b      	mov	r3, r1
   815e2:	e7a0      	b.n	81526 <__divdi3+0x1ca>
   815e4:	4611      	mov	r1, r2
   815e6:	e7cb      	b.n	81580 <__divdi3+0x224>
   815e8:	4690      	mov	r8, r2
   815ea:	e787      	b.n	814fc <__divdi3+0x1a0>
   815ec:	4643      	mov	r3, r8
   815ee:	4642      	mov	r2, r8
   815f0:	e706      	b.n	81400 <__divdi3+0xa4>
   815f2:	3a02      	subs	r2, #2
   815f4:	e750      	b.n	81498 <__divdi3+0x13c>
   815f6:	3902      	subs	r1, #2
   815f8:	442f      	add	r7, r5
   815fa:	e739      	b.n	81470 <__divdi3+0x114>

000815fc <__udivdi3>:
   815fc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81600:	4614      	mov	r4, r2
   81602:	4605      	mov	r5, r0
   81604:	460e      	mov	r6, r1
   81606:	2b00      	cmp	r3, #0
   81608:	d143      	bne.n	81692 <__udivdi3+0x96>
   8160a:	428a      	cmp	r2, r1
   8160c:	d953      	bls.n	816b6 <__udivdi3+0xba>
   8160e:	fab2 f782 	clz	r7, r2
   81612:	b157      	cbz	r7, 8162a <__udivdi3+0x2e>
   81614:	f1c7 0620 	rsb	r6, r7, #32
   81618:	fa20 f606 	lsr.w	r6, r0, r6
   8161c:	fa01 f307 	lsl.w	r3, r1, r7
   81620:	fa02 f407 	lsl.w	r4, r2, r7
   81624:	fa00 f507 	lsl.w	r5, r0, r7
   81628:	431e      	orrs	r6, r3
   8162a:	0c21      	lsrs	r1, r4, #16
   8162c:	fbb6 f2f1 	udiv	r2, r6, r1
   81630:	fb01 6612 	mls	r6, r1, r2, r6
   81634:	b2a0      	uxth	r0, r4
   81636:	fb00 f302 	mul.w	r3, r0, r2
   8163a:	0c2f      	lsrs	r7, r5, #16
   8163c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   81640:	42b3      	cmp	r3, r6
   81642:	d909      	bls.n	81658 <__udivdi3+0x5c>
   81644:	1936      	adds	r6, r6, r4
   81646:	f102 37ff 	add.w	r7, r2, #4294967295
   8164a:	f080 80fd 	bcs.w	81848 <__udivdi3+0x24c>
   8164e:	42b3      	cmp	r3, r6
   81650:	f240 80fa 	bls.w	81848 <__udivdi3+0x24c>
   81654:	3a02      	subs	r2, #2
   81656:	4426      	add	r6, r4
   81658:	1af6      	subs	r6, r6, r3
   8165a:	fbb6 f3f1 	udiv	r3, r6, r1
   8165e:	fb01 6113 	mls	r1, r1, r3, r6
   81662:	fb00 f003 	mul.w	r0, r0, r3
   81666:	b2ad      	uxth	r5, r5
   81668:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   8166c:	4288      	cmp	r0, r1
   8166e:	d908      	bls.n	81682 <__udivdi3+0x86>
   81670:	1909      	adds	r1, r1, r4
   81672:	f103 36ff 	add.w	r6, r3, #4294967295
   81676:	f080 80e9 	bcs.w	8184c <__udivdi3+0x250>
   8167a:	4288      	cmp	r0, r1
   8167c:	f240 80e6 	bls.w	8184c <__udivdi3+0x250>
   81680:	3b02      	subs	r3, #2
   81682:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   81686:	2300      	movs	r3, #0
   81688:	4610      	mov	r0, r2
   8168a:	4619      	mov	r1, r3
   8168c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81690:	4770      	bx	lr
   81692:	428b      	cmp	r3, r1
   81694:	d84c      	bhi.n	81730 <__udivdi3+0x134>
   81696:	fab3 f683 	clz	r6, r3
   8169a:	2e00      	cmp	r6, #0
   8169c:	d14f      	bne.n	8173e <__udivdi3+0x142>
   8169e:	428b      	cmp	r3, r1
   816a0:	d302      	bcc.n	816a8 <__udivdi3+0xac>
   816a2:	4282      	cmp	r2, r0
   816a4:	f200 80dd 	bhi.w	81862 <__udivdi3+0x266>
   816a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   816ac:	2300      	movs	r3, #0
   816ae:	2201      	movs	r2, #1
   816b0:	4610      	mov	r0, r2
   816b2:	4619      	mov	r1, r3
   816b4:	4770      	bx	lr
   816b6:	b912      	cbnz	r2, 816be <__udivdi3+0xc2>
   816b8:	2401      	movs	r4, #1
   816ba:	fbb4 f4f2 	udiv	r4, r4, r2
   816be:	fab4 f284 	clz	r2, r4
   816c2:	2a00      	cmp	r2, #0
   816c4:	f040 8082 	bne.w	817cc <__udivdi3+0x1d0>
   816c8:	1b09      	subs	r1, r1, r4
   816ca:	0c26      	lsrs	r6, r4, #16
   816cc:	b2a7      	uxth	r7, r4
   816ce:	2301      	movs	r3, #1
   816d0:	fbb1 f0f6 	udiv	r0, r1, r6
   816d4:	fb06 1110 	mls	r1, r6, r0, r1
   816d8:	fb07 f200 	mul.w	r2, r7, r0
   816dc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   816e0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   816e4:	428a      	cmp	r2, r1
   816e6:	d907      	bls.n	816f8 <__udivdi3+0xfc>
   816e8:	1909      	adds	r1, r1, r4
   816ea:	f100 3cff 	add.w	ip, r0, #4294967295
   816ee:	d202      	bcs.n	816f6 <__udivdi3+0xfa>
   816f0:	428a      	cmp	r2, r1
   816f2:	f200 80c8 	bhi.w	81886 <__udivdi3+0x28a>
   816f6:	4660      	mov	r0, ip
   816f8:	1a89      	subs	r1, r1, r2
   816fa:	fbb1 f2f6 	udiv	r2, r1, r6
   816fe:	fb06 1112 	mls	r1, r6, r2, r1
   81702:	fb07 f702 	mul.w	r7, r7, r2
   81706:	b2ad      	uxth	r5, r5
   81708:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   8170c:	42af      	cmp	r7, r5
   8170e:	d908      	bls.n	81722 <__udivdi3+0x126>
   81710:	192c      	adds	r4, r5, r4
   81712:	f102 31ff 	add.w	r1, r2, #4294967295
   81716:	f080 809b 	bcs.w	81850 <__udivdi3+0x254>
   8171a:	42a7      	cmp	r7, r4
   8171c:	f240 8098 	bls.w	81850 <__udivdi3+0x254>
   81720:	3a02      	subs	r2, #2
   81722:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   81726:	4610      	mov	r0, r2
   81728:	4619      	mov	r1, r3
   8172a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8172e:	4770      	bx	lr
   81730:	2300      	movs	r3, #0
   81732:	461a      	mov	r2, r3
   81734:	4610      	mov	r0, r2
   81736:	4619      	mov	r1, r3
   81738:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8173c:	4770      	bx	lr
   8173e:	f1c6 0520 	rsb	r5, r6, #32
   81742:	fa22 f705 	lsr.w	r7, r2, r5
   81746:	fa03 f406 	lsl.w	r4, r3, r6
   8174a:	fa21 f305 	lsr.w	r3, r1, r5
   8174e:	fa01 fb06 	lsl.w	fp, r1, r6
   81752:	fa20 f505 	lsr.w	r5, r0, r5
   81756:	433c      	orrs	r4, r7
   81758:	ea4f 4814 	mov.w	r8, r4, lsr #16
   8175c:	fbb3 fcf8 	udiv	ip, r3, r8
   81760:	fb08 331c 	mls	r3, r8, ip, r3
   81764:	fa1f f984 	uxth.w	r9, r4
   81768:	fb09 fa0c 	mul.w	sl, r9, ip
   8176c:	ea45 0b0b 	orr.w	fp, r5, fp
   81770:	ea4f 451b 	mov.w	r5, fp, lsr #16
   81774:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   81778:	459a      	cmp	sl, r3
   8177a:	fa02 f206 	lsl.w	r2, r2, r6
   8177e:	d904      	bls.n	8178a <__udivdi3+0x18e>
   81780:	191b      	adds	r3, r3, r4
   81782:	f10c 35ff 	add.w	r5, ip, #4294967295
   81786:	d36f      	bcc.n	81868 <__udivdi3+0x26c>
   81788:	46ac      	mov	ip, r5
   8178a:	ebca 0303 	rsb	r3, sl, r3
   8178e:	fbb3 f5f8 	udiv	r5, r3, r8
   81792:	fb08 3315 	mls	r3, r8, r5, r3
   81796:	fb09 f905 	mul.w	r9, r9, r5
   8179a:	fa1f fb8b 	uxth.w	fp, fp
   8179e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   817a2:	45b9      	cmp	r9, r7
   817a4:	d904      	bls.n	817b0 <__udivdi3+0x1b4>
   817a6:	193f      	adds	r7, r7, r4
   817a8:	f105 33ff 	add.w	r3, r5, #4294967295
   817ac:	d362      	bcc.n	81874 <__udivdi3+0x278>
   817ae:	461d      	mov	r5, r3
   817b0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   817b4:	fbac 2302 	umull	r2, r3, ip, r2
   817b8:	ebc9 0707 	rsb	r7, r9, r7
   817bc:	429f      	cmp	r7, r3
   817be:	f04f 0500 	mov.w	r5, #0
   817c2:	d34a      	bcc.n	8185a <__udivdi3+0x25e>
   817c4:	d046      	beq.n	81854 <__udivdi3+0x258>
   817c6:	4662      	mov	r2, ip
   817c8:	462b      	mov	r3, r5
   817ca:	e75d      	b.n	81688 <__udivdi3+0x8c>
   817cc:	4094      	lsls	r4, r2
   817ce:	f1c2 0920 	rsb	r9, r2, #32
   817d2:	fa21 fc09 	lsr.w	ip, r1, r9
   817d6:	4091      	lsls	r1, r2
   817d8:	fa20 f909 	lsr.w	r9, r0, r9
   817dc:	0c26      	lsrs	r6, r4, #16
   817de:	fbbc f8f6 	udiv	r8, ip, r6
   817e2:	fb06 cc18 	mls	ip, r6, r8, ip
   817e6:	b2a7      	uxth	r7, r4
   817e8:	fb07 f308 	mul.w	r3, r7, r8
   817ec:	ea49 0901 	orr.w	r9, r9, r1
   817f0:	ea4f 4119 	mov.w	r1, r9, lsr #16
   817f4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   817f8:	4563      	cmp	r3, ip
   817fa:	fa00 f502 	lsl.w	r5, r0, r2
   817fe:	d909      	bls.n	81814 <__udivdi3+0x218>
   81800:	eb1c 0c04 	adds.w	ip, ip, r4
   81804:	f108 32ff 	add.w	r2, r8, #4294967295
   81808:	d23b      	bcs.n	81882 <__udivdi3+0x286>
   8180a:	4563      	cmp	r3, ip
   8180c:	d939      	bls.n	81882 <__udivdi3+0x286>
   8180e:	f1a8 0802 	sub.w	r8, r8, #2
   81812:	44a4      	add	ip, r4
   81814:	ebc3 0c0c 	rsb	ip, r3, ip
   81818:	fbbc f3f6 	udiv	r3, ip, r6
   8181c:	fb06 c113 	mls	r1, r6, r3, ip
   81820:	fb07 f203 	mul.w	r2, r7, r3
   81824:	fa1f f989 	uxth.w	r9, r9
   81828:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   8182c:	428a      	cmp	r2, r1
   8182e:	d907      	bls.n	81840 <__udivdi3+0x244>
   81830:	1909      	adds	r1, r1, r4
   81832:	f103 30ff 	add.w	r0, r3, #4294967295
   81836:	d222      	bcs.n	8187e <__udivdi3+0x282>
   81838:	428a      	cmp	r2, r1
   8183a:	d920      	bls.n	8187e <__udivdi3+0x282>
   8183c:	3b02      	subs	r3, #2
   8183e:	4421      	add	r1, r4
   81840:	1a89      	subs	r1, r1, r2
   81842:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   81846:	e743      	b.n	816d0 <__udivdi3+0xd4>
   81848:	463a      	mov	r2, r7
   8184a:	e705      	b.n	81658 <__udivdi3+0x5c>
   8184c:	4633      	mov	r3, r6
   8184e:	e718      	b.n	81682 <__udivdi3+0x86>
   81850:	460a      	mov	r2, r1
   81852:	e766      	b.n	81722 <__udivdi3+0x126>
   81854:	40b0      	lsls	r0, r6
   81856:	4290      	cmp	r0, r2
   81858:	d2b5      	bcs.n	817c6 <__udivdi3+0x1ca>
   8185a:	f10c 32ff 	add.w	r2, ip, #4294967295
   8185e:	2300      	movs	r3, #0
   81860:	e712      	b.n	81688 <__udivdi3+0x8c>
   81862:	4633      	mov	r3, r6
   81864:	4632      	mov	r2, r6
   81866:	e70f      	b.n	81688 <__udivdi3+0x8c>
   81868:	459a      	cmp	sl, r3
   8186a:	d98d      	bls.n	81788 <__udivdi3+0x18c>
   8186c:	f1ac 0c02 	sub.w	ip, ip, #2
   81870:	4423      	add	r3, r4
   81872:	e78a      	b.n	8178a <__udivdi3+0x18e>
   81874:	45b9      	cmp	r9, r7
   81876:	d99a      	bls.n	817ae <__udivdi3+0x1b2>
   81878:	3d02      	subs	r5, #2
   8187a:	4427      	add	r7, r4
   8187c:	e798      	b.n	817b0 <__udivdi3+0x1b4>
   8187e:	4603      	mov	r3, r0
   81880:	e7de      	b.n	81840 <__udivdi3+0x244>
   81882:	4690      	mov	r8, r2
   81884:	e7c6      	b.n	81814 <__udivdi3+0x218>
   81886:	3802      	subs	r0, #2
   81888:	4421      	add	r1, r4
   8188a:	e735      	b.n	816f8 <__udivdi3+0xfc>

0008188c <__libc_init_array>:
   8188c:	b570      	push	{r4, r5, r6, lr}
   8188e:	4e0f      	ldr	r6, [pc, #60]	; (818cc <__libc_init_array+0x40>)
   81890:	4d0f      	ldr	r5, [pc, #60]	; (818d0 <__libc_init_array+0x44>)
   81892:	1b76      	subs	r6, r6, r5
   81894:	10b6      	asrs	r6, r6, #2
   81896:	d007      	beq.n	818a8 <__libc_init_array+0x1c>
   81898:	3d04      	subs	r5, #4
   8189a:	2400      	movs	r4, #0
   8189c:	3401      	adds	r4, #1
   8189e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   818a2:	4798      	blx	r3
   818a4:	42a6      	cmp	r6, r4
   818a6:	d1f9      	bne.n	8189c <__libc_init_array+0x10>
   818a8:	4e0a      	ldr	r6, [pc, #40]	; (818d4 <__libc_init_array+0x48>)
   818aa:	4d0b      	ldr	r5, [pc, #44]	; (818d8 <__libc_init_array+0x4c>)
   818ac:	f000 f896 	bl	819dc <_init>
   818b0:	1b76      	subs	r6, r6, r5
   818b2:	10b6      	asrs	r6, r6, #2
   818b4:	d008      	beq.n	818c8 <__libc_init_array+0x3c>
   818b6:	3d04      	subs	r5, #4
   818b8:	2400      	movs	r4, #0
   818ba:	3401      	adds	r4, #1
   818bc:	f855 3f04 	ldr.w	r3, [r5, #4]!
   818c0:	4798      	blx	r3
   818c2:	42a6      	cmp	r6, r4
   818c4:	d1f9      	bne.n	818ba <__libc_init_array+0x2e>
   818c6:	bd70      	pop	{r4, r5, r6, pc}
   818c8:	bd70      	pop	{r4, r5, r6, pc}
   818ca:	bf00      	nop
   818cc:	000819e8 	.word	0x000819e8
   818d0:	000819e8 	.word	0x000819e8
   818d4:	000819f0 	.word	0x000819f0
   818d8:	000819e8 	.word	0x000819e8

000818dc <register_fini>:
   818dc:	4b02      	ldr	r3, [pc, #8]	; (818e8 <register_fini+0xc>)
   818de:	b113      	cbz	r3, 818e6 <register_fini+0xa>
   818e0:	4802      	ldr	r0, [pc, #8]	; (818ec <register_fini+0x10>)
   818e2:	f000 b805 	b.w	818f0 <atexit>
   818e6:	4770      	bx	lr
   818e8:	00000000 	.word	0x00000000
   818ec:	000818fd 	.word	0x000818fd

000818f0 <atexit>:
   818f0:	4601      	mov	r1, r0
   818f2:	2000      	movs	r0, #0
   818f4:	4602      	mov	r2, r0
   818f6:	4603      	mov	r3, r0
   818f8:	f000 b818 	b.w	8192c <__register_exitproc>

000818fc <__libc_fini_array>:
   818fc:	b538      	push	{r3, r4, r5, lr}
   818fe:	4d09      	ldr	r5, [pc, #36]	; (81924 <__libc_fini_array+0x28>)
   81900:	4c09      	ldr	r4, [pc, #36]	; (81928 <__libc_fini_array+0x2c>)
   81902:	1b64      	subs	r4, r4, r5
   81904:	10a4      	asrs	r4, r4, #2
   81906:	bf18      	it	ne
   81908:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   8190c:	d005      	beq.n	8191a <__libc_fini_array+0x1e>
   8190e:	3c01      	subs	r4, #1
   81910:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   81914:	4798      	blx	r3
   81916:	2c00      	cmp	r4, #0
   81918:	d1f9      	bne.n	8190e <__libc_fini_array+0x12>
   8191a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8191e:	f000 b867 	b.w	819f0 <_fini>
   81922:	bf00      	nop
   81924:	000819fc 	.word	0x000819fc
   81928:	00081a00 	.word	0x00081a00

0008192c <__register_exitproc>:
   8192c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8192e:	4c27      	ldr	r4, [pc, #156]	; (819cc <__register_exitproc+0xa0>)
   81930:	b085      	sub	sp, #20
   81932:	6826      	ldr	r6, [r4, #0]
   81934:	4607      	mov	r7, r0
   81936:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8193a:	2c00      	cmp	r4, #0
   8193c:	d040      	beq.n	819c0 <__register_exitproc+0x94>
   8193e:	6865      	ldr	r5, [r4, #4]
   81940:	2d1f      	cmp	r5, #31
   81942:	dd1e      	ble.n	81982 <__register_exitproc+0x56>
   81944:	4822      	ldr	r0, [pc, #136]	; (819d0 <__register_exitproc+0xa4>)
   81946:	b918      	cbnz	r0, 81950 <__register_exitproc+0x24>
   81948:	f04f 30ff 	mov.w	r0, #4294967295
   8194c:	b005      	add	sp, #20
   8194e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81950:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81954:	9103      	str	r1, [sp, #12]
   81956:	9202      	str	r2, [sp, #8]
   81958:	9301      	str	r3, [sp, #4]
   8195a:	f3af 8000 	nop.w
   8195e:	9903      	ldr	r1, [sp, #12]
   81960:	4604      	mov	r4, r0
   81962:	9a02      	ldr	r2, [sp, #8]
   81964:	9b01      	ldr	r3, [sp, #4]
   81966:	2800      	cmp	r0, #0
   81968:	d0ee      	beq.n	81948 <__register_exitproc+0x1c>
   8196a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8196e:	2000      	movs	r0, #0
   81970:	6025      	str	r5, [r4, #0]
   81972:	6060      	str	r0, [r4, #4]
   81974:	4605      	mov	r5, r0
   81976:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8197a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8197e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   81982:	b93f      	cbnz	r7, 81994 <__register_exitproc+0x68>
   81984:	1c6b      	adds	r3, r5, #1
   81986:	2000      	movs	r0, #0
   81988:	3502      	adds	r5, #2
   8198a:	6063      	str	r3, [r4, #4]
   8198c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   81990:	b005      	add	sp, #20
   81992:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81994:	2601      	movs	r6, #1
   81996:	40ae      	lsls	r6, r5
   81998:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8199c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   819a0:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   819a4:	2f02      	cmp	r7, #2
   819a6:	ea42 0206 	orr.w	r2, r2, r6
   819aa:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   819ae:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   819b2:	d1e7      	bne.n	81984 <__register_exitproc+0x58>
   819b4:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   819b8:	431e      	orrs	r6, r3
   819ba:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   819be:	e7e1      	b.n	81984 <__register_exitproc+0x58>
   819c0:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   819c4:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   819c8:	e7b9      	b.n	8193e <__register_exitproc+0x12>
   819ca:	bf00      	nop
   819cc:	000819d8 	.word	0x000819d8
   819d0:	00000000 	.word	0x00000000
   819d4:	00000043 	.word	0x00000043

000819d8 <_global_impure_ptr>:
   819d8:	20070140                                @.. 

000819dc <_init>:
   819dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   819de:	bf00      	nop
   819e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   819e2:	bc08      	pop	{r3}
   819e4:	469e      	mov	lr, r3
   819e6:	4770      	bx	lr

000819e8 <__init_array_start>:
   819e8:	000818dd 	.word	0x000818dd

000819ec <__frame_dummy_init_array_entry>:
   819ec:	00080119                                ....

000819f0 <_fini>:
   819f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   819f2:	bf00      	nop
   819f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   819f6:	bc08      	pop	{r3}
   819f8:	469e      	mov	lr, r3
   819fa:	4770      	bx	lr

000819fc <__fini_array_start>:
   819fc:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070138 	.word	0x20070138

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <SystemCoreClock>:
20070138:	003d0900 00000000                       ..=.....

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	000819d4 00000000 00000000 00000000     ................
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...
