movl reg0 7
movh reg0 0
movl reg1 13
movh reg1 0

add reg0 reg1
mul reg0 reg1

movl reg2 1
movh reg2 0

store reg0 reg2
mov reg0 reg1

load reg3 reg2
div reg3 reg1

sub reg0 reg0
addeq reg0 reg7

sub reg0 reg0
je reg1

nop
int 1
