<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 12 23:09:56 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5153</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2435</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>u_pll/pll_inst/CLKOUT</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>104.584(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>77.931(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.190</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.190</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.190</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.190</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.190</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.190</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.159</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>7.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.098</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.098</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>8.043</td>
</tr>
<tr>
<td>10</td>
<td>1.093</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.852</td>
</tr>
<tr>
<td>11</td>
<td>1.093</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.852</td>
</tr>
<tr>
<td>12</td>
<td>1.093</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.852</td>
</tr>
<tr>
<td>13</td>
<td>1.093</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.852</td>
</tr>
<tr>
<td>14</td>
<td>1.093</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.852</td>
</tr>
<tr>
<td>15</td>
<td>1.093</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.852</td>
</tr>
<tr>
<td>16</td>
<td>1.124</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.464</td>
</tr>
<tr>
<td>17</td>
<td>1.184</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.760</td>
</tr>
<tr>
<td>18</td>
<td>1.184</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>1.241</td>
<td>6.760</td>
</tr>
<tr>
<td>19</td>
<td>2.882</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>0.186</td>
<td>1.278</td>
</tr>
<tr>
<td>20</td>
<td>4.625</td>
<td>ff_wr1_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>12.642</td>
</tr>
<tr>
<td>21</td>
<td>4.683</td>
<td>ff_wr1_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>12.584</td>
</tr>
<tr>
<td>22</td>
<td>4.706</td>
<td>ff_wr1_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>12.560</td>
</tr>
<tr>
<td>23</td>
<td>4.716</td>
<td>ff_wr1_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>12.550</td>
</tr>
<tr>
<td>24</td>
<td>4.759</td>
<td>ff_wr1_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>12.507</td>
</tr>
<tr>
<td>25</td>
<td>4.997</td>
<td>ff_wr1_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>12.269</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.054</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.434</td>
</tr>
<tr>
<td>2</td>
<td>0.073</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.453</td>
</tr>
<tr>
<td>3</td>
<td>0.077</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.457</td>
</tr>
<tr>
<td>4</td>
<td>0.077</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.457</td>
</tr>
<tr>
<td>5</td>
<td>0.356</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.736</td>
</tr>
<tr>
<td>6</td>
<td>0.360</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.740</td>
</tr>
<tr>
<td>7</td>
<td>0.364</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.743</td>
</tr>
<tr>
<td>8</td>
<td>0.379</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.759</td>
</tr>
<tr>
<td>9</td>
<td>0.398</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.778</td>
</tr>
<tr>
<td>10</td>
<td>0.589</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/WAD[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>11</td>
<td>0.627</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>2.007</td>
</tr>
<tr>
<td>12</td>
<td>0.649</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>2.029</td>
</tr>
<tr>
<td>13</td>
<td>0.649</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>2.029</td>
</tr>
<tr>
<td>14</td>
<td>0.665</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>2.044</td>
</tr>
<tr>
<td>15</td>
<td>0.665</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.350</td>
<td>2.044</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_uart/ff_uart_count_3_s0/Q</td>
<td>u_uart/ff_uart_count_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_uart/ff_uart_count_6_s0/Q</td>
<td>u_uart/ff_uart_count_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_psram/ff_wait_cnt0_0_s3/Q</td>
<td>u_psram/ff_wait_cnt0_0_s3/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_psram/ff_wait_cnt0_3_s1/Q</td>
<td>u_psram/ff_wait_cnt0_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_psram/ff_wait_cnt1_3_s1/Q</td>
<td>u_psram/ff_wait_cnt1_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.964</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.630</td>
<td>-0.189</td>
<td>7.707</td>
</tr>
<tr>
<td>10</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>11</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>12</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>13</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>14</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>15</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>16</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>17</td>
<td>1.654</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>-0.177</td>
<td>7.707</td>
</tr>
<tr>
<td>18</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>19</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>20</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>21</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>22</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>23</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>24</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
<tr>
<td>25</td>
<td>9.557</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>1.179</td>
<td>7.707</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.836</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/RESETN</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.372</td>
<td>3.251</td>
</tr>
<tr>
<td>2</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>3</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>4</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>5</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>6</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>7</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>8</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>9</td>
<td>3.396</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.612</td>
</tr>
<tr>
<td>10</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>11</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>12</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>13</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>14</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>15</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>16</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>17</td>
<td>4.746</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.179</td>
<td>3.612</td>
</tr>
<tr>
<td>18</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>19</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>20</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>21</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>22</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>23</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>24</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
<tr>
<td>25</td>
<td>8.012</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.630</td>
<td>-0.185</td>
<td>3.612</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.209</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 31.670%; route: 5.443, 66.917%; tC2Q: 0.115, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.209</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 31.670%; route: 5.443, 66.917%; tC2Q: 0.115, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.209</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 31.670%; route: 5.443, 66.917%; tC2Q: 0.115, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.209</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 31.670%; route: 5.443, 66.917%; tC2Q: 0.115, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.209</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 31.670%; route: 5.443, 66.917%; tC2Q: 0.115, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.209</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 31.670%; route: 5.443, 66.917%; tC2Q: 0.115, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.774</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.722</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3/I2</td>
</tr>
<tr>
<td>18.821</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3/F</td>
</tr>
<tr>
<td>18.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>18.663</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.611, 33.707%; route: 5.021, 64.809%; tC2Q: 0.115, 1.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.117</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 32.032%; route: 5.352, 66.539%; tC2Q: 0.115, 1.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.828</td>
<td>4.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>16.378</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>16.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>16.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>16.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>17.350</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>18.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>19.117</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.576, 32.032%; route: 5.352, 66.539%; tC2Q: 0.115, 1.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.927</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.439%; route: 4.446, 64.884%; tC2Q: 0.115, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.927</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.439%; route: 4.446, 64.884%; tC2Q: 0.115, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.927</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.439%; route: 4.446, 64.884%; tC2Q: 0.115, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.927</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.439%; route: 4.446, 64.884%; tC2Q: 0.115, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.927</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.439%; route: 4.446, 64.884%; tC2Q: 0.115, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.927</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.439%; route: 4.446, 64.884%; tC2Q: 0.115, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.491</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.440</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3/I1</td>
</tr>
<tr>
<td>17.539</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3/F</td>
</tr>
<tr>
<td>17.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>18.663</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.326, 35.985%; route: 4.023, 62.237%; tC2Q: 0.115, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.892%; route: 4.354, 64.407%; tC2Q: 0.115, 1.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[5]</td>
</tr>
<tr>
<td>14.830</td>
<td>3.074</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/I1</td>
</tr>
<tr>
<td>15.380</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>15.437</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>15.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>15.494</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>16.068</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.291, 33.892%; route: 4.354, 64.407%; tC2Q: 0.115, 1.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>3.031</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.167</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p</td>
</tr>
<tr>
<td>5.913</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 64.128%; tC2Q: 0.458, 35.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wr1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>ff_wr1_s1/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">ff_wr1_s1/Q</td>
</tr>
<tr>
<td>4.495</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_psram/w_cmd1_en_s0/I0</td>
</tr>
<tr>
<td>5.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_psram/w_cmd1_en_s0/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>7.570</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>12.005</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.807</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>14.394</td>
<td>1.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 35.676%; route: 7.673, 60.698%; tC2Q: 0.458, 3.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wr1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>ff_wr1_s1/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">ff_wr1_s1/Q</td>
</tr>
<tr>
<td>4.495</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_psram/w_cmd1_en_s0/I0</td>
</tr>
<tr>
<td>5.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_psram/w_cmd1_en_s0/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>7.570</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>12.005</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.807</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>14.336</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 35.840%; route: 7.615, 60.518%; tC2Q: 0.458, 3.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wr1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>ff_wr1_s1/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">ff_wr1_s1/Q</td>
</tr>
<tr>
<td>4.495</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_psram/w_cmd1_en_s0/I0</td>
</tr>
<tr>
<td>5.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_psram/w_cmd1_en_s0/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>7.570</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>12.005</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.807</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>14.313</td>
<td>1.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 35.906%; route: 7.592, 60.445%; tC2Q: 0.458, 3.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wr1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>ff_wr1_s1/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">ff_wr1_s1/Q</td>
</tr>
<tr>
<td>4.495</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_psram/w_cmd1_en_s0/I0</td>
</tr>
<tr>
<td>5.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_psram/w_cmd1_en_s0/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>7.570</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>12.005</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.807</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>14.303</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 35.935%; route: 7.582, 60.413%; tC2Q: 0.458, 3.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wr1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>ff_wr1_s1/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">ff_wr1_s1/Q</td>
</tr>
<tr>
<td>4.495</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_psram/w_cmd1_en_s0/I0</td>
</tr>
<tr>
<td>5.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_psram/w_cmd1_en_s0/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>7.570</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>12.005</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.807</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>14.260</td>
<td>1.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 36.059%; route: 7.539, 60.276%; tC2Q: 0.458, 3.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wr1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>ff_wr1_s1/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">ff_wr1_s1/Q</td>
</tr>
<tr>
<td>4.495</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>u_psram/w_cmd1_en_s0/I0</td>
</tr>
<tr>
<td>5.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">u_psram/w_cmd1_en_s0/F</td>
</tr>
<tr>
<td>5.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>7.570</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>12.005</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.807</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>14.022</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s/CLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s</td>
</tr>
<tr>
<td>19.019</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 36.758%; route: 7.301, 59.506%; tC2Q: 0.458, 3.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.949</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 76.755%; tC2Q: 0.333, 23.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.120, 77.060%; tC2Q: 0.333, 22.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.119%; tC2Q: 0.333, 22.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.119%; tC2Q: 0.333, 22.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.251</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 80.798%; tC2Q: 0.333, 19.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 80.839%; tC2Q: 0.333, 19.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.258</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 80.878%; tC2Q: 0.333, 19.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.273</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 81.045%; tC2Q: 0.333, 18.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 81.248%; tC2Q: 0.333, 18.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C26[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s4/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/CLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 44.828%; tC2Q: 0.333, 55.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 83.391%; tC2Q: 0.333, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>1.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.695, 83.570%; tC2Q: 0.333, 16.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>1.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.695, 83.570%; tC2Q: 0.333, 16.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.559</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 83.696%; tC2Q: 0.333, 16.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.559</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.894</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 83.696%; tC2Q: 0.333, 16.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/ff_uart_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_uart_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_uart/ff_uart_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_uart/ff_uart_count_3_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_uart/n48_s2/I3</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_uart/n48_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_uart/ff_uart_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_uart/ff_uart_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_uart/ff_uart_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/ff_uart_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_uart_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_uart/ff_uart_count_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">u_uart/ff_uart_count_6_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_uart/n45_s1/I3</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">u_uart/n45_s1/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">u_uart/ff_uart_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_uart/ff_uart_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_uart/ff_uart_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/n37_s3/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/n37_s3/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/n31_s1/I2</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/n31_s1/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/ff_wait_cnt0_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_wait_cnt0_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_psram/ff_wait_cnt0_0_s3/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_wait_cnt0_0_s3/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_psram/n101_s3/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">u_psram/n101_s3/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_wait_cnt0_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_psram/ff_wait_cnt0_0_s3/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_psram/ff_wait_cnt0_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/ff_wait_cnt0_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_wait_cnt0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_psram/ff_wait_cnt0_3_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_wait_cnt0_3_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_psram/n98_s2/I3</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_psram/n98_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_wait_cnt0_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_psram/ff_wait_cnt0_3_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_psram/ff_wait_cnt0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/ff_wait_cnt1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_wait_cnt1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_psram/ff_wait_cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_wait_cnt1_3_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_psram/n119_s2/I3</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">u_psram/n119_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_wait_cnt1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_psram/ff_wait_cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_psram/ff_wait_cnt1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n920_s4/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n920_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].delay_16_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1222_s3/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1222_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1379_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n1379_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.197</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.450</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.572</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.542</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>6.497</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.826</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>11.189</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>11.159</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>11.114</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.753</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.211</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>5.631</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>6.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>9.460</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>19.063</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>19.018</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 13.390%; route: 6.217, 80.664%; tC2Q: 0.458, 5.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.144</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/n16_s1/I1</td>
</tr>
<tr>
<td>3.516</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/n16_s1/F</td>
</tr>
<tr>
<td>4.944</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.065</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>2.095</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv</td>
</tr>
<tr>
<td>2.108</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 11.444%; route: 2.545, 78.301%; tC2Q: 0.333, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.780</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.864</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.909</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.545</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>0.560</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>113</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.209</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>693</td>
<td>R11C8[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>5.306</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.630</td>
<td>-4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.063</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-2.842</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-2.751</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>-2.721</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>-2.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 15.393%; route: 2.723, 75.379%; tC2Q: 0.333, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.589</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.852</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.849</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.033</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>777</td>
<td>clk_out</td>
<td>5.687</td>
<td>0.262</td>
</tr>
<tr>
<td>693</td>
<td>ddr_rsti</td>
<td>-2.964</td>
<td>2.797</td>
</tr>
<tr>
<td>113</td>
<td>clk</td>
<td>-2.964</td>
<td>0.262</td>
</tr>
<tr>
<td>64</td>
<td>w_init_complete0</td>
<td>8.898</td>
<td>3.580</td>
</tr>
<tr>
<td>63</td>
<td>w_init_complete1</td>
<td>8.835</td>
<td>5.527</td>
</tr>
<tr>
<td>43</td>
<td>n1140_3</td>
<td>6.631</td>
<td>2.140</td>
</tr>
<tr>
<td>43</td>
<td>n1140_3</td>
<td>6.836</td>
<td>2.608</td>
</tr>
<tr>
<td>41</td>
<td>clk_x2</td>
<td>-0.190</td>
<td>0.376</td>
</tr>
<tr>
<td>39</td>
<td>rd_data_ctrl</td>
<td>13.741</td>
<td>1.953</td>
</tr>
<tr>
<td>39</td>
<td>rd_data_ctrl</td>
<td>12.719</td>
<td>2.468</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C9</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C8</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R9C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C10</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C29</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
