-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eclair is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_0_ap_vld : OUT STD_LOGIC;
    output_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_1_ap_vld : OUT STD_LOGIC;
    feedback_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    feedback_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zero_grad : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of eclair is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "eclair_eclair,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.627000,HLS_SYN_LAT=71,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=13564,HLS_SYN_LUT=18668,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal LUT_B0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B0_ce0 : STD_LOGIC;
    signal LUT_B0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_0_ce0 : STD_LOGIC;
    signal p_ZL1P_0_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_0_ce1 : STD_LOGIC;
    signal p_ZL1P_0_0_0_we1 : STD_LOGIC;
    signal p_ZL1P_0_0_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_1_ce0 : STD_LOGIC;
    signal p_ZL1P_0_0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_1_ce1 : STD_LOGIC;
    signal p_ZL1P_0_0_1_we1 : STD_LOGIC;
    signal p_ZL1P_0_0_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_2_ce0 : STD_LOGIC;
    signal p_ZL1P_0_0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_2_ce1 : STD_LOGIC;
    signal p_ZL1P_0_0_2_we1 : STD_LOGIC;
    signal p_ZL1P_0_0_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_3_ce0 : STD_LOGIC;
    signal p_ZL1P_0_0_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_0_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_0_3_ce1 : STD_LOGIC;
    signal p_ZL1P_0_0_3_we1 : STD_LOGIC;
    signal p_ZL1P_0_0_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LUT_B1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B1_ce0 : STD_LOGIC;
    signal LUT_B1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal LUT_B2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B2_ce0 : STD_LOGIC;
    signal LUT_B2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal LUT_B3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B3_ce0 : STD_LOGIC;
    signal LUT_B3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZL1P_0_1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_0_ce0 : STD_LOGIC;
    signal p_ZL1P_0_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_0_ce1 : STD_LOGIC;
    signal p_ZL1P_0_1_0_we1 : STD_LOGIC;
    signal p_ZL1P_0_1_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_1_ce0 : STD_LOGIC;
    signal p_ZL1P_0_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_1_ce1 : STD_LOGIC;
    signal p_ZL1P_0_1_1_we1 : STD_LOGIC;
    signal p_ZL1P_0_1_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_2_ce0 : STD_LOGIC;
    signal p_ZL1P_0_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_2_ce1 : STD_LOGIC;
    signal p_ZL1P_0_1_2_we1 : STD_LOGIC;
    signal p_ZL1P_0_1_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_3_ce0 : STD_LOGIC;
    signal p_ZL1P_0_1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_1_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_1_3_ce1 : STD_LOGIC;
    signal p_ZL1P_0_1_3_we1 : STD_LOGIC;
    signal p_ZL1P_0_1_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_0_ce0 : STD_LOGIC;
    signal p_ZL1P_0_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_0_ce1 : STD_LOGIC;
    signal p_ZL1P_0_2_0_we1 : STD_LOGIC;
    signal p_ZL1P_0_2_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_1_ce0 : STD_LOGIC;
    signal p_ZL1P_0_2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_1_ce1 : STD_LOGIC;
    signal p_ZL1P_0_2_1_we1 : STD_LOGIC;
    signal p_ZL1P_0_2_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_2_ce0 : STD_LOGIC;
    signal p_ZL1P_0_2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_2_ce1 : STD_LOGIC;
    signal p_ZL1P_0_2_2_we1 : STD_LOGIC;
    signal p_ZL1P_0_2_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_3_ce0 : STD_LOGIC;
    signal p_ZL1P_0_2_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_2_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_2_3_ce1 : STD_LOGIC;
    signal p_ZL1P_0_2_3_we1 : STD_LOGIC;
    signal p_ZL1P_0_2_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_0_ce0 : STD_LOGIC;
    signal p_ZL1P_0_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_0_ce1 : STD_LOGIC;
    signal p_ZL1P_0_3_0_we1 : STD_LOGIC;
    signal p_ZL1P_0_3_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_1_ce0 : STD_LOGIC;
    signal p_ZL1P_0_3_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_1_ce1 : STD_LOGIC;
    signal p_ZL1P_0_3_1_we1 : STD_LOGIC;
    signal p_ZL1P_0_3_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_2_ce0 : STD_LOGIC;
    signal p_ZL1P_0_3_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_2_ce1 : STD_LOGIC;
    signal p_ZL1P_0_3_2_we1 : STD_LOGIC;
    signal p_ZL1P_0_3_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_3_ce0 : STD_LOGIC;
    signal p_ZL1P_0_3_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_0_3_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_0_3_3_ce1 : STD_LOGIC;
    signal p_ZL1P_0_3_3_we1 : STD_LOGIC;
    signal p_ZL1P_0_3_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_0_ce0 : STD_LOGIC;
    signal p_ZL1P_1_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_0_ce1 : STD_LOGIC;
    signal p_ZL1P_1_0_0_we1 : STD_LOGIC;
    signal p_ZL1P_1_0_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_1_ce0 : STD_LOGIC;
    signal p_ZL1P_1_0_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_1_ce1 : STD_LOGIC;
    signal p_ZL1P_1_0_1_we1 : STD_LOGIC;
    signal p_ZL1P_1_0_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_2_ce0 : STD_LOGIC;
    signal p_ZL1P_1_0_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_2_ce1 : STD_LOGIC;
    signal p_ZL1P_1_0_2_we1 : STD_LOGIC;
    signal p_ZL1P_1_0_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_3_ce0 : STD_LOGIC;
    signal p_ZL1P_1_0_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_0_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_0_3_ce1 : STD_LOGIC;
    signal p_ZL1P_1_0_3_we1 : STD_LOGIC;
    signal p_ZL1P_1_0_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_0_ce0 : STD_LOGIC;
    signal p_ZL1P_1_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_0_ce1 : STD_LOGIC;
    signal p_ZL1P_1_1_0_we1 : STD_LOGIC;
    signal p_ZL1P_1_1_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_1_ce0 : STD_LOGIC;
    signal p_ZL1P_1_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_1_ce1 : STD_LOGIC;
    signal p_ZL1P_1_1_1_we1 : STD_LOGIC;
    signal p_ZL1P_1_1_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_2_ce0 : STD_LOGIC;
    signal p_ZL1P_1_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_2_ce1 : STD_LOGIC;
    signal p_ZL1P_1_1_2_we1 : STD_LOGIC;
    signal p_ZL1P_1_1_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_3_ce0 : STD_LOGIC;
    signal p_ZL1P_1_1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_1_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_1_3_ce1 : STD_LOGIC;
    signal p_ZL1P_1_1_3_we1 : STD_LOGIC;
    signal p_ZL1P_1_1_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_0_ce0 : STD_LOGIC;
    signal p_ZL1P_1_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_0_ce1 : STD_LOGIC;
    signal p_ZL1P_1_2_0_we1 : STD_LOGIC;
    signal p_ZL1P_1_2_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_1_ce0 : STD_LOGIC;
    signal p_ZL1P_1_2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_1_ce1 : STD_LOGIC;
    signal p_ZL1P_1_2_1_we1 : STD_LOGIC;
    signal p_ZL1P_1_2_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_2_ce0 : STD_LOGIC;
    signal p_ZL1P_1_2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_2_ce1 : STD_LOGIC;
    signal p_ZL1P_1_2_2_we1 : STD_LOGIC;
    signal p_ZL1P_1_2_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_3_ce0 : STD_LOGIC;
    signal p_ZL1P_1_2_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_2_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_2_3_ce1 : STD_LOGIC;
    signal p_ZL1P_1_2_3_we1 : STD_LOGIC;
    signal p_ZL1P_1_2_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_0_ce0 : STD_LOGIC;
    signal p_ZL1P_1_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_0_ce1 : STD_LOGIC;
    signal p_ZL1P_1_3_0_we1 : STD_LOGIC;
    signal p_ZL1P_1_3_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_1_ce0 : STD_LOGIC;
    signal p_ZL1P_1_3_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_1_ce1 : STD_LOGIC;
    signal p_ZL1P_1_3_1_we1 : STD_LOGIC;
    signal p_ZL1P_1_3_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_2_ce0 : STD_LOGIC;
    signal p_ZL1P_1_3_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_2_ce1 : STD_LOGIC;
    signal p_ZL1P_1_3_2_we1 : STD_LOGIC;
    signal p_ZL1P_1_3_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_3_ce0 : STD_LOGIC;
    signal p_ZL1P_1_3_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL1P_1_3_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL1P_1_3_3_ce1 : STD_LOGIC;
    signal p_ZL1P_1_3_3_we1 : STD_LOGIC;
    signal p_ZL1P_1_3_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln39_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_14_fu_432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_14_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_15_fu_437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_15_reg_471 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_16_fu_442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_16_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_17_fu_447_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_17_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_ap_start : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_ap_done : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_ap_idle : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_ap_ready : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_output_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_output_0_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_output_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_output_1_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_LUT_B0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_LUT_B1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_LUT_B2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_LUT_B3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1 : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_ap_start : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_ap_done : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_ap_idle : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_ap_ready : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_dL_dy_0_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_dL_dy_1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1 : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce : STD_LOGIC;
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce : STD_LOGIC;
    signal grp_forward_layer_4_2_s_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_backward_input_4_2_float_s_fu_316_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm_state10 : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_486_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_486_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_486_ce : STD_LOGIC;
    signal grp_fu_490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_490_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_490_ce : STD_LOGIC;
    signal grp_fu_494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_494_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_494_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_494_ce : STD_LOGIC;
    signal grp_fu_498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_498_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_498_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_498_ce : STD_LOGIC;
    signal grp_fu_502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_502_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_502_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_502_ce : STD_LOGIC;
    signal grp_fu_506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_506_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_506_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_506_ce : STD_LOGIC;
    signal grp_fu_510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_510_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_510_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_510_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_510_ce : STD_LOGIC;
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_514_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_514_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_514_ce : STD_LOGIC;
    signal grp_fu_518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_518_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_518_ce : STD_LOGIC;
    signal grp_fu_522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_522_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_522_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_522_ce : STD_LOGIC;
    signal grp_fu_526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_526_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_526_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_526_ce : STD_LOGIC;
    signal grp_fu_530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_530_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_530_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_530_ce : STD_LOGIC;
    signal grp_fu_534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_534_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_534_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_534_ce : STD_LOGIC;
    signal grp_fu_538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_538_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_538_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_538_ce : STD_LOGIC;
    signal grp_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_542_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_542_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_542_ce : STD_LOGIC;
    signal grp_fu_546_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_546_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_546_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_546_ce : STD_LOGIC;
    signal grp_fu_550_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_550_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_550_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_550_ce : STD_LOGIC;
    signal grp_fu_554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_554_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_554_ce : STD_LOGIC;
    signal grp_fu_558_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_558_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_558_ce : STD_LOGIC;
    signal grp_fu_562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_562_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_562_ce : STD_LOGIC;
    signal grp_fu_566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_566_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_566_ce : STD_LOGIC;
    signal grp_fu_570_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_570_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_570_ce : STD_LOGIC;
    signal grp_fu_574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_574_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_574_ce : STD_LOGIC;
    signal grp_fu_578_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_578_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_578_ce : STD_LOGIC;
    signal grp_fu_582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_582_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_582_ce : STD_LOGIC;
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_586_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_586_ce : STD_LOGIC;
    signal grp_fu_590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_590_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_590_ce : STD_LOGIC;
    signal grp_fu_594_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_ce : STD_LOGIC;
    signal grp_fu_598_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_598_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_598_ce : STD_LOGIC;
    signal grp_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_602_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_602_ce : STD_LOGIC;
    signal grp_fu_606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_606_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_606_ce : STD_LOGIC;
    signal grp_fu_610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_610_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_610_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component eclair_forward_layer_4_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_ap_vld : OUT STD_LOGIC;
        output_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_1_ap_vld : OUT STD_LOGIC;
        LUT_B0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B0_ce0 : OUT STD_LOGIC;
        LUT_B0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        LUT_B1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B1_ce0 : OUT STD_LOGIC;
        LUT_B1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        LUT_B2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B2_ce0 : OUT STD_LOGIC;
        LUT_B2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        LUT_B3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B3_ce0 : OUT STD_LOGIC;
        LUT_B3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld : OUT STD_LOGIC;
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld : OUT STD_LOGIC;
        grp_fu_486_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_486_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_ce : OUT STD_LOGIC;
        grp_fu_490_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_490_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_490_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_490_p_ce : OUT STD_LOGIC;
        grp_fu_494_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_494_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_494_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_494_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_494_p_ce : OUT STD_LOGIC;
        grp_fu_498_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_498_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_498_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_498_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_498_p_ce : OUT STD_LOGIC;
        grp_fu_502_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_502_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_502_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_502_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_502_p_ce : OUT STD_LOGIC;
        grp_fu_506_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_506_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_506_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_506_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_506_p_ce : OUT STD_LOGIC;
        grp_fu_510_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_510_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_510_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_510_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_510_p_ce : OUT STD_LOGIC;
        grp_fu_514_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_514_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_ce : OUT STD_LOGIC;
        grp_fu_518_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_518_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_ce : OUT STD_LOGIC;
        grp_fu_522_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_522_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_ce : OUT STD_LOGIC;
        grp_fu_526_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_526_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_526_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_526_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_526_p_ce : OUT STD_LOGIC;
        grp_fu_530_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_530_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_530_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_530_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_530_p_ce : OUT STD_LOGIC;
        grp_fu_534_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_534_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_534_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_534_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_534_p_ce : OUT STD_LOGIC;
        grp_fu_538_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_538_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_538_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_538_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_538_p_ce : OUT STD_LOGIC;
        grp_fu_542_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_542_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_542_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_542_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_542_p_ce : OUT STD_LOGIC;
        grp_fu_546_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_546_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_546_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_546_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_546_p_ce : OUT STD_LOGIC;
        grp_fu_550_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_550_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_550_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_550_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_550_p_ce : OUT STD_LOGIC;
        grp_fu_554_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_554_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_554_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_554_p_ce : OUT STD_LOGIC;
        grp_fu_558_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_558_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_558_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_558_p_ce : OUT STD_LOGIC;
        grp_fu_562_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_562_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_562_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_562_p_ce : OUT STD_LOGIC;
        grp_fu_566_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_ce : OUT STD_LOGIC;
        grp_fu_570_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_570_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_570_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_570_p_ce : OUT STD_LOGIC;
        grp_fu_574_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_574_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_574_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_574_p_ce : OUT STD_LOGIC;
        grp_fu_578_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_578_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_578_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_578_p_ce : OUT STD_LOGIC;
        grp_fu_582_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_582_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_582_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_582_p_ce : OUT STD_LOGIC;
        grp_fu_586_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_586_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_586_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_586_p_ce : OUT STD_LOGIC;
        grp_fu_590_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_590_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_590_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_590_p_ce : OUT STD_LOGIC;
        grp_fu_594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_ce : OUT STD_LOGIC;
        grp_fu_598_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_598_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_598_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_598_p_ce : OUT STD_LOGIC;
        grp_fu_602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_ce : OUT STD_LOGIC;
        grp_fu_606_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_606_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_606_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_606_p_ce : OUT STD_LOGIC;
        grp_fu_610_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_610_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_610_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_610_p_ce : OUT STD_LOGIC );
    end component;


    component eclair_backward_input_4_2_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dL_dy_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        dL_dy_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 : IN STD_LOGIC_VECTOR (7 downto 0);
        LUT_B0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B0_ce0 : OUT STD_LOGIC;
        LUT_B0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_0_we1 : OUT STD_LOGIC;
        p_ZL1P_0_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_1_we1 : OUT STD_LOGIC;
        p_ZL1P_0_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_2_we1 : OUT STD_LOGIC;
        p_ZL1P_0_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_0_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_0_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_0_3_we1 : OUT STD_LOGIC;
        p_ZL1P_0_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        LUT_B1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B1_ce0 : OUT STD_LOGIC;
        LUT_B1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        LUT_B2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B2_ce0 : OUT STD_LOGIC;
        LUT_B2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        LUT_B3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        LUT_B3_ce0 : OUT STD_LOGIC;
        LUT_B3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 : IN STD_LOGIC_VECTOR (2 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 : IN STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL1P_0_1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_0_we1 : OUT STD_LOGIC;
        p_ZL1P_0_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_1_we1 : OUT STD_LOGIC;
        p_ZL1P_0_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_2_we1 : OUT STD_LOGIC;
        p_ZL1P_0_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_1_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_1_3_we1 : OUT STD_LOGIC;
        p_ZL1P_0_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_0_we1 : OUT STD_LOGIC;
        p_ZL1P_0_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_1_we1 : OUT STD_LOGIC;
        p_ZL1P_0_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_2_we1 : OUT STD_LOGIC;
        p_ZL1P_0_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_2_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_2_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_2_3_we1 : OUT STD_LOGIC;
        p_ZL1P_0_2_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_0_we1 : OUT STD_LOGIC;
        p_ZL1P_0_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_1_we1 : OUT STD_LOGIC;
        p_ZL1P_0_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_2_we1 : OUT STD_LOGIC;
        p_ZL1P_0_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_0_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_0_3_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_0_3_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_0_3_3_we1 : OUT STD_LOGIC;
        p_ZL1P_0_3_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_0_we1 : OUT STD_LOGIC;
        p_ZL1P_1_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_1_we1 : OUT STD_LOGIC;
        p_ZL1P_1_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_2_we1 : OUT STD_LOGIC;
        p_ZL1P_1_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_0_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_0_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_0_3_we1 : OUT STD_LOGIC;
        p_ZL1P_1_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_0_we1 : OUT STD_LOGIC;
        p_ZL1P_1_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_1_we1 : OUT STD_LOGIC;
        p_ZL1P_1_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_2_we1 : OUT STD_LOGIC;
        p_ZL1P_1_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_1_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_1_3_we1 : OUT STD_LOGIC;
        p_ZL1P_1_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_0_we1 : OUT STD_LOGIC;
        p_ZL1P_1_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_1_we1 : OUT STD_LOGIC;
        p_ZL1P_1_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_2_we1 : OUT STD_LOGIC;
        p_ZL1P_1_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_2_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_2_3_we1 : OUT STD_LOGIC;
        p_ZL1P_1_2_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_2_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_0_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_0_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_0_we1 : OUT STD_LOGIC;
        p_ZL1P_1_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_1_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_1_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_1_we1 : OUT STD_LOGIC;
        p_ZL1P_1_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_2_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_2_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_2_we1 : OUT STD_LOGIC;
        p_ZL1P_1_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_3_ce0 : OUT STD_LOGIC;
        p_ZL1P_1_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZL1P_1_3_3_ce1 : OUT STD_LOGIC;
        p_ZL1P_1_3_3_we1 : OUT STD_LOGIC;
        p_ZL1P_1_3_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL1P_1_3_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_486_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_486_p_ce : OUT STD_LOGIC;
        grp_fu_494_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_494_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_494_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_494_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_494_p_ce : OUT STD_LOGIC;
        grp_fu_498_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_498_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_498_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_498_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_498_p_ce : OUT STD_LOGIC;
        grp_fu_502_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_502_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_502_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_502_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_502_p_ce : OUT STD_LOGIC;
        grp_fu_506_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_506_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_506_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_506_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_506_p_ce : OUT STD_LOGIC;
        grp_fu_510_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_510_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_510_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_510_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_510_p_ce : OUT STD_LOGIC;
        grp_fu_514_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_514_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_514_p_ce : OUT STD_LOGIC;
        grp_fu_518_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_518_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_518_p_ce : OUT STD_LOGIC;
        grp_fu_522_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_522_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_522_p_ce : OUT STD_LOGIC;
        grp_fu_526_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_526_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_526_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_526_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_526_p_ce : OUT STD_LOGIC;
        grp_fu_530_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_530_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_530_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_530_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_530_p_ce : OUT STD_LOGIC;
        grp_fu_534_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_534_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_534_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_534_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_534_p_ce : OUT STD_LOGIC;
        grp_fu_538_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_538_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_538_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_538_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_538_p_ce : OUT STD_LOGIC;
        grp_fu_542_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_542_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_542_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_542_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_542_p_ce : OUT STD_LOGIC;
        grp_fu_546_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_546_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_546_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_546_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_546_p_ce : OUT STD_LOGIC;
        grp_fu_550_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_550_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_550_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_550_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_550_p_ce : OUT STD_LOGIC;
        grp_fu_490_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_490_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_490_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_490_p_ce : OUT STD_LOGIC;
        grp_fu_554_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_554_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_554_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_554_p_ce : OUT STD_LOGIC;
        grp_fu_558_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_558_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_558_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_558_p_ce : OUT STD_LOGIC;
        grp_fu_562_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_562_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_562_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_562_p_ce : OUT STD_LOGIC;
        grp_fu_566_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_ce : OUT STD_LOGIC;
        grp_fu_570_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_570_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_570_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_570_p_ce : OUT STD_LOGIC;
        grp_fu_574_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_574_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_574_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_574_p_ce : OUT STD_LOGIC;
        grp_fu_578_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_578_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_578_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_578_p_ce : OUT STD_LOGIC;
        grp_fu_582_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_582_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_582_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_582_p_ce : OUT STD_LOGIC;
        grp_fu_586_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_586_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_586_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_586_p_ce : OUT STD_LOGIC;
        grp_fu_590_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_590_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_590_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_590_p_ce : OUT STD_LOGIC;
        grp_fu_594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_ce : OUT STD_LOGIC;
        grp_fu_598_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_598_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_598_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_598_p_ce : OUT STD_LOGIC;
        grp_fu_602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_ce : OUT STD_LOGIC;
        grp_fu_606_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_606_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_606_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_606_p_ce : OUT STD_LOGIC;
        grp_fu_610_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_610_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_610_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_610_p_ce : OUT STD_LOGIC );
    end component;


    component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_LUT_B0_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_0_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_0_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_0_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_0_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_LUT_B1_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_LUT_B2_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_LUT_B3_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_1_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_1_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_1_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_1_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_2_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_2_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_2_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_2_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_3_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_3_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_3_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_0_3_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_0_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_0_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_0_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_0_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_1_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_1_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_1_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_1_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_2_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_2_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_2_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_2_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_3_0_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_3_1_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_3_2_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component eclair_p_ZL1P_1_3_3_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    LUT_B0_U : component eclair_LUT_B0_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B0_address0,
        ce0 => LUT_B0_ce0,
        q0 => LUT_B0_q0);

    p_ZL1P_0_0_0_U : component eclair_p_ZL1P_0_0_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_0_0_address0,
        ce0 => p_ZL1P_0_0_0_ce0,
        q0 => p_ZL1P_0_0_0_q0,
        address1 => p_ZL1P_0_0_0_address1,
        ce1 => p_ZL1P_0_0_0_ce1,
        we1 => p_ZL1P_0_0_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_d1,
        q1 => p_ZL1P_0_0_0_q1);

    p_ZL1P_0_0_1_U : component eclair_p_ZL1P_0_0_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_0_1_address0,
        ce0 => p_ZL1P_0_0_1_ce0,
        q0 => p_ZL1P_0_0_1_q0,
        address1 => p_ZL1P_0_0_1_address1,
        ce1 => p_ZL1P_0_0_1_ce1,
        we1 => p_ZL1P_0_0_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_d1,
        q1 => p_ZL1P_0_0_1_q1);

    p_ZL1P_0_0_2_U : component eclair_p_ZL1P_0_0_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_0_2_address0,
        ce0 => p_ZL1P_0_0_2_ce0,
        q0 => p_ZL1P_0_0_2_q0,
        address1 => p_ZL1P_0_0_2_address1,
        ce1 => p_ZL1P_0_0_2_ce1,
        we1 => p_ZL1P_0_0_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_d1,
        q1 => p_ZL1P_0_0_2_q1);

    p_ZL1P_0_0_3_U : component eclair_p_ZL1P_0_0_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_0_3_address0,
        ce0 => p_ZL1P_0_0_3_ce0,
        q0 => p_ZL1P_0_0_3_q0,
        address1 => p_ZL1P_0_0_3_address1,
        ce1 => p_ZL1P_0_0_3_ce1,
        we1 => p_ZL1P_0_0_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_d1,
        q1 => p_ZL1P_0_0_3_q1);

    LUT_B1_U : component eclair_LUT_B1_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B1_address0,
        ce0 => LUT_B1_ce0,
        q0 => LUT_B1_q0);

    LUT_B2_U : component eclair_LUT_B2_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B2_address0,
        ce0 => LUT_B2_ce0,
        q0 => LUT_B2_q0);

    LUT_B3_U : component eclair_LUT_B3_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B3_address0,
        ce0 => LUT_B3_ce0,
        q0 => LUT_B3_q0);

    p_ZL1P_0_1_0_U : component eclair_p_ZL1P_0_1_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_1_0_address0,
        ce0 => p_ZL1P_0_1_0_ce0,
        q0 => p_ZL1P_0_1_0_q0,
        address1 => p_ZL1P_0_1_0_address1,
        ce1 => p_ZL1P_0_1_0_ce1,
        we1 => p_ZL1P_0_1_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_d1,
        q1 => p_ZL1P_0_1_0_q1);

    p_ZL1P_0_1_1_U : component eclair_p_ZL1P_0_1_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_1_1_address0,
        ce0 => p_ZL1P_0_1_1_ce0,
        q0 => p_ZL1P_0_1_1_q0,
        address1 => p_ZL1P_0_1_1_address1,
        ce1 => p_ZL1P_0_1_1_ce1,
        we1 => p_ZL1P_0_1_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_d1,
        q1 => p_ZL1P_0_1_1_q1);

    p_ZL1P_0_1_2_U : component eclair_p_ZL1P_0_1_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_1_2_address0,
        ce0 => p_ZL1P_0_1_2_ce0,
        q0 => p_ZL1P_0_1_2_q0,
        address1 => p_ZL1P_0_1_2_address1,
        ce1 => p_ZL1P_0_1_2_ce1,
        we1 => p_ZL1P_0_1_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_d1,
        q1 => p_ZL1P_0_1_2_q1);

    p_ZL1P_0_1_3_U : component eclair_p_ZL1P_0_1_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_1_3_address0,
        ce0 => p_ZL1P_0_1_3_ce0,
        q0 => p_ZL1P_0_1_3_q0,
        address1 => p_ZL1P_0_1_3_address1,
        ce1 => p_ZL1P_0_1_3_ce1,
        we1 => p_ZL1P_0_1_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_d1,
        q1 => p_ZL1P_0_1_3_q1);

    p_ZL1P_0_2_0_U : component eclair_p_ZL1P_0_2_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_2_0_address0,
        ce0 => p_ZL1P_0_2_0_ce0,
        q0 => p_ZL1P_0_2_0_q0,
        address1 => p_ZL1P_0_2_0_address1,
        ce1 => p_ZL1P_0_2_0_ce1,
        we1 => p_ZL1P_0_2_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_d1,
        q1 => p_ZL1P_0_2_0_q1);

    p_ZL1P_0_2_1_U : component eclair_p_ZL1P_0_2_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_2_1_address0,
        ce0 => p_ZL1P_0_2_1_ce0,
        q0 => p_ZL1P_0_2_1_q0,
        address1 => p_ZL1P_0_2_1_address1,
        ce1 => p_ZL1P_0_2_1_ce1,
        we1 => p_ZL1P_0_2_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_d1,
        q1 => p_ZL1P_0_2_1_q1);

    p_ZL1P_0_2_2_U : component eclair_p_ZL1P_0_2_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_2_2_address0,
        ce0 => p_ZL1P_0_2_2_ce0,
        q0 => p_ZL1P_0_2_2_q0,
        address1 => p_ZL1P_0_2_2_address1,
        ce1 => p_ZL1P_0_2_2_ce1,
        we1 => p_ZL1P_0_2_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_d1,
        q1 => p_ZL1P_0_2_2_q1);

    p_ZL1P_0_2_3_U : component eclair_p_ZL1P_0_2_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_2_3_address0,
        ce0 => p_ZL1P_0_2_3_ce0,
        q0 => p_ZL1P_0_2_3_q0,
        address1 => p_ZL1P_0_2_3_address1,
        ce1 => p_ZL1P_0_2_3_ce1,
        we1 => p_ZL1P_0_2_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_d1,
        q1 => p_ZL1P_0_2_3_q1);

    p_ZL1P_0_3_0_U : component eclair_p_ZL1P_0_3_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_3_0_address0,
        ce0 => p_ZL1P_0_3_0_ce0,
        q0 => p_ZL1P_0_3_0_q0,
        address1 => p_ZL1P_0_3_0_address1,
        ce1 => p_ZL1P_0_3_0_ce1,
        we1 => p_ZL1P_0_3_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_d1,
        q1 => p_ZL1P_0_3_0_q1);

    p_ZL1P_0_3_1_U : component eclair_p_ZL1P_0_3_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_3_1_address0,
        ce0 => p_ZL1P_0_3_1_ce0,
        q0 => p_ZL1P_0_3_1_q0,
        address1 => p_ZL1P_0_3_1_address1,
        ce1 => p_ZL1P_0_3_1_ce1,
        we1 => p_ZL1P_0_3_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_d1,
        q1 => p_ZL1P_0_3_1_q1);

    p_ZL1P_0_3_2_U : component eclair_p_ZL1P_0_3_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_3_2_address0,
        ce0 => p_ZL1P_0_3_2_ce0,
        q0 => p_ZL1P_0_3_2_q0,
        address1 => p_ZL1P_0_3_2_address1,
        ce1 => p_ZL1P_0_3_2_ce1,
        we1 => p_ZL1P_0_3_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_d1,
        q1 => p_ZL1P_0_3_2_q1);

    p_ZL1P_0_3_3_U : component eclair_p_ZL1P_0_3_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_0_3_3_address0,
        ce0 => p_ZL1P_0_3_3_ce0,
        q0 => p_ZL1P_0_3_3_q0,
        address1 => p_ZL1P_0_3_3_address1,
        ce1 => p_ZL1P_0_3_3_ce1,
        we1 => p_ZL1P_0_3_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_d1,
        q1 => p_ZL1P_0_3_3_q1);

    p_ZL1P_1_0_0_U : component eclair_p_ZL1P_1_0_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_0_0_address0,
        ce0 => p_ZL1P_1_0_0_ce0,
        q0 => p_ZL1P_1_0_0_q0,
        address1 => p_ZL1P_1_0_0_address1,
        ce1 => p_ZL1P_1_0_0_ce1,
        we1 => p_ZL1P_1_0_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_d1,
        q1 => p_ZL1P_1_0_0_q1);

    p_ZL1P_1_0_1_U : component eclair_p_ZL1P_1_0_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_0_1_address0,
        ce0 => p_ZL1P_1_0_1_ce0,
        q0 => p_ZL1P_1_0_1_q0,
        address1 => p_ZL1P_1_0_1_address1,
        ce1 => p_ZL1P_1_0_1_ce1,
        we1 => p_ZL1P_1_0_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_d1,
        q1 => p_ZL1P_1_0_1_q1);

    p_ZL1P_1_0_2_U : component eclair_p_ZL1P_1_0_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_0_2_address0,
        ce0 => p_ZL1P_1_0_2_ce0,
        q0 => p_ZL1P_1_0_2_q0,
        address1 => p_ZL1P_1_0_2_address1,
        ce1 => p_ZL1P_1_0_2_ce1,
        we1 => p_ZL1P_1_0_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_d1,
        q1 => p_ZL1P_1_0_2_q1);

    p_ZL1P_1_0_3_U : component eclair_p_ZL1P_1_0_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_0_3_address0,
        ce0 => p_ZL1P_1_0_3_ce0,
        q0 => p_ZL1P_1_0_3_q0,
        address1 => p_ZL1P_1_0_3_address1,
        ce1 => p_ZL1P_1_0_3_ce1,
        we1 => p_ZL1P_1_0_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_d1,
        q1 => p_ZL1P_1_0_3_q1);

    p_ZL1P_1_1_0_U : component eclair_p_ZL1P_1_1_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_1_0_address0,
        ce0 => p_ZL1P_1_1_0_ce0,
        q0 => p_ZL1P_1_1_0_q0,
        address1 => p_ZL1P_1_1_0_address1,
        ce1 => p_ZL1P_1_1_0_ce1,
        we1 => p_ZL1P_1_1_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_d1,
        q1 => p_ZL1P_1_1_0_q1);

    p_ZL1P_1_1_1_U : component eclair_p_ZL1P_1_1_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_1_1_address0,
        ce0 => p_ZL1P_1_1_1_ce0,
        q0 => p_ZL1P_1_1_1_q0,
        address1 => p_ZL1P_1_1_1_address1,
        ce1 => p_ZL1P_1_1_1_ce1,
        we1 => p_ZL1P_1_1_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_d1,
        q1 => p_ZL1P_1_1_1_q1);

    p_ZL1P_1_1_2_U : component eclair_p_ZL1P_1_1_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_1_2_address0,
        ce0 => p_ZL1P_1_1_2_ce0,
        q0 => p_ZL1P_1_1_2_q0,
        address1 => p_ZL1P_1_1_2_address1,
        ce1 => p_ZL1P_1_1_2_ce1,
        we1 => p_ZL1P_1_1_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_d1,
        q1 => p_ZL1P_1_1_2_q1);

    p_ZL1P_1_1_3_U : component eclair_p_ZL1P_1_1_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_1_3_address0,
        ce0 => p_ZL1P_1_1_3_ce0,
        q0 => p_ZL1P_1_1_3_q0,
        address1 => p_ZL1P_1_1_3_address1,
        ce1 => p_ZL1P_1_1_3_ce1,
        we1 => p_ZL1P_1_1_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_d1,
        q1 => p_ZL1P_1_1_3_q1);

    p_ZL1P_1_2_0_U : component eclair_p_ZL1P_1_2_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_2_0_address0,
        ce0 => p_ZL1P_1_2_0_ce0,
        q0 => p_ZL1P_1_2_0_q0,
        address1 => p_ZL1P_1_2_0_address1,
        ce1 => p_ZL1P_1_2_0_ce1,
        we1 => p_ZL1P_1_2_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_d1,
        q1 => p_ZL1P_1_2_0_q1);

    p_ZL1P_1_2_1_U : component eclair_p_ZL1P_1_2_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_2_1_address0,
        ce0 => p_ZL1P_1_2_1_ce0,
        q0 => p_ZL1P_1_2_1_q0,
        address1 => p_ZL1P_1_2_1_address1,
        ce1 => p_ZL1P_1_2_1_ce1,
        we1 => p_ZL1P_1_2_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_d1,
        q1 => p_ZL1P_1_2_1_q1);

    p_ZL1P_1_2_2_U : component eclair_p_ZL1P_1_2_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_2_2_address0,
        ce0 => p_ZL1P_1_2_2_ce0,
        q0 => p_ZL1P_1_2_2_q0,
        address1 => p_ZL1P_1_2_2_address1,
        ce1 => p_ZL1P_1_2_2_ce1,
        we1 => p_ZL1P_1_2_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_d1,
        q1 => p_ZL1P_1_2_2_q1);

    p_ZL1P_1_2_3_U : component eclair_p_ZL1P_1_2_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_2_3_address0,
        ce0 => p_ZL1P_1_2_3_ce0,
        q0 => p_ZL1P_1_2_3_q0,
        address1 => p_ZL1P_1_2_3_address1,
        ce1 => p_ZL1P_1_2_3_ce1,
        we1 => p_ZL1P_1_2_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_d1,
        q1 => p_ZL1P_1_2_3_q1);

    p_ZL1P_1_3_0_U : component eclair_p_ZL1P_1_3_0_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_3_0_address0,
        ce0 => p_ZL1P_1_3_0_ce0,
        q0 => p_ZL1P_1_3_0_q0,
        address1 => p_ZL1P_1_3_0_address1,
        ce1 => p_ZL1P_1_3_0_ce1,
        we1 => p_ZL1P_1_3_0_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_d1,
        q1 => p_ZL1P_1_3_0_q1);

    p_ZL1P_1_3_1_U : component eclair_p_ZL1P_1_3_1_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_3_1_address0,
        ce0 => p_ZL1P_1_3_1_ce0,
        q0 => p_ZL1P_1_3_1_q0,
        address1 => p_ZL1P_1_3_1_address1,
        ce1 => p_ZL1P_1_3_1_ce1,
        we1 => p_ZL1P_1_3_1_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_d1,
        q1 => p_ZL1P_1_3_1_q1);

    p_ZL1P_1_3_2_U : component eclair_p_ZL1P_1_3_2_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_3_2_address0,
        ce0 => p_ZL1P_1_3_2_ce0,
        q0 => p_ZL1P_1_3_2_q0,
        address1 => p_ZL1P_1_3_2_address1,
        ce1 => p_ZL1P_1_3_2_ce1,
        we1 => p_ZL1P_1_3_2_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_d1,
        q1 => p_ZL1P_1_3_2_q1);

    p_ZL1P_1_3_3_U : component eclair_p_ZL1P_1_3_3_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL1P_1_3_3_address0,
        ce0 => p_ZL1P_1_3_3_ce0,
        q0 => p_ZL1P_1_3_3_q0,
        address1 => p_ZL1P_1_3_3_address1,
        ce1 => p_ZL1P_1_3_3_ce1,
        we1 => p_ZL1P_1_3_3_we1,
        d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_d1,
        q1 => p_ZL1P_1_3_3_q1);

    grp_forward_layer_4_2_s_fu_200 : component eclair_forward_layer_4_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forward_layer_4_2_s_fu_200_ap_start,
        ap_done => grp_forward_layer_4_2_s_fu_200_ap_done,
        ap_idle => grp_forward_layer_4_2_s_fu_200_ap_idle,
        ap_ready => grp_forward_layer_4_2_s_fu_200_ap_ready,
        x_0_val => empty_14_reg_466,
        x_1_val => empty_15_reg_471,
        x_2_val => empty_16_reg_476,
        x_3_val => empty_17_reg_481,
        output_0 => grp_forward_layer_4_2_s_fu_200_output_0,
        output_0_ap_vld => grp_forward_layer_4_2_s_fu_200_output_0_ap_vld,
        output_1 => grp_forward_layer_4_2_s_fu_200_output_1,
        output_1_ap_vld => grp_forward_layer_4_2_s_fu_200_output_1_ap_vld,
        LUT_B0_address0 => grp_forward_layer_4_2_s_fu_200_LUT_B0_address0,
        LUT_B0_ce0 => grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0,
        LUT_B0_q0 => LUT_B0_q0,
        LUT_B1_address0 => grp_forward_layer_4_2_s_fu_200_LUT_B1_address0,
        LUT_B1_ce0 => grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0,
        LUT_B1_q0 => LUT_B1_q0,
        LUT_B2_address0 => grp_forward_layer_4_2_s_fu_200_LUT_B2_address0,
        LUT_B2_ce0 => grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0,
        LUT_B2_q0 => LUT_B2_q0,
        LUT_B3_address0 => grp_forward_layer_4_2_s_fu_200_LUT_B3_address0,
        LUT_B3_ce0 => grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0,
        LUT_B3_q0 => LUT_B3_q0,
        p_ZL1P_0_0_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0,
        p_ZL1P_0_0_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0,
        p_ZL1P_0_0_0_q0 => p_ZL1P_0_0_0_q0,
        p_ZL1P_0_0_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1,
        p_ZL1P_0_0_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1,
        p_ZL1P_0_0_0_q1 => p_ZL1P_0_0_0_q1,
        p_ZL1P_0_0_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0,
        p_ZL1P_0_0_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0,
        p_ZL1P_0_0_1_q0 => p_ZL1P_0_0_1_q0,
        p_ZL1P_0_0_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1,
        p_ZL1P_0_0_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1,
        p_ZL1P_0_0_1_q1 => p_ZL1P_0_0_1_q1,
        p_ZL1P_0_0_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0,
        p_ZL1P_0_0_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0,
        p_ZL1P_0_0_2_q0 => p_ZL1P_0_0_2_q0,
        p_ZL1P_0_0_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1,
        p_ZL1P_0_0_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1,
        p_ZL1P_0_0_2_q1 => p_ZL1P_0_0_2_q1,
        p_ZL1P_0_0_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0,
        p_ZL1P_0_0_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0,
        p_ZL1P_0_0_3_q0 => p_ZL1P_0_0_3_q0,
        p_ZL1P_0_0_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1,
        p_ZL1P_0_0_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1,
        p_ZL1P_0_0_3_q1 => p_ZL1P_0_0_3_q1,
        p_ZL1P_1_0_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0,
        p_ZL1P_1_0_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0,
        p_ZL1P_1_0_0_q0 => p_ZL1P_1_0_0_q0,
        p_ZL1P_1_0_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1,
        p_ZL1P_1_0_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1,
        p_ZL1P_1_0_0_q1 => p_ZL1P_1_0_0_q1,
        p_ZL1P_1_0_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0,
        p_ZL1P_1_0_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0,
        p_ZL1P_1_0_1_q0 => p_ZL1P_1_0_1_q0,
        p_ZL1P_1_0_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1,
        p_ZL1P_1_0_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1,
        p_ZL1P_1_0_1_q1 => p_ZL1P_1_0_1_q1,
        p_ZL1P_1_0_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0,
        p_ZL1P_1_0_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0,
        p_ZL1P_1_0_2_q0 => p_ZL1P_1_0_2_q0,
        p_ZL1P_1_0_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1,
        p_ZL1P_1_0_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1,
        p_ZL1P_1_0_2_q1 => p_ZL1P_1_0_2_q1,
        p_ZL1P_1_0_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0,
        p_ZL1P_1_0_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0,
        p_ZL1P_1_0_3_q0 => p_ZL1P_1_0_3_q0,
        p_ZL1P_1_0_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1,
        p_ZL1P_1_0_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1,
        p_ZL1P_1_0_3_q1 => p_ZL1P_1_0_3_q1,
        p_ZL1P_0_1_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0,
        p_ZL1P_0_1_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0,
        p_ZL1P_0_1_0_q0 => p_ZL1P_0_1_0_q0,
        p_ZL1P_0_1_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1,
        p_ZL1P_0_1_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1,
        p_ZL1P_0_1_0_q1 => p_ZL1P_0_1_0_q1,
        p_ZL1P_0_1_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0,
        p_ZL1P_0_1_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0,
        p_ZL1P_0_1_1_q0 => p_ZL1P_0_1_1_q0,
        p_ZL1P_0_1_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1,
        p_ZL1P_0_1_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1,
        p_ZL1P_0_1_1_q1 => p_ZL1P_0_1_1_q1,
        p_ZL1P_0_1_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0,
        p_ZL1P_0_1_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0,
        p_ZL1P_0_1_2_q0 => p_ZL1P_0_1_2_q0,
        p_ZL1P_0_1_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1,
        p_ZL1P_0_1_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1,
        p_ZL1P_0_1_2_q1 => p_ZL1P_0_1_2_q1,
        p_ZL1P_0_1_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0,
        p_ZL1P_0_1_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0,
        p_ZL1P_0_1_3_q0 => p_ZL1P_0_1_3_q0,
        p_ZL1P_0_1_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1,
        p_ZL1P_0_1_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1,
        p_ZL1P_0_1_3_q1 => p_ZL1P_0_1_3_q1,
        p_ZL1P_1_1_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0,
        p_ZL1P_1_1_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0,
        p_ZL1P_1_1_0_q0 => p_ZL1P_1_1_0_q0,
        p_ZL1P_1_1_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1,
        p_ZL1P_1_1_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1,
        p_ZL1P_1_1_0_q1 => p_ZL1P_1_1_0_q1,
        p_ZL1P_1_1_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0,
        p_ZL1P_1_1_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0,
        p_ZL1P_1_1_1_q0 => p_ZL1P_1_1_1_q0,
        p_ZL1P_1_1_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1,
        p_ZL1P_1_1_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1,
        p_ZL1P_1_1_1_q1 => p_ZL1P_1_1_1_q1,
        p_ZL1P_1_1_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0,
        p_ZL1P_1_1_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0,
        p_ZL1P_1_1_2_q0 => p_ZL1P_1_1_2_q0,
        p_ZL1P_1_1_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1,
        p_ZL1P_1_1_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1,
        p_ZL1P_1_1_2_q1 => p_ZL1P_1_1_2_q1,
        p_ZL1P_1_1_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0,
        p_ZL1P_1_1_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0,
        p_ZL1P_1_1_3_q0 => p_ZL1P_1_1_3_q0,
        p_ZL1P_1_1_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1,
        p_ZL1P_1_1_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1,
        p_ZL1P_1_1_3_q1 => p_ZL1P_1_1_3_q1,
        p_ZL1P_0_2_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0,
        p_ZL1P_0_2_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0,
        p_ZL1P_0_2_0_q0 => p_ZL1P_0_2_0_q0,
        p_ZL1P_0_2_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1,
        p_ZL1P_0_2_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1,
        p_ZL1P_0_2_0_q1 => p_ZL1P_0_2_0_q1,
        p_ZL1P_0_2_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0,
        p_ZL1P_0_2_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0,
        p_ZL1P_0_2_1_q0 => p_ZL1P_0_2_1_q0,
        p_ZL1P_0_2_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1,
        p_ZL1P_0_2_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1,
        p_ZL1P_0_2_1_q1 => p_ZL1P_0_2_1_q1,
        p_ZL1P_0_2_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0,
        p_ZL1P_0_2_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0,
        p_ZL1P_0_2_2_q0 => p_ZL1P_0_2_2_q0,
        p_ZL1P_0_2_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1,
        p_ZL1P_0_2_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1,
        p_ZL1P_0_2_2_q1 => p_ZL1P_0_2_2_q1,
        p_ZL1P_0_2_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0,
        p_ZL1P_0_2_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0,
        p_ZL1P_0_2_3_q0 => p_ZL1P_0_2_3_q0,
        p_ZL1P_0_2_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1,
        p_ZL1P_0_2_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1,
        p_ZL1P_0_2_3_q1 => p_ZL1P_0_2_3_q1,
        p_ZL1P_1_2_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0,
        p_ZL1P_1_2_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0,
        p_ZL1P_1_2_0_q0 => p_ZL1P_1_2_0_q0,
        p_ZL1P_1_2_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1,
        p_ZL1P_1_2_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1,
        p_ZL1P_1_2_0_q1 => p_ZL1P_1_2_0_q1,
        p_ZL1P_1_2_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0,
        p_ZL1P_1_2_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0,
        p_ZL1P_1_2_1_q0 => p_ZL1P_1_2_1_q0,
        p_ZL1P_1_2_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1,
        p_ZL1P_1_2_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1,
        p_ZL1P_1_2_1_q1 => p_ZL1P_1_2_1_q1,
        p_ZL1P_1_2_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0,
        p_ZL1P_1_2_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0,
        p_ZL1P_1_2_2_q0 => p_ZL1P_1_2_2_q0,
        p_ZL1P_1_2_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1,
        p_ZL1P_1_2_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1,
        p_ZL1P_1_2_2_q1 => p_ZL1P_1_2_2_q1,
        p_ZL1P_1_2_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0,
        p_ZL1P_1_2_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0,
        p_ZL1P_1_2_3_q0 => p_ZL1P_1_2_3_q0,
        p_ZL1P_1_2_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1,
        p_ZL1P_1_2_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1,
        p_ZL1P_1_2_3_q1 => p_ZL1P_1_2_3_q1,
        p_ZL1P_0_3_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0,
        p_ZL1P_0_3_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0,
        p_ZL1P_0_3_0_q0 => p_ZL1P_0_3_0_q0,
        p_ZL1P_0_3_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1,
        p_ZL1P_0_3_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1,
        p_ZL1P_0_3_0_q1 => p_ZL1P_0_3_0_q1,
        p_ZL1P_0_3_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0,
        p_ZL1P_0_3_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0,
        p_ZL1P_0_3_1_q0 => p_ZL1P_0_3_1_q0,
        p_ZL1P_0_3_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1,
        p_ZL1P_0_3_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1,
        p_ZL1P_0_3_1_q1 => p_ZL1P_0_3_1_q1,
        p_ZL1P_0_3_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0,
        p_ZL1P_0_3_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0,
        p_ZL1P_0_3_2_q0 => p_ZL1P_0_3_2_q0,
        p_ZL1P_0_3_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1,
        p_ZL1P_0_3_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1,
        p_ZL1P_0_3_2_q1 => p_ZL1P_0_3_2_q1,
        p_ZL1P_0_3_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0,
        p_ZL1P_0_3_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0,
        p_ZL1P_0_3_3_q0 => p_ZL1P_0_3_3_q0,
        p_ZL1P_0_3_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1,
        p_ZL1P_0_3_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1,
        p_ZL1P_0_3_3_q1 => p_ZL1P_0_3_3_q1,
        p_ZL1P_1_3_0_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0,
        p_ZL1P_1_3_0_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0,
        p_ZL1P_1_3_0_q0 => p_ZL1P_1_3_0_q0,
        p_ZL1P_1_3_0_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1,
        p_ZL1P_1_3_0_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1,
        p_ZL1P_1_3_0_q1 => p_ZL1P_1_3_0_q1,
        p_ZL1P_1_3_1_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0,
        p_ZL1P_1_3_1_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0,
        p_ZL1P_1_3_1_q0 => p_ZL1P_1_3_1_q0,
        p_ZL1P_1_3_1_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1,
        p_ZL1P_1_3_1_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1,
        p_ZL1P_1_3_1_q1 => p_ZL1P_1_3_1_q1,
        p_ZL1P_1_3_2_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0,
        p_ZL1P_1_3_2_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0,
        p_ZL1P_1_3_2_q0 => p_ZL1P_1_3_2_q0,
        p_ZL1P_1_3_2_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1,
        p_ZL1P_1_3_2_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1,
        p_ZL1P_1_3_2_q1 => p_ZL1P_1_3_2_q1,
        p_ZL1P_1_3_3_address0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0,
        p_ZL1P_1_3_3_ce0 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0,
        p_ZL1P_1_3_3_q0 => p_ZL1P_1_3_3_q0,
        p_ZL1P_1_3_3_address1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1,
        p_ZL1P_1_3_3_ce1 => grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1,
        p_ZL1P_1_3_3_q1 => p_ZL1P_1_3_3_q1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld => grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld,
        grp_fu_486_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0,
        grp_fu_486_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1,
        grp_fu_486_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode,
        grp_fu_486_p_dout0 => grp_fu_486_p2,
        grp_fu_486_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce,
        grp_fu_490_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0,
        grp_fu_490_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1,
        grp_fu_490_p_dout0 => grp_fu_490_p2,
        grp_fu_490_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce,
        grp_fu_494_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0,
        grp_fu_494_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1,
        grp_fu_494_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode,
        grp_fu_494_p_dout0 => grp_fu_494_p2,
        grp_fu_494_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce,
        grp_fu_498_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0,
        grp_fu_498_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1,
        grp_fu_498_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode,
        grp_fu_498_p_dout0 => grp_fu_498_p2,
        grp_fu_498_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce,
        grp_fu_502_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0,
        grp_fu_502_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1,
        grp_fu_502_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode,
        grp_fu_502_p_dout0 => grp_fu_502_p2,
        grp_fu_502_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce,
        grp_fu_506_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0,
        grp_fu_506_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1,
        grp_fu_506_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode,
        grp_fu_506_p_dout0 => grp_fu_506_p2,
        grp_fu_506_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce,
        grp_fu_510_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0,
        grp_fu_510_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1,
        grp_fu_510_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode,
        grp_fu_510_p_dout0 => grp_fu_510_p2,
        grp_fu_510_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce,
        grp_fu_514_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0,
        grp_fu_514_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1,
        grp_fu_514_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode,
        grp_fu_514_p_dout0 => grp_fu_514_p2,
        grp_fu_514_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce,
        grp_fu_518_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0,
        grp_fu_518_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1,
        grp_fu_518_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode,
        grp_fu_518_p_dout0 => grp_fu_518_p2,
        grp_fu_518_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce,
        grp_fu_522_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0,
        grp_fu_522_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1,
        grp_fu_522_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode,
        grp_fu_522_p_dout0 => grp_fu_522_p2,
        grp_fu_522_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce,
        grp_fu_526_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0,
        grp_fu_526_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1,
        grp_fu_526_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode,
        grp_fu_526_p_dout0 => grp_fu_526_p2,
        grp_fu_526_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce,
        grp_fu_530_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0,
        grp_fu_530_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1,
        grp_fu_530_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode,
        grp_fu_530_p_dout0 => grp_fu_530_p2,
        grp_fu_530_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce,
        grp_fu_534_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0,
        grp_fu_534_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1,
        grp_fu_534_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode,
        grp_fu_534_p_dout0 => grp_fu_534_p2,
        grp_fu_534_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce,
        grp_fu_538_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0,
        grp_fu_538_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1,
        grp_fu_538_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode,
        grp_fu_538_p_dout0 => grp_fu_538_p2,
        grp_fu_538_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce,
        grp_fu_542_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0,
        grp_fu_542_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1,
        grp_fu_542_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode,
        grp_fu_542_p_dout0 => grp_fu_542_p2,
        grp_fu_542_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce,
        grp_fu_546_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0,
        grp_fu_546_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1,
        grp_fu_546_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode,
        grp_fu_546_p_dout0 => grp_fu_546_p2,
        grp_fu_546_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce,
        grp_fu_550_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0,
        grp_fu_550_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1,
        grp_fu_550_p_opcode => grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode,
        grp_fu_550_p_dout0 => grp_fu_550_p2,
        grp_fu_550_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce,
        grp_fu_554_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0,
        grp_fu_554_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1,
        grp_fu_554_p_dout0 => grp_fu_554_p2,
        grp_fu_554_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce,
        grp_fu_558_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0,
        grp_fu_558_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1,
        grp_fu_558_p_dout0 => grp_fu_558_p2,
        grp_fu_558_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce,
        grp_fu_562_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0,
        grp_fu_562_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1,
        grp_fu_562_p_dout0 => grp_fu_562_p2,
        grp_fu_562_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce,
        grp_fu_566_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0,
        grp_fu_566_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1,
        grp_fu_566_p_dout0 => grp_fu_566_p2,
        grp_fu_566_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce,
        grp_fu_570_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0,
        grp_fu_570_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1,
        grp_fu_570_p_dout0 => grp_fu_570_p2,
        grp_fu_570_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce,
        grp_fu_574_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0,
        grp_fu_574_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1,
        grp_fu_574_p_dout0 => grp_fu_574_p2,
        grp_fu_574_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce,
        grp_fu_578_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0,
        grp_fu_578_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1,
        grp_fu_578_p_dout0 => grp_fu_578_p2,
        grp_fu_578_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce,
        grp_fu_582_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0,
        grp_fu_582_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1,
        grp_fu_582_p_dout0 => grp_fu_582_p2,
        grp_fu_582_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce,
        grp_fu_586_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0,
        grp_fu_586_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1,
        grp_fu_586_p_dout0 => grp_fu_586_p2,
        grp_fu_586_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce,
        grp_fu_590_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0,
        grp_fu_590_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1,
        grp_fu_590_p_dout0 => grp_fu_590_p2,
        grp_fu_590_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce,
        grp_fu_594_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0,
        grp_fu_594_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1,
        grp_fu_594_p_dout0 => grp_fu_594_p2,
        grp_fu_594_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce,
        grp_fu_598_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0,
        grp_fu_598_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1,
        grp_fu_598_p_dout0 => grp_fu_598_p2,
        grp_fu_598_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce,
        grp_fu_602_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0,
        grp_fu_602_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1,
        grp_fu_602_p_dout0 => grp_fu_602_p2,
        grp_fu_602_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce,
        grp_fu_606_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0,
        grp_fu_606_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1,
        grp_fu_606_p_dout0 => grp_fu_606_p2,
        grp_fu_606_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce,
        grp_fu_610_p_din0 => grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0,
        grp_fu_610_p_din1 => grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1,
        grp_fu_610_p_dout0 => grp_fu_610_p2,
        grp_fu_610_p_ce => grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce);

    grp_backward_input_4_2_float_s_fu_316 : component eclair_backward_input_4_2_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backward_input_4_2_float_s_fu_316_ap_start,
        ap_done => grp_backward_input_4_2_float_s_fu_316_ap_done,
        ap_idle => grp_backward_input_4_2_float_s_fu_316_ap_idle,
        ap_ready => grp_backward_input_4_2_float_s_fu_316_ap_ready,
        dL_dy_0_val => grp_backward_input_4_2_float_s_fu_316_dL_dy_0_val,
        dL_dy_1_val => grp_backward_input_4_2_float_s_fu_316_dL_dy_1_val,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 => eclair_float_const_float_float_const_ap_uint_2_C_k_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0,
        LUT_B0_address0 => grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0,
        LUT_B0_ce0 => grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0,
        LUT_B0_q0 => LUT_B0_q0,
        p_ZL1P_0_0_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0,
        p_ZL1P_0_0_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0,
        p_ZL1P_0_0_0_q0 => p_ZL1P_0_0_0_q0,
        p_ZL1P_0_0_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1,
        p_ZL1P_0_0_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1,
        p_ZL1P_0_0_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1,
        p_ZL1P_0_0_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_d1,
        p_ZL1P_0_0_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0,
        p_ZL1P_0_0_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0,
        p_ZL1P_0_0_1_q0 => p_ZL1P_0_0_1_q0,
        p_ZL1P_0_0_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1,
        p_ZL1P_0_0_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1,
        p_ZL1P_0_0_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1,
        p_ZL1P_0_0_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_d1,
        p_ZL1P_0_0_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0,
        p_ZL1P_0_0_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0,
        p_ZL1P_0_0_2_q0 => p_ZL1P_0_0_2_q0,
        p_ZL1P_0_0_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1,
        p_ZL1P_0_0_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1,
        p_ZL1P_0_0_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1,
        p_ZL1P_0_0_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_d1,
        p_ZL1P_0_0_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0,
        p_ZL1P_0_0_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0,
        p_ZL1P_0_0_3_q0 => p_ZL1P_0_0_3_q0,
        p_ZL1P_0_0_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1,
        p_ZL1P_0_0_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1,
        p_ZL1P_0_0_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1,
        p_ZL1P_0_0_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_d1,
        LUT_B1_address0 => grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0,
        LUT_B1_ce0 => grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0,
        LUT_B1_q0 => LUT_B1_q0,
        LUT_B2_address0 => grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0,
        LUT_B2_ce0 => grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0,
        LUT_B2_q0 => LUT_B2_q0,
        LUT_B3_address0 => grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0,
        LUT_B3_ce0 => grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0,
        LUT_B3_q0 => LUT_B3_q0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 => eclair_float_const_float_float_const_ap_uint_2_C_k_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 => eclair_float_const_float_float_const_ap_uint_2_C_k_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 => eclair_float_const_float_float_const_ap_uint_2_C_k_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 => eclair_float_const_float_float_const_ap_uint_2_C_k_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 => eclair_float_const_float_float_const_ap_uint_2_C_k_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 => eclair_float_const_float_float_const_ap_uint_2_C_k_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 => eclair_float_const_float_float_const_ap_uint_2_C_k_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 => eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3,
        p_ZL1P_0_1_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0,
        p_ZL1P_0_1_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0,
        p_ZL1P_0_1_0_q0 => p_ZL1P_0_1_0_q0,
        p_ZL1P_0_1_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1,
        p_ZL1P_0_1_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1,
        p_ZL1P_0_1_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1,
        p_ZL1P_0_1_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_d1,
        p_ZL1P_0_1_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0,
        p_ZL1P_0_1_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0,
        p_ZL1P_0_1_1_q0 => p_ZL1P_0_1_1_q0,
        p_ZL1P_0_1_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1,
        p_ZL1P_0_1_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1,
        p_ZL1P_0_1_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1,
        p_ZL1P_0_1_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_d1,
        p_ZL1P_0_1_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0,
        p_ZL1P_0_1_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0,
        p_ZL1P_0_1_2_q0 => p_ZL1P_0_1_2_q0,
        p_ZL1P_0_1_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1,
        p_ZL1P_0_1_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1,
        p_ZL1P_0_1_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1,
        p_ZL1P_0_1_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_d1,
        p_ZL1P_0_1_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0,
        p_ZL1P_0_1_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0,
        p_ZL1P_0_1_3_q0 => p_ZL1P_0_1_3_q0,
        p_ZL1P_0_1_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1,
        p_ZL1P_0_1_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1,
        p_ZL1P_0_1_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1,
        p_ZL1P_0_1_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_d1,
        p_ZL1P_0_2_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0,
        p_ZL1P_0_2_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0,
        p_ZL1P_0_2_0_q0 => p_ZL1P_0_2_0_q0,
        p_ZL1P_0_2_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1,
        p_ZL1P_0_2_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1,
        p_ZL1P_0_2_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1,
        p_ZL1P_0_2_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_d1,
        p_ZL1P_0_2_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0,
        p_ZL1P_0_2_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0,
        p_ZL1P_0_2_1_q0 => p_ZL1P_0_2_1_q0,
        p_ZL1P_0_2_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1,
        p_ZL1P_0_2_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1,
        p_ZL1P_0_2_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1,
        p_ZL1P_0_2_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_d1,
        p_ZL1P_0_2_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0,
        p_ZL1P_0_2_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0,
        p_ZL1P_0_2_2_q0 => p_ZL1P_0_2_2_q0,
        p_ZL1P_0_2_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1,
        p_ZL1P_0_2_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1,
        p_ZL1P_0_2_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1,
        p_ZL1P_0_2_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_d1,
        p_ZL1P_0_2_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0,
        p_ZL1P_0_2_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0,
        p_ZL1P_0_2_3_q0 => p_ZL1P_0_2_3_q0,
        p_ZL1P_0_2_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1,
        p_ZL1P_0_2_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1,
        p_ZL1P_0_2_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1,
        p_ZL1P_0_2_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_d1,
        p_ZL1P_0_3_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0,
        p_ZL1P_0_3_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0,
        p_ZL1P_0_3_0_q0 => p_ZL1P_0_3_0_q0,
        p_ZL1P_0_3_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1,
        p_ZL1P_0_3_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1,
        p_ZL1P_0_3_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1,
        p_ZL1P_0_3_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_d1,
        p_ZL1P_0_3_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0,
        p_ZL1P_0_3_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0,
        p_ZL1P_0_3_1_q0 => p_ZL1P_0_3_1_q0,
        p_ZL1P_0_3_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1,
        p_ZL1P_0_3_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1,
        p_ZL1P_0_3_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1,
        p_ZL1P_0_3_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_d1,
        p_ZL1P_0_3_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0,
        p_ZL1P_0_3_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0,
        p_ZL1P_0_3_2_q0 => p_ZL1P_0_3_2_q0,
        p_ZL1P_0_3_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1,
        p_ZL1P_0_3_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1,
        p_ZL1P_0_3_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1,
        p_ZL1P_0_3_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_d1,
        p_ZL1P_0_3_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0,
        p_ZL1P_0_3_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0,
        p_ZL1P_0_3_3_q0 => p_ZL1P_0_3_3_q0,
        p_ZL1P_0_3_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1,
        p_ZL1P_0_3_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1,
        p_ZL1P_0_3_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1,
        p_ZL1P_0_3_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_d1,
        p_ZL1P_1_0_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0,
        p_ZL1P_1_0_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0,
        p_ZL1P_1_0_0_q0 => p_ZL1P_1_0_0_q0,
        p_ZL1P_1_0_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1,
        p_ZL1P_1_0_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1,
        p_ZL1P_1_0_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1,
        p_ZL1P_1_0_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_d1,
        p_ZL1P_1_0_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0,
        p_ZL1P_1_0_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0,
        p_ZL1P_1_0_1_q0 => p_ZL1P_1_0_1_q0,
        p_ZL1P_1_0_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1,
        p_ZL1P_1_0_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1,
        p_ZL1P_1_0_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1,
        p_ZL1P_1_0_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_d1,
        p_ZL1P_1_0_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0,
        p_ZL1P_1_0_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0,
        p_ZL1P_1_0_2_q0 => p_ZL1P_1_0_2_q0,
        p_ZL1P_1_0_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1,
        p_ZL1P_1_0_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1,
        p_ZL1P_1_0_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1,
        p_ZL1P_1_0_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_d1,
        p_ZL1P_1_0_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0,
        p_ZL1P_1_0_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0,
        p_ZL1P_1_0_3_q0 => p_ZL1P_1_0_3_q0,
        p_ZL1P_1_0_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1,
        p_ZL1P_1_0_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1,
        p_ZL1P_1_0_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1,
        p_ZL1P_1_0_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_d1,
        p_ZL1P_1_1_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0,
        p_ZL1P_1_1_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0,
        p_ZL1P_1_1_0_q0 => p_ZL1P_1_1_0_q0,
        p_ZL1P_1_1_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1,
        p_ZL1P_1_1_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1,
        p_ZL1P_1_1_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1,
        p_ZL1P_1_1_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_d1,
        p_ZL1P_1_1_0_q1 => p_ZL1P_1_1_0_q1,
        p_ZL1P_1_1_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0,
        p_ZL1P_1_1_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0,
        p_ZL1P_1_1_1_q0 => p_ZL1P_1_1_1_q0,
        p_ZL1P_1_1_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1,
        p_ZL1P_1_1_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1,
        p_ZL1P_1_1_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1,
        p_ZL1P_1_1_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_d1,
        p_ZL1P_1_1_1_q1 => p_ZL1P_1_1_1_q1,
        p_ZL1P_1_1_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0,
        p_ZL1P_1_1_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0,
        p_ZL1P_1_1_2_q0 => p_ZL1P_1_1_2_q0,
        p_ZL1P_1_1_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1,
        p_ZL1P_1_1_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1,
        p_ZL1P_1_1_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1,
        p_ZL1P_1_1_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_d1,
        p_ZL1P_1_1_2_q1 => p_ZL1P_1_1_2_q1,
        p_ZL1P_1_1_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0,
        p_ZL1P_1_1_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0,
        p_ZL1P_1_1_3_q0 => p_ZL1P_1_1_3_q0,
        p_ZL1P_1_1_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1,
        p_ZL1P_1_1_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1,
        p_ZL1P_1_1_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1,
        p_ZL1P_1_1_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_d1,
        p_ZL1P_1_1_3_q1 => p_ZL1P_1_1_3_q1,
        p_ZL1P_1_2_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0,
        p_ZL1P_1_2_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0,
        p_ZL1P_1_2_0_q0 => p_ZL1P_1_2_0_q0,
        p_ZL1P_1_2_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1,
        p_ZL1P_1_2_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1,
        p_ZL1P_1_2_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1,
        p_ZL1P_1_2_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_d1,
        p_ZL1P_1_2_0_q1 => p_ZL1P_1_2_0_q1,
        p_ZL1P_1_2_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0,
        p_ZL1P_1_2_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0,
        p_ZL1P_1_2_1_q0 => p_ZL1P_1_2_1_q0,
        p_ZL1P_1_2_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1,
        p_ZL1P_1_2_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1,
        p_ZL1P_1_2_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1,
        p_ZL1P_1_2_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_d1,
        p_ZL1P_1_2_1_q1 => p_ZL1P_1_2_1_q1,
        p_ZL1P_1_2_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0,
        p_ZL1P_1_2_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0,
        p_ZL1P_1_2_2_q0 => p_ZL1P_1_2_2_q0,
        p_ZL1P_1_2_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1,
        p_ZL1P_1_2_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1,
        p_ZL1P_1_2_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1,
        p_ZL1P_1_2_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_d1,
        p_ZL1P_1_2_2_q1 => p_ZL1P_1_2_2_q1,
        p_ZL1P_1_2_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0,
        p_ZL1P_1_2_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0,
        p_ZL1P_1_2_3_q0 => p_ZL1P_1_2_3_q0,
        p_ZL1P_1_2_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1,
        p_ZL1P_1_2_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1,
        p_ZL1P_1_2_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1,
        p_ZL1P_1_2_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_d1,
        p_ZL1P_1_2_3_q1 => p_ZL1P_1_2_3_q1,
        p_ZL1P_1_3_0_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0,
        p_ZL1P_1_3_0_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0,
        p_ZL1P_1_3_0_q0 => p_ZL1P_1_3_0_q0,
        p_ZL1P_1_3_0_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1,
        p_ZL1P_1_3_0_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1,
        p_ZL1P_1_3_0_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1,
        p_ZL1P_1_3_0_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_d1,
        p_ZL1P_1_3_0_q1 => p_ZL1P_1_3_0_q1,
        p_ZL1P_1_3_1_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0,
        p_ZL1P_1_3_1_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0,
        p_ZL1P_1_3_1_q0 => p_ZL1P_1_3_1_q0,
        p_ZL1P_1_3_1_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1,
        p_ZL1P_1_3_1_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1,
        p_ZL1P_1_3_1_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1,
        p_ZL1P_1_3_1_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_d1,
        p_ZL1P_1_3_1_q1 => p_ZL1P_1_3_1_q1,
        p_ZL1P_1_3_2_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0,
        p_ZL1P_1_3_2_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0,
        p_ZL1P_1_3_2_q0 => p_ZL1P_1_3_2_q0,
        p_ZL1P_1_3_2_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1,
        p_ZL1P_1_3_2_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1,
        p_ZL1P_1_3_2_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1,
        p_ZL1P_1_3_2_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_d1,
        p_ZL1P_1_3_2_q1 => p_ZL1P_1_3_2_q1,
        p_ZL1P_1_3_3_address0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0,
        p_ZL1P_1_3_3_ce0 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0,
        p_ZL1P_1_3_3_q0 => p_ZL1P_1_3_3_q0,
        p_ZL1P_1_3_3_address1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1,
        p_ZL1P_1_3_3_ce1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1,
        p_ZL1P_1_3_3_we1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1,
        p_ZL1P_1_3_3_d1 => grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_d1,
        p_ZL1P_1_3_3_q1 => p_ZL1P_1_3_3_q1,
        grp_fu_486_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0,
        grp_fu_486_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1,
        grp_fu_486_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode,
        grp_fu_486_p_dout0 => grp_fu_486_p2,
        grp_fu_486_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce,
        grp_fu_494_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0,
        grp_fu_494_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1,
        grp_fu_494_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode,
        grp_fu_494_p_dout0 => grp_fu_494_p2,
        grp_fu_494_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce,
        grp_fu_498_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0,
        grp_fu_498_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1,
        grp_fu_498_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode,
        grp_fu_498_p_dout0 => grp_fu_498_p2,
        grp_fu_498_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce,
        grp_fu_502_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0,
        grp_fu_502_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1,
        grp_fu_502_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode,
        grp_fu_502_p_dout0 => grp_fu_502_p2,
        grp_fu_502_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce,
        grp_fu_506_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0,
        grp_fu_506_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1,
        grp_fu_506_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode,
        grp_fu_506_p_dout0 => grp_fu_506_p2,
        grp_fu_506_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce,
        grp_fu_510_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0,
        grp_fu_510_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1,
        grp_fu_510_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode,
        grp_fu_510_p_dout0 => grp_fu_510_p2,
        grp_fu_510_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce,
        grp_fu_514_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0,
        grp_fu_514_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1,
        grp_fu_514_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode,
        grp_fu_514_p_dout0 => grp_fu_514_p2,
        grp_fu_514_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce,
        grp_fu_518_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0,
        grp_fu_518_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1,
        grp_fu_518_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode,
        grp_fu_518_p_dout0 => grp_fu_518_p2,
        grp_fu_518_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce,
        grp_fu_522_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0,
        grp_fu_522_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1,
        grp_fu_522_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode,
        grp_fu_522_p_dout0 => grp_fu_522_p2,
        grp_fu_522_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce,
        grp_fu_526_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0,
        grp_fu_526_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1,
        grp_fu_526_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode,
        grp_fu_526_p_dout0 => grp_fu_526_p2,
        grp_fu_526_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce,
        grp_fu_530_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0,
        grp_fu_530_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1,
        grp_fu_530_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode,
        grp_fu_530_p_dout0 => grp_fu_530_p2,
        grp_fu_530_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce,
        grp_fu_534_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0,
        grp_fu_534_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1,
        grp_fu_534_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode,
        grp_fu_534_p_dout0 => grp_fu_534_p2,
        grp_fu_534_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce,
        grp_fu_538_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0,
        grp_fu_538_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1,
        grp_fu_538_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode,
        grp_fu_538_p_dout0 => grp_fu_538_p2,
        grp_fu_538_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce,
        grp_fu_542_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0,
        grp_fu_542_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1,
        grp_fu_542_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode,
        grp_fu_542_p_dout0 => grp_fu_542_p2,
        grp_fu_542_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce,
        grp_fu_546_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0,
        grp_fu_546_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1,
        grp_fu_546_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode,
        grp_fu_546_p_dout0 => grp_fu_546_p2,
        grp_fu_546_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce,
        grp_fu_550_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0,
        grp_fu_550_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1,
        grp_fu_550_p_opcode => grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode,
        grp_fu_550_p_dout0 => grp_fu_550_p2,
        grp_fu_550_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce,
        grp_fu_490_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0,
        grp_fu_490_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1,
        grp_fu_490_p_dout0 => grp_fu_490_p2,
        grp_fu_490_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce,
        grp_fu_554_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0,
        grp_fu_554_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1,
        grp_fu_554_p_dout0 => grp_fu_554_p2,
        grp_fu_554_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce,
        grp_fu_558_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0,
        grp_fu_558_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1,
        grp_fu_558_p_dout0 => grp_fu_558_p2,
        grp_fu_558_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce,
        grp_fu_562_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0,
        grp_fu_562_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1,
        grp_fu_562_p_dout0 => grp_fu_562_p2,
        grp_fu_562_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce,
        grp_fu_566_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0,
        grp_fu_566_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1,
        grp_fu_566_p_dout0 => grp_fu_566_p2,
        grp_fu_566_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce,
        grp_fu_570_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0,
        grp_fu_570_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1,
        grp_fu_570_p_dout0 => grp_fu_570_p2,
        grp_fu_570_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce,
        grp_fu_574_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0,
        grp_fu_574_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1,
        grp_fu_574_p_dout0 => grp_fu_574_p2,
        grp_fu_574_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce,
        grp_fu_578_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0,
        grp_fu_578_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1,
        grp_fu_578_p_dout0 => grp_fu_578_p2,
        grp_fu_578_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce,
        grp_fu_582_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0,
        grp_fu_582_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1,
        grp_fu_582_p_dout0 => grp_fu_582_p2,
        grp_fu_582_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce,
        grp_fu_586_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0,
        grp_fu_586_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1,
        grp_fu_586_p_dout0 => grp_fu_586_p2,
        grp_fu_586_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce,
        grp_fu_590_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0,
        grp_fu_590_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1,
        grp_fu_590_p_dout0 => grp_fu_590_p2,
        grp_fu_590_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce,
        grp_fu_594_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0,
        grp_fu_594_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1,
        grp_fu_594_p_dout0 => grp_fu_594_p2,
        grp_fu_594_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce,
        grp_fu_598_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0,
        grp_fu_598_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1,
        grp_fu_598_p_dout0 => grp_fu_598_p2,
        grp_fu_598_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce,
        grp_fu_602_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0,
        grp_fu_602_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1,
        grp_fu_602_p_dout0 => grp_fu_602_p2,
        grp_fu_602_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce,
        grp_fu_606_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0,
        grp_fu_606_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1,
        grp_fu_606_p_dout0 => grp_fu_606_p2,
        grp_fu_606_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce,
        grp_fu_610_p_din0 => grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0,
        grp_fu_610_p_din1 => grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1,
        grp_fu_610_p_dout0 => grp_fu_610_p2,
        grp_fu_610_p_ce => grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U356 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_486_p0,
        din1 => grp_fu_486_p1,
        opcode => grp_fu_486_opcode,
        ce => grp_fu_486_ce,
        dout => grp_fu_486_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U357 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_490_p0,
        din1 => grp_fu_490_p1,
        ce => grp_fu_490_ce,
        dout => grp_fu_490_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U358 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_494_p0,
        din1 => grp_fu_494_p1,
        opcode => grp_fu_494_opcode,
        ce => grp_fu_494_ce,
        dout => grp_fu_494_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U359 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_498_p0,
        din1 => grp_fu_498_p1,
        opcode => grp_fu_498_opcode,
        ce => grp_fu_498_ce,
        dout => grp_fu_498_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U360 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_502_p0,
        din1 => grp_fu_502_p1,
        opcode => grp_fu_502_opcode,
        ce => grp_fu_502_ce,
        dout => grp_fu_502_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U361 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_506_p0,
        din1 => grp_fu_506_p1,
        opcode => grp_fu_506_opcode,
        ce => grp_fu_506_ce,
        dout => grp_fu_506_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U362 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_510_p0,
        din1 => grp_fu_510_p1,
        opcode => grp_fu_510_opcode,
        ce => grp_fu_510_ce,
        dout => grp_fu_510_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U363 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_514_p0,
        din1 => grp_fu_514_p1,
        opcode => grp_fu_514_opcode,
        ce => grp_fu_514_ce,
        dout => grp_fu_514_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U364 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_518_p0,
        din1 => grp_fu_518_p1,
        opcode => grp_fu_518_opcode,
        ce => grp_fu_518_ce,
        dout => grp_fu_518_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U365 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_522_p0,
        din1 => grp_fu_522_p1,
        opcode => grp_fu_522_opcode,
        ce => grp_fu_522_ce,
        dout => grp_fu_522_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U366 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_526_p0,
        din1 => grp_fu_526_p1,
        opcode => grp_fu_526_opcode,
        ce => grp_fu_526_ce,
        dout => grp_fu_526_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U367 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_530_p0,
        din1 => grp_fu_530_p1,
        opcode => grp_fu_530_opcode,
        ce => grp_fu_530_ce,
        dout => grp_fu_530_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U368 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_534_p0,
        din1 => grp_fu_534_p1,
        opcode => grp_fu_534_opcode,
        ce => grp_fu_534_ce,
        dout => grp_fu_534_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U369 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_538_p0,
        din1 => grp_fu_538_p1,
        opcode => grp_fu_538_opcode,
        ce => grp_fu_538_ce,
        dout => grp_fu_538_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U370 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_542_p0,
        din1 => grp_fu_542_p1,
        opcode => grp_fu_542_opcode,
        ce => grp_fu_542_ce,
        dout => grp_fu_542_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U371 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_546_p0,
        din1 => grp_fu_546_p1,
        opcode => grp_fu_546_opcode,
        ce => grp_fu_546_ce,
        dout => grp_fu_546_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U372 : component eclair_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_550_p0,
        din1 => grp_fu_550_p1,
        opcode => grp_fu_550_opcode,
        ce => grp_fu_550_ce,
        dout => grp_fu_550_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U373 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_554_p0,
        din1 => grp_fu_554_p1,
        ce => grp_fu_554_ce,
        dout => grp_fu_554_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U374 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_558_p0,
        din1 => grp_fu_558_p1,
        ce => grp_fu_558_ce,
        dout => grp_fu_558_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U375 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_562_p0,
        din1 => grp_fu_562_p1,
        ce => grp_fu_562_ce,
        dout => grp_fu_562_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U376 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_566_p0,
        din1 => grp_fu_566_p1,
        ce => grp_fu_566_ce,
        dout => grp_fu_566_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U377 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_570_p0,
        din1 => grp_fu_570_p1,
        ce => grp_fu_570_ce,
        dout => grp_fu_570_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U378 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_574_p0,
        din1 => grp_fu_574_p1,
        ce => grp_fu_574_ce,
        dout => grp_fu_574_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U379 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_578_p0,
        din1 => grp_fu_578_p1,
        ce => grp_fu_578_ce,
        dout => grp_fu_578_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U380 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_582_p0,
        din1 => grp_fu_582_p1,
        ce => grp_fu_582_ce,
        dout => grp_fu_582_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U381 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_586_p0,
        din1 => grp_fu_586_p1,
        ce => grp_fu_586_ce,
        dout => grp_fu_586_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U382 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_590_p0,
        din1 => grp_fu_590_p1,
        ce => grp_fu_590_ce,
        dout => grp_fu_590_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U383 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_594_p0,
        din1 => grp_fu_594_p1,
        ce => grp_fu_594_ce,
        dout => grp_fu_594_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U384 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_598_p0,
        din1 => grp_fu_598_p1,
        ce => grp_fu_598_ce,
        dout => grp_fu_598_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U385 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_602_p0,
        din1 => grp_fu_602_p1,
        ce => grp_fu_602_ce,
        dout => grp_fu_602_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U386 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_606_p0,
        din1 => grp_fu_606_p1,
        ce => grp_fu_606_ce,
        dout => grp_fu_606_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U387 : component eclair_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_610_p0,
        din1 => grp_fu_610_p1,
        ce => grp_fu_610_ce,
        dout => grp_fu_610_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_backward_input_4_2_float_s_fu_316_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backward_input_4_2_float_s_fu_316_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state10) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_backward_input_4_2_float_s_fu_316_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backward_input_4_2_float_s_fu_316_ap_ready = ap_const_logic_1)) then 
                    grp_backward_input_4_2_float_s_fu_316_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forward_layer_4_2_s_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forward_layer_4_2_s_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln39_fu_426_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_forward_layer_4_2_s_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forward_layer_4_2_s_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_forward_layer_4_2_s_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_14_reg_466 <= empty_14_fu_432_p1;
                empty_15_reg_471 <= empty_15_fu_437_p1;
                empty_16_reg_476 <= empty_16_fu_442_p1;
                empty_17_reg_481 <= empty_17_fu_447_p1;
                icmp_ln39_reg_462 <= icmp_ln39_fu_426_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln39_fu_426_p2, grp_forward_layer_4_2_s_fu_200_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln39_fu_426_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((icmp_ln39_fu_426_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_forward_layer_4_2_s_fu_200_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    LUT_B0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B0_address0, grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B0_address0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B0_address0 <= grp_forward_layer_4_2_s_fu_200_LUT_B0_address0;
        else 
            LUT_B0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    LUT_B0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0, grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B0_ce0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B0_ce0 <= grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0;
        else 
            LUT_B0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    LUT_B1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B1_address0, grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B1_address0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B1_address0 <= grp_forward_layer_4_2_s_fu_200_LUT_B1_address0;
        else 
            LUT_B1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    LUT_B1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0, grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B1_ce0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B1_ce0 <= grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0;
        else 
            LUT_B1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    LUT_B2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B2_address0, grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B2_address0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B2_address0 <= grp_forward_layer_4_2_s_fu_200_LUT_B2_address0;
        else 
            LUT_B2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    LUT_B2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0, grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B2_ce0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B2_ce0 <= grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0;
        else 
            LUT_B2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    LUT_B3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B3_address0, grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B3_address0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B3_address0 <= grp_forward_layer_4_2_s_fu_200_LUT_B3_address0;
        else 
            LUT_B3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    LUT_B3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0, grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            LUT_B3_ce0 <= grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            LUT_B3_ce0 <= grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0;
        else 
            LUT_B3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state10 <= ap_NS_fsm(9);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_forward_layer_4_2_s_fu_200_ap_done)
    begin
        if ((grp_forward_layer_4_2_s_fu_200_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_14_fu_432_p1 <= input_0;
    empty_15_fu_437_p1 <= input_1;
    empty_16_fu_442_p1 <= input_2;
    empty_17_fu_447_p1 <= input_3;
    grp_backward_input_4_2_float_s_fu_316_ap_start <= grp_backward_input_4_2_float_s_fu_316_ap_start_reg;
    grp_backward_input_4_2_float_s_fu_316_dL_dy_0_val <= feedback_0;
    grp_backward_input_4_2_float_s_fu_316_dL_dy_1_val <= feedback_1;
    grp_forward_layer_4_2_s_fu_200_ap_start <= grp_forward_layer_4_2_s_fu_200_ap_start_reg;

    grp_fu_486_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_486_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_486_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce;
        else 
            grp_fu_486_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_486_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_486_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_486_opcode <= grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode;
        else 
            grp_fu_486_opcode <= "XX";
        end if; 
    end process;


    grp_fu_486_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_486_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_486_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0;
        else 
            grp_fu_486_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_486_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_486_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_486_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1;
        else 
            grp_fu_486_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_490_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_490_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_490_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce;
        else 
            grp_fu_490_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_490_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_490_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_490_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0;
        else 
            grp_fu_490_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_490_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_490_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_490_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1;
        else 
            grp_fu_490_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_494_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_494_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_494_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce;
        else 
            grp_fu_494_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_494_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_494_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_494_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode),2));
        else 
            grp_fu_494_opcode <= "XX";
        end if; 
    end process;


    grp_fu_494_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_494_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_494_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0;
        else 
            grp_fu_494_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_494_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_494_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_494_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1;
        else 
            grp_fu_494_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_498_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_498_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_498_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce;
        else 
            grp_fu_498_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_498_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_498_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_498_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode),2));
        else 
            grp_fu_498_opcode <= "XX";
        end if; 
    end process;


    grp_fu_498_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_498_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_498_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0;
        else 
            grp_fu_498_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_498_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_498_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_498_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1;
        else 
            grp_fu_498_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_502_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_502_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_502_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce;
        else 
            grp_fu_502_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_502_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_502_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_502_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode),2));
        else 
            grp_fu_502_opcode <= "XX";
        end if; 
    end process;


    grp_fu_502_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_502_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_502_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0;
        else 
            grp_fu_502_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_502_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_502_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_502_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1;
        else 
            grp_fu_502_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_506_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_506_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_506_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce;
        else 
            grp_fu_506_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_506_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_506_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_506_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode),2));
        else 
            grp_fu_506_opcode <= "XX";
        end if; 
    end process;


    grp_fu_506_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_506_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_506_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0;
        else 
            grp_fu_506_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_506_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_506_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_506_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1;
        else 
            grp_fu_506_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_510_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_510_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_510_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce;
        else 
            grp_fu_510_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_510_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_510_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_510_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode),2));
        else 
            grp_fu_510_opcode <= "XX";
        end if; 
    end process;


    grp_fu_510_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_510_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_510_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0;
        else 
            grp_fu_510_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_510_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_510_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_510_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1;
        else 
            grp_fu_510_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_514_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_514_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_514_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce;
        else 
            grp_fu_514_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_514_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_514_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_514_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode),2));
        else 
            grp_fu_514_opcode <= "XX";
        end if; 
    end process;


    grp_fu_514_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_514_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_514_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0;
        else 
            grp_fu_514_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_514_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_514_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_514_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1;
        else 
            grp_fu_514_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_518_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_518_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_518_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce;
        else 
            grp_fu_518_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_518_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_518_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_518_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode),2));
        else 
            grp_fu_518_opcode <= "XX";
        end if; 
    end process;


    grp_fu_518_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_518_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_518_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0;
        else 
            grp_fu_518_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_518_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_518_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_518_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1;
        else 
            grp_fu_518_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_522_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_522_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_522_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce;
        else 
            grp_fu_522_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_522_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_522_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_522_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode),2));
        else 
            grp_fu_522_opcode <= "XX";
        end if; 
    end process;


    grp_fu_522_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_522_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_522_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0;
        else 
            grp_fu_522_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_522_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_522_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_522_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1;
        else 
            grp_fu_522_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_526_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_526_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_526_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce;
        else 
            grp_fu_526_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_526_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_526_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_526_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode),2));
        else 
            grp_fu_526_opcode <= "XX";
        end if; 
    end process;


    grp_fu_526_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_526_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_526_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0;
        else 
            grp_fu_526_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_526_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_526_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_526_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1;
        else 
            grp_fu_526_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_530_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_530_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_530_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce;
        else 
            grp_fu_530_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_530_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_530_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_530_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode),2));
        else 
            grp_fu_530_opcode <= "XX";
        end if; 
    end process;


    grp_fu_530_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_530_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_530_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0;
        else 
            grp_fu_530_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_530_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_530_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_530_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1;
        else 
            grp_fu_530_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_534_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_534_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_534_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce;
        else 
            grp_fu_534_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_534_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_534_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_534_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode),2));
        else 
            grp_fu_534_opcode <= "XX";
        end if; 
    end process;


    grp_fu_534_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_534_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_534_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0;
        else 
            grp_fu_534_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_534_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_534_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_534_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1;
        else 
            grp_fu_534_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_538_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_538_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_538_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce;
        else 
            grp_fu_538_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_538_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_538_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_538_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode),2));
        else 
            grp_fu_538_opcode <= "XX";
        end if; 
    end process;


    grp_fu_538_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_538_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_538_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0;
        else 
            grp_fu_538_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_538_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_538_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_538_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1;
        else 
            grp_fu_538_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_542_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_542_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_542_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce;
        else 
            grp_fu_542_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_542_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_542_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_542_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode),2));
        else 
            grp_fu_542_opcode <= "XX";
        end if; 
    end process;


    grp_fu_542_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_542_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_542_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0;
        else 
            grp_fu_542_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_542_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_542_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_542_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1;
        else 
            grp_fu_542_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_546_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_546_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_546_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce;
        else 
            grp_fu_546_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_546_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_546_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_546_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode),2));
        else 
            grp_fu_546_opcode <= "XX";
        end if; 
    end process;


    grp_fu_546_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_546_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_546_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0;
        else 
            grp_fu_546_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_546_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_546_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_546_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1;
        else 
            grp_fu_546_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_550_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_550_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_550_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce;
        else 
            grp_fu_550_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_550_opcode_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode, grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_550_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_550_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode),2));
        else 
            grp_fu_550_opcode <= "XX";
        end if; 
    end process;


    grp_fu_550_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_550_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_550_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0;
        else 
            grp_fu_550_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_550_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_550_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_550_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1;
        else 
            grp_fu_550_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_554_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_554_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_554_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce;
        else 
            grp_fu_554_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_554_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_554_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_554_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0;
        else 
            grp_fu_554_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_554_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_554_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_554_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1;
        else 
            grp_fu_554_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_558_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_558_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_558_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce;
        else 
            grp_fu_558_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_558_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_558_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_558_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0;
        else 
            grp_fu_558_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_558_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_558_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_558_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1;
        else 
            grp_fu_558_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_562_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_562_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_562_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce;
        else 
            grp_fu_562_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_562_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_562_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_562_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0;
        else 
            grp_fu_562_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_562_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_562_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_562_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1;
        else 
            grp_fu_562_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_566_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_566_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_566_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce;
        else 
            grp_fu_566_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_566_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_566_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_566_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0;
        else 
            grp_fu_566_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_566_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_566_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_566_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1;
        else 
            grp_fu_566_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_570_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_570_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_570_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce;
        else 
            grp_fu_570_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_570_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_570_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_570_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0;
        else 
            grp_fu_570_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_570_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_570_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_570_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1;
        else 
            grp_fu_570_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_574_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_574_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_574_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce;
        else 
            grp_fu_574_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_574_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_574_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_574_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0;
        else 
            grp_fu_574_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_574_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_574_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_574_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1;
        else 
            grp_fu_574_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_578_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_578_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_578_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce;
        else 
            grp_fu_578_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_578_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_578_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_578_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0;
        else 
            grp_fu_578_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_578_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_578_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_578_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1;
        else 
            grp_fu_578_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_582_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_582_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_582_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce;
        else 
            grp_fu_582_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_582_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_582_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_582_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0;
        else 
            grp_fu_582_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_582_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_582_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_582_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1;
        else 
            grp_fu_582_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_586_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_586_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_586_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce;
        else 
            grp_fu_586_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_586_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_586_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_586_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0;
        else 
            grp_fu_586_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_586_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_586_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_586_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1;
        else 
            grp_fu_586_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_590_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_590_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_590_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce;
        else 
            grp_fu_590_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_590_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_590_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_590_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0;
        else 
            grp_fu_590_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_590_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_590_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_590_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1;
        else 
            grp_fu_590_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_594_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_594_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_594_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce;
        else 
            grp_fu_594_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_594_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_594_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_594_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0;
        else 
            grp_fu_594_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_594_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_594_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_594_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1;
        else 
            grp_fu_594_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_598_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_598_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_598_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce;
        else 
            grp_fu_598_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_598_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_598_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_598_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0;
        else 
            grp_fu_598_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_598_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_598_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_598_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1;
        else 
            grp_fu_598_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_602_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_602_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_602_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce;
        else 
            grp_fu_602_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_602_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_602_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_602_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0;
        else 
            grp_fu_602_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_602_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_602_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_602_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1;
        else 
            grp_fu_602_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_606_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_606_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_606_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce;
        else 
            grp_fu_606_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_606_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_606_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_606_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0;
        else 
            grp_fu_606_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_606_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_606_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_606_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1;
        else 
            grp_fu_606_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_610_ce_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce, grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_610_ce <= grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_610_ce <= grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce;
        else 
            grp_fu_610_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_610_p0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0, grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_610_p0 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_610_p0 <= grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0;
        else 
            grp_fu_610_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_610_p1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1, grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state19, ap_CS_fsm_state25, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_610_p1 <= grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_610_p1 <= grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1;
        else 
            grp_fu_610_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln39_fu_426_p2 <= "1" when (zero_grad = ap_const_lv2_0) else "0";
    output_0 <= grp_forward_layer_4_2_s_fu_200_output_0;
    output_0_ap_vld <= grp_forward_layer_4_2_s_fu_200_output_0_ap_vld;
    output_1 <= grp_forward_layer_4_2_s_fu_200_output_1;
    output_1_ap_vld <= grp_forward_layer_4_2_s_fu_200_output_1_ap_vld;

    p_ZL1P_0_0_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0;
        else 
            p_ZL1P_0_0_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_0_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1;
        else 
            p_ZL1P_0_0_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0;
        else 
            p_ZL1P_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_0_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1;
        else 
            p_ZL1P_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_0_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1;
        else 
            p_ZL1P_0_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0;
        else 
            p_ZL1P_0_0_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_1_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1;
        else 
            p_ZL1P_0_0_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0;
        else 
            p_ZL1P_0_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_1_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1;
        else 
            p_ZL1P_0_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_1_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1;
        else 
            p_ZL1P_0_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0;
        else 
            p_ZL1P_0_0_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_2_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1;
        else 
            p_ZL1P_0_0_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0;
        else 
            p_ZL1P_0_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_2_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1;
        else 
            p_ZL1P_0_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_2_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1;
        else 
            p_ZL1P_0_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0;
        else 
            p_ZL1P_0_0_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_3_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1;
        else 
            p_ZL1P_0_0_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_0_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_0_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0;
        else 
            p_ZL1P_0_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_3_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_0_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1;
        else 
            p_ZL1P_0_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_0_3_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZL1P_0_0_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1;
        else 
            p_ZL1P_0_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0;
        else 
            p_ZL1P_0_1_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_0_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1;
        else 
            p_ZL1P_0_1_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0;
        else 
            p_ZL1P_0_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_0_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1;
        else 
            p_ZL1P_0_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_0_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1;
        else 
            p_ZL1P_0_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0;
        else 
            p_ZL1P_0_1_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_1_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1;
        else 
            p_ZL1P_0_1_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0;
        else 
            p_ZL1P_0_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_1_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1;
        else 
            p_ZL1P_0_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_1_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1;
        else 
            p_ZL1P_0_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0;
        else 
            p_ZL1P_0_1_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_2_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1;
        else 
            p_ZL1P_0_1_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0;
        else 
            p_ZL1P_0_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_2_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1;
        else 
            p_ZL1P_0_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_2_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1;
        else 
            p_ZL1P_0_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0;
        else 
            p_ZL1P_0_1_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_3_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1;
        else 
            p_ZL1P_0_1_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_1_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_1_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0;
        else 
            p_ZL1P_0_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_3_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_1_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1;
        else 
            p_ZL1P_0_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_1_3_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1, ap_CS_fsm_state23, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_1_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1;
        else 
            p_ZL1P_0_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0;
        else 
            p_ZL1P_0_2_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_0_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1;
        else 
            p_ZL1P_0_2_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0;
        else 
            p_ZL1P_0_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_0_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1;
        else 
            p_ZL1P_0_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_0_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1;
        else 
            p_ZL1P_0_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0;
        else 
            p_ZL1P_0_2_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_1_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1;
        else 
            p_ZL1P_0_2_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0;
        else 
            p_ZL1P_0_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_1_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1;
        else 
            p_ZL1P_0_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_1_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1;
        else 
            p_ZL1P_0_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0;
        else 
            p_ZL1P_0_2_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_2_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1;
        else 
            p_ZL1P_0_2_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0;
        else 
            p_ZL1P_0_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_2_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1;
        else 
            p_ZL1P_0_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_2_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1;
        else 
            p_ZL1P_0_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0;
        else 
            p_ZL1P_0_2_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_3_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1;
        else 
            p_ZL1P_0_2_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_2_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_2_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0;
        else 
            p_ZL1P_0_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_3_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_2_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1;
        else 
            p_ZL1P_0_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_2_3_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1, ap_CS_fsm_state23, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_2_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1;
        else 
            p_ZL1P_0_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0;
        else 
            p_ZL1P_0_3_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_0_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1;
        else 
            p_ZL1P_0_3_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0;
        else 
            p_ZL1P_0_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_0_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1;
        else 
            p_ZL1P_0_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_0_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1;
        else 
            p_ZL1P_0_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0;
        else 
            p_ZL1P_0_3_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_1_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1;
        else 
            p_ZL1P_0_3_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0;
        else 
            p_ZL1P_0_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_1_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1;
        else 
            p_ZL1P_0_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_1_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1;
        else 
            p_ZL1P_0_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0;
        else 
            p_ZL1P_0_3_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_2_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1;
        else 
            p_ZL1P_0_3_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0;
        else 
            p_ZL1P_0_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_2_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1;
        else 
            p_ZL1P_0_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_2_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1;
        else 
            p_ZL1P_0_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0;
        else 
            p_ZL1P_0_3_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_3_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1;
        else 
            p_ZL1P_0_3_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_0_3_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_0_3_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0;
        else 
            p_ZL1P_0_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_3_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_0_3_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1;
        else 
            p_ZL1P_0_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_0_3_3_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1, ap_CS_fsm_state23, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            p_ZL1P_0_3_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1;
        else 
            p_ZL1P_0_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0;
        else 
            p_ZL1P_1_0_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_0_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1;
        else 
            p_ZL1P_1_0_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0;
        else 
            p_ZL1P_1_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_0_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1;
        else 
            p_ZL1P_1_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_0_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1;
        else 
            p_ZL1P_1_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0;
        else 
            p_ZL1P_1_0_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_1_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1;
        else 
            p_ZL1P_1_0_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0;
        else 
            p_ZL1P_1_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_1_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1;
        else 
            p_ZL1P_1_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_1_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1;
        else 
            p_ZL1P_1_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0;
        else 
            p_ZL1P_1_0_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_2_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1;
        else 
            p_ZL1P_1_0_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0;
        else 
            p_ZL1P_1_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_2_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1;
        else 
            p_ZL1P_1_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_2_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1;
        else 
            p_ZL1P_1_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0;
        else 
            p_ZL1P_1_0_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_3_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1;
        else 
            p_ZL1P_1_0_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_0_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            p_ZL1P_1_0_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0;
        else 
            p_ZL1P_1_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_3_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_0_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1;
        else 
            p_ZL1P_1_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_0_3_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1, ap_CS_fsm_state24, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_0_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1;
        else 
            p_ZL1P_1_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0;
        else 
            p_ZL1P_1_1_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_0_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1;
        else 
            p_ZL1P_1_1_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0;
        else 
            p_ZL1P_1_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_0_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1;
        else 
            p_ZL1P_1_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_0_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1;
        else 
            p_ZL1P_1_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0;
        else 
            p_ZL1P_1_1_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_1_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1;
        else 
            p_ZL1P_1_1_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0;
        else 
            p_ZL1P_1_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_1_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1;
        else 
            p_ZL1P_1_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_1_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1;
        else 
            p_ZL1P_1_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0;
        else 
            p_ZL1P_1_1_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_2_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1;
        else 
            p_ZL1P_1_1_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0;
        else 
            p_ZL1P_1_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_2_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1;
        else 
            p_ZL1P_1_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_2_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1;
        else 
            p_ZL1P_1_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0;
        else 
            p_ZL1P_1_1_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_3_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1;
        else 
            p_ZL1P_1_1_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_1_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0;
        else 
            p_ZL1P_1_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_3_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_1_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1;
        else 
            p_ZL1P_1_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_1_3_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_1_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1;
        else 
            p_ZL1P_1_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0;
        else 
            p_ZL1P_1_2_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_0_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1;
        else 
            p_ZL1P_1_2_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0;
        else 
            p_ZL1P_1_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_0_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1;
        else 
            p_ZL1P_1_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_0_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1;
        else 
            p_ZL1P_1_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0;
        else 
            p_ZL1P_1_2_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_1_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1;
        else 
            p_ZL1P_1_2_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0;
        else 
            p_ZL1P_1_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_1_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1;
        else 
            p_ZL1P_1_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_1_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1;
        else 
            p_ZL1P_1_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0;
        else 
            p_ZL1P_1_2_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_2_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1;
        else 
            p_ZL1P_1_2_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0;
        else 
            p_ZL1P_1_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_2_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1;
        else 
            p_ZL1P_1_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_2_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1;
        else 
            p_ZL1P_1_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0;
        else 
            p_ZL1P_1_2_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_3_address1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1;
        else 
            p_ZL1P_1_2_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_2_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0;
        else 
            p_ZL1P_1_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_3_ce1_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_2_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1;
        else 
            p_ZL1P_1_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_2_3_we1_assign_proc : process(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_2_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1;
        else 
            p_ZL1P_1_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_0_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_0_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_0_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0;
        else 
            p_ZL1P_1_3_0_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_0_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_0_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_0_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1;
        else 
            p_ZL1P_1_3_0_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_0_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_0_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_0_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0;
        else 
            p_ZL1P_1_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_0_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_0_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_0_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1;
        else 
            p_ZL1P_1_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_0_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_0_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1;
        else 
            p_ZL1P_1_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_1_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_1_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_1_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0;
        else 
            p_ZL1P_1_3_1_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_1_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_1_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_1_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1;
        else 
            p_ZL1P_1_3_1_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_1_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_1_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_1_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0;
        else 
            p_ZL1P_1_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_1_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_1_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_1_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1;
        else 
            p_ZL1P_1_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_1_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_1_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1;
        else 
            p_ZL1P_1_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_2_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_2_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_2_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0;
        else 
            p_ZL1P_1_3_2_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_2_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_2_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_2_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1;
        else 
            p_ZL1P_1_3_2_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_2_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_2_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_2_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0;
        else 
            p_ZL1P_1_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_2_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_2_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_2_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1;
        else 
            p_ZL1P_1_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_2_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_2_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1;
        else 
            p_ZL1P_1_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_3_address0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_3_address0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_3_address0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0;
        else 
            p_ZL1P_1_3_3_address0 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_3_address1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_3_address1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_3_address1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1;
        else 
            p_ZL1P_1_3_3_address1 <= "X";
        end if; 
    end process;


    p_ZL1P_1_3_3_ce0_assign_proc : process(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            p_ZL1P_1_3_3_ce0 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_3_ce0 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0;
        else 
            p_ZL1P_1_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_3_ce1_assign_proc : process(icmp_ln39_reg_462, grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_3_ce1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL1P_1_3_3_ce1 <= grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1;
        else 
            p_ZL1P_1_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL1P_1_3_3_we1_assign_proc : process(icmp_ln39_reg_462, grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state23, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((icmp_ln39_reg_462 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27)))) then 
            p_ZL1P_1_3_3_we1 <= grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1;
        else 
            p_ZL1P_1_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
