{C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave/Shameem_03132022_DFlipFlopMasterSlave.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave/Shameem_03132022_DFlipFlopMasterSlave.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03132022_D_FlipFlop_Master_Slave_VHDL
-- Compiling architecture bdf_type of Shameem_03132022_D_FlipFlop_Master_Slave_VHDL

} {} {}}
