Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/nick/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot quadro_addrbus_ram_dist_tb_behav xil_defaultlib.quadro_addrbus_ram_dist_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 4 for port 'addr' [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/quadro_addrbus_ram_dist/quadro_addrbus_ram_dist.srcs/sources_1/new/quadro_addrbus_ram_dist.v:24]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 4 for port 'addr' [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/quadro_addrbus_ram_dist/quadro_addrbus_ram_dist.srcs/sources_1/new/quadro_addrbus_ram_dist.v:25]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 4 for port 'addr' [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/quadro_addrbus_ram_dist/quadro_addrbus_ram_dist.srcs/sources_1/new/quadro_addrbus_ram_dist.v:26]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 4 for port 'addr' [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/quadro_addrbus_ram_dist/quadro_addrbus_ram_dist.srcs/sources_1/new/quadro_addrbus_ram_dist.v:27]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
