// Seed: 545088678
module module_0;
  id_1(
      .id_0(1'd0), .id_1(-1), .id_2({-1, -1}), .id_3(1 * id_2), .id_4()
  );
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    output tri  id_2
);
  assign id_0 = 1;
  assign id_2 = (id_1);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
