C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv {1 {vlog -work work_igor -sv -stats=none C:/Users/igorg/Desktop/fpga-channel-strip/filters/verilog-implementation/lowpass.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lowpass

Top level modules:
	lowpass

} {} {}}
