$date
	Sun Feb  8 12:17:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module my_first_testbench $end
$var wire 9 ! sum [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module ADDER1 $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 9 & sum [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 &
b1 "
b1 $
#2
b1011 !
b1011 &
b1010 #
b1010 %
#3
b1100011 #
b1100011 %
b1100110 !
b1100110 &
b11 "
b11 $
#4
b1000010 #
b1000010 %
b10100111 !
b10100111 &
b1100101 "
b1100101 $
#5
b11111111 #
b11111111 %
b111111110 !
b111111110 &
b11111111 "
b11111111 $
