--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml openmips_min_sopc.twx openmips_min_sopc.ncd -o
openmips_min_sopc.twr openmips_min_sopc.pcf -ucf openmips_min_sopc.ucf

Design file:              openmips_min_sopc.ncd
Physical constraint file: openmips_min_sopc.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
ram2datainout<0> |    6.075(R)|    0.179(R)|clk_IBUF          |   0.000|
ram2datainout<1> |    6.112(R)|   -0.287(R)|clk_IBUF          |   0.000|
ram2datainout<2> |    5.785(R)|    0.269(R)|clk_IBUF          |   0.000|
ram2datainout<3> |    5.684(R)|    0.262(R)|clk_IBUF          |   0.000|
ram2datainout<4> |    7.483(R)|    0.493(R)|clk_IBUF          |   0.000|
ram2datainout<5> |    7.618(R)|    0.060(R)|clk_IBUF          |   0.000|
ram2datainout<6> |    8.668(R)|   -0.861(R)|clk_IBUF          |   0.000|
ram2datainout<7> |    7.856(R)|    0.122(R)|clk_IBUF          |   0.000|
ram2datainout<8> |    7.755(R)|    0.257(R)|clk_IBUF          |   0.000|
ram2datainout<9> |    8.014(R)|    0.494(R)|clk_IBUF          |   0.000|
ram2datainout<10>|    7.969(R)|    0.095(R)|clk_IBUF          |   0.000|
ram2datainout<11>|    7.945(R)|    0.159(R)|clk_IBUF          |   0.000|
ram2datainout<12>|    7.615(R)|    0.495(R)|clk_IBUF          |   0.000|
ram2datainout<13>|    7.493(R)|    0.168(R)|clk_IBUF          |   0.000|
ram2datainout<14>|    6.943(R)|    0.395(R)|clk_IBUF          |   0.000|
ram2datainout<15>|    6.356(R)|    0.517(R)|clk_IBUF          |   0.000|
rst              |   12.139(R)|    0.533(R)|clk_IBUF          |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
ram2_CE          |   12.134(R)|clk_IBUF          |   0.000|
ram2_OE_L        |   13.700(R)|clk_IBUF          |   0.000|
ram2_WE_L        |   15.179(R)|clk_IBUF          |   0.000|
ram2addr<0>      |   13.066(R)|clk_IBUF          |   0.000|
ram2addr<1>      |   12.138(R)|clk_IBUF          |   0.000|
ram2addr<2>      |   13.591(R)|clk_IBUF          |   0.000|
ram2addr<3>      |   12.408(R)|clk_IBUF          |   0.000|
ram2addr<4>      |   12.931(R)|clk_IBUF          |   0.000|
ram2addr<5>      |   13.335(R)|clk_IBUF          |   0.000|
ram2addr<6>      |   12.603(R)|clk_IBUF          |   0.000|
ram2addr<7>      |   12.532(R)|clk_IBUF          |   0.000|
ram2addr<8>      |   12.978(R)|clk_IBUF          |   0.000|
ram2addr<9>      |   12.983(R)|clk_IBUF          |   0.000|
ram2addr<10>     |   12.908(R)|clk_IBUF          |   0.000|
ram2addr<11>     |   13.294(R)|clk_IBUF          |   0.000|
ram2addr<12>     |   13.301(R)|clk_IBUF          |   0.000|
ram2addr<13>     |   11.987(R)|clk_IBUF          |   0.000|
ram2addr<14>     |   12.016(R)|clk_IBUF          |   0.000|
ram2addr<15>     |   13.690(R)|clk_IBUF          |   0.000|
ram2datainout<0> |   12.661(R)|clk_IBUF          |   0.000|
ram2datainout<1> |   12.673(R)|clk_IBUF          |   0.000|
ram2datainout<2> |   12.634(R)|clk_IBUF          |   0.000|
ram2datainout<3> |   13.284(R)|clk_IBUF          |   0.000|
ram2datainout<4> |   13.042(R)|clk_IBUF          |   0.000|
ram2datainout<5> |   12.802(R)|clk_IBUF          |   0.000|
ram2datainout<6> |   13.245(R)|clk_IBUF          |   0.000|
ram2datainout<7> |   12.438(R)|clk_IBUF          |   0.000|
ram2datainout<8> |   13.292(R)|clk_IBUF          |   0.000|
ram2datainout<9> |   13.909(R)|clk_IBUF          |   0.000|
ram2datainout<10>|   14.476(R)|clk_IBUF          |   0.000|
ram2datainout<11>|   12.509(R)|clk_IBUF          |   0.000|
ram2datainout<12>|   13.343(R)|clk_IBUF          |   0.000|
ram2datainout<13>|   14.440(R)|clk_IBUF          |   0.000|
ram2datainout<14>|   12.912(R)|clk_IBUF          |   0.000|
ram2datainout<15>|   13.875(R)|clk_IBUF          |   0.000|
register1<0>     |   10.539(R)|clk_IBUF          |   0.000|
register1<1>     |    8.905(R)|clk_IBUF          |   0.000|
register1<2>     |    9.058(R)|clk_IBUF          |   0.000|
register1<3>     |    9.886(R)|clk_IBUF          |   0.000|
register1<4>     |    9.526(R)|clk_IBUF          |   0.000|
register1<5>     |    8.957(R)|clk_IBUF          |   0.000|
register1<6>     |    9.139(R)|clk_IBUF          |   0.000|
register1<7>     |    8.896(R)|clk_IBUF          |   0.000|
register1<8>     |    9.261(R)|clk_IBUF          |   0.000|
register1<9>     |    9.256(R)|clk_IBUF          |   0.000|
register1<10>    |    9.683(R)|clk_IBUF          |   0.000|
register1<11>    |   10.999(R)|clk_IBUF          |   0.000|
register1<12>    |   10.434(R)|clk_IBUF          |   0.000|
register1<13>    |   11.798(R)|clk_IBUF          |   0.000|
register1<14>    |   10.646(R)|clk_IBUF          |   0.000|
register1<15>    |    9.666(R)|clk_IBUF          |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.229|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
clk            |ram2_WE_L        |    8.050|
rst            |ram2_CE          |    9.863|
rst            |ram2_OE_L        |   10.496|
rst            |ram2_WE_L        |    8.500|
rst            |ram2addr<0>      |   10.913|
rst            |ram2addr<1>      |    9.905|
rst            |ram2addr<2>      |   12.412|
rst            |ram2addr<3>      |   10.890|
rst            |ram2addr<4>      |   11.497|
rst            |ram2addr<5>      |   12.307|
rst            |ram2addr<6>      |   10.856|
rst            |ram2addr<7>      |   11.191|
rst            |ram2addr<8>      |   10.915|
rst            |ram2addr<9>      |   11.007|
rst            |ram2addr<10>     |   10.666|
rst            |ram2addr<11>     |    9.991|
rst            |ram2addr<12>     |   11.188|
rst            |ram2addr<13>     |   10.003|
rst            |ram2addr<14>     |    9.847|
rst            |ram2addr<15>     |   11.512|
rst            |ram2datainout<0> |   10.315|
rst            |ram2datainout<1> |   11.285|
rst            |ram2datainout<2> |   11.080|
rst            |ram2datainout<3> |   10.247|
rst            |ram2datainout<4> |   10.320|
rst            |ram2datainout<5> |   10.020|
rst            |ram2datainout<6> |   10.295|
rst            |ram2datainout<7> |   10.575|
rst            |ram2datainout<8> |   11.441|
rst            |ram2datainout<9> |   12.058|
rst            |ram2datainout<10>|    9.939|
rst            |ram2datainout<11>|   10.298|
rst            |ram2datainout<12>|   11.492|
rst            |ram2datainout<13>|   12.589|
rst            |ram2datainout<14>|   10.221|
rst            |ram2datainout<15>|   12.024|
---------------+-----------------+---------+


Analysis completed Wed Dec 05 16:41:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



