<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 37. ISCA 2010</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2010">37. ISCA 2010:
Saint-Malo, France</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2010">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2010">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2010">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2010">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>

 

<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Energy efficiency</h2>
 

<ul>
<li id="WatanabeDW10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Watanabe:Yasuko">Yasuko Watanabe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:John_D=">John D. Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>WiDGET: Wisconsin decoupled grid execution tiles.</b> 2-13<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815965"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WatanabeDW10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WatanabeDW10.xml">XML</a></small></small></li>
<li id="GibsonW10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gibson:Dan">Dan Gibson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Forwardflow: a scalable core for power-constrained CMPs.</b> 14-25<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815966"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GibsonW10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GibsonW10.xml">XML</a></small></small></li>
<li id="AziziMLPH10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Azizi:Omid">Omid Azizi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahesri:Aqeel">Aqeel Mahesri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.</b> 26-36<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815967"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AziziMLPH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AziziMLPH10.xml">XML</a></small></small></li>
<li id="HameedQWASLRKH10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hameed:Rehan">Rehan Hameed</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qadeer:Wajahat">Wajahat Qadeer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wachs:Megan">Megan Wachs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Azizi:Omid">Omid Azizi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solomatnikov:Alex">Alex Solomatnikov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Richardson:Stephen">Stephen Richardson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Understanding sources of inefficiency in general-purpose chips.</b> 37-47<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815968"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HameedQWASLRKH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HameedQWASLRKH10.xml">XML</a></small></small></li>
</ul>



<h2>Caches</h2>
 

<ul>
<li id="BarrCR10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barr:Thomas_W=">Thomas W. Barr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cox:Alan_L=">Alan L. Cox</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>:<br /><b>Translation caching: skip, don't walk (the page table).</b> 48-59<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815970"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BarrCR10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BarrCR10.xml">XML</a></small></small></li>
<li id="JaleelTSE10"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Theobald:Kevin_B=">Kevin B. Theobald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steely_Jr=:Simon_C=">Simon C. Steely Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>High performance cache replacement using re-reference interval prediction (RRIP).</b> 60-71<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815971"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JaleelTSE10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JaleelTSE10.xml">XML</a></small></small></li>
<li id="StuecheliKDHJ10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stuecheli:Jeffrey">Jeffrey Stuecheli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaseridis:Dimitris">Dimitris Kaseridis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Daly:David">David Daly</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hunter:Hillery_C=">Hillery C. Hunter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_K=">Lizy K. John</a>:<br /><b>The virtual write queue: coordinating DRAM and last-level cache policies.</b> 72-82<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815972"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/StuecheliKDHJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/StuecheliKDHJ10.xml">XML</a></small></small></li>
<li id="WilkersonACWSL10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Wei">Wei Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Somasekhar:Dinesh">Dinesh Somasekhar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shih=Lien">Shih-Lien Lu</a>:<br /><b>Reducing cache power with low-cost, multi-bit error-correcting codes.</b> 83-93<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815973"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WilkersonACWSL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WilkersonACWSL10.xml">XML</a></small></small></li>
</ul>



<h2>Emerging technologies and interconnect</h2>
 

<ul>
<li id="XueGCHWSJBLHWFWM10"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xue:Jing">Jing Xue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Alok">Alok Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ciftcioglu:Berkehan">Berkehan Ciftcioglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Jianyun">Jianyun Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Shang">Shang Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Savidis:Ioannis">Ioannis Savidis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jain:Manish">Manish Jain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Berman:Rebecca">Rebecca Berman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Peng">Peng Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Hui">Hui Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Friedman:Eby_G=">Eby G. Friedman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wicks:Gary">Gary Wicks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Duncan">Duncan Moore</a>:<br /><b>An intra-chip free-space optical interconnect.</b> 94-105<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815975"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/XueGCHWSJBLHWFWM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/XueGCHWSJBLHWFWM10.xml">XML</a></small></small></li>
<li id="DasMMD10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moscibroda:Thomas">Thomas Moscibroda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>A&#233;rgia: exploiting packet latency slack in on-chip networks.</b> 106-116<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815976"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DasMMD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DasMMD10.xml">XML</a></small></small></li>
<li id="KokaMSZHK10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Koka:Pranay">Pranay Koka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McCracken:Michael_O=">Michael O. McCracken</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schwetman:Herb">Herb Schwetman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Xuezhe">Xuezhe Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Ho:Ron">Ron Ho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamoorthy:Ashok_V=">Ashok V. Krishnamoorthy</a>:<br /><b>Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.</b> 117-128<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815977"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KokaMSZHK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KokaMSZHK10.xml">XML</a></small></small></li>
<li id="BeamerSKJBSA10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Beamer:Scott">Scott Beamer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Chen">Chen Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kwon:Yong=Jin">Yong-Jin Kwon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Joshi:Ajay">Ajay Joshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Batten:Christopher">Christopher Batten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stojanovic:Vladimir">Vladimir Stojanovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Re-architecting DRAM memory systems with monolithically integrated silicon photonics.</b> 129-140<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815978"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BeamerSKJBSA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BeamerSKJBSA10.xml">XML</a></small></small></li>
</ul>



<h2>Memory subsystems</h2>
 

<ul>
<li id="SchechterLSB10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schechter:Stuart_E=">Stuart E. Schechter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>:<br /><b>Use ECP, not ECC, for hard failures in resistive memories.</b> 141-152<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815980"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SchechterLSB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SchechterLSB10.xml">XML</a></small></small></li>
<li id="QureshiFLK10"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franceschini:Michele">Michele Franceschini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lastras=Monta=ntilde=o:Luis_Alfonso">Luis Alfonso Lastras-Monta&#241;o</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karidis:John_P=">John P. Karidis</a>:<br /><b>Morphable memory system: a robust architecture for exploiting multi-level phase change memories.</b> 153-162<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815981"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/QureshiFLK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/QureshiFLK10.xml">XML</a></small></small></li>
<li id="PritchettT10"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pritchett:Timothy">Timothy Pritchett</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>:<br /><b>SieveStore: a highly-selective, ensemble-level disk cache for cost-performance.</b> 163-174<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815982"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PritchettT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PritchettT10.xml">XML</a></small></small></li>
<li id="UdipiMCBDJ10"><a href="http://dblp.dagstuhl.de/pers/hc/u/Udipi:Aniruddha_N=">Aniruddha N. Udipi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chatterjee:Niladrish">Niladrish Chatterjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>Rethinking DRAM design and organization for energy-constrained multi-cores.</b> 175-186<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815983"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/UdipiMCBDJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/UdipiMCBDJ10.xml">XML</a></small></small></li>
</ul>



<h2>Productivity and debugging</h2>
 

<ul>
<li id="ChenHCW10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yunji">Yunji Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Weiwu">Weiwu Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tianshi">Tianshi Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Ruiyang">Ruiyang Wu</a>:<br /><b>LReplay: a pending period based deterministic replay scheme.</b> 187-197<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815985"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChenHCW10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChenHCW10.xml">XML</a></small></small></li>
<li id="VoskuilenAV10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Voskuilen:Gwendolyn">Gwendolyn Voskuilen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahmad:Faraz">Faraz Ahmad</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Timetraveler: exploiting acyclic races for optimizing memory race recording.</b> 198-209<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815986"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VoskuilenAV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VoskuilenAV10.xml">XML</a></small></small></li>
<li id="LuciaCSQB10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lucia:Brandon">Brandon Lucia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qadeer:Shaz">Shaz Qadeer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boehm:Hans=Juergen">Hans-Juergen Boehm</a>:<br /><b>Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races.</b> 210-221<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815987"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LuciaCSQB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LuciaCSQB10.xml">XML</a></small></small></li>
<li id="LuciaCS10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lucia:Brandon">Brandon Lucia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>:<br /><b>ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations.</b> 222-233<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815988"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LuciaCS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LuciaCS10.xml">XML</a></small></small></li>
</ul>



<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Acceleration architecture</h2>
 

<ul>
<li id="MengTS10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meng:Jiayuan">Jiayuan Meng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tarjan:David">David Tarjan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>:<br /><b>Dynamic warp subdivision for integrated branch and memory divergence tolerance.</b> 235-246<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815992"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MengTS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MengTS10.xml">XML</a></small></small></li>
<li id="ChakradharSJC10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chakradhar:Srimat_T=">Srimat T. Chakradhar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaradass:Murugan">Murugan Sankaradass</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jakkula:Venkata">Venkata Jakkula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cadambi:Srihari">Srihari Cadambi</a>:<br /><b>A dynamically configurable coprocessor for convolutional neural networks.</b> 247-257<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815993"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChakradharSJC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChakradharSJC10.xml">XML</a></small></small></li>
</ul>



<h2>Threading</h2>
 

<ul>
<li id="BlundellRM10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blundell:Colin">Colin Blundell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Raghavan:Arun">Arun Raghavan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>:<br /><b>RETCON: transactional repair without replay.</b> 258-269<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815995"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BlundellRM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BlundellRM10.xml">XML</a></small></small></li>
<li id="LeeWRC10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Janghaeng">Janghaeng Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Haicheng">Haicheng Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ravichandran:Madhumitha">Madhumitha Ravichandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Nathan">Nathan Clark</a>:<br /><b>Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications.</b> 270-279<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815996"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeWRC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeWRC10.xml">XML</a></small></small></li>
</ul>



<h2>Simulation technologies and real system evaluation</h2>
 

<ul>
<li id="HongK10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hong:Sunpyo">Sunpyo Hong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>:<br /><b>An integrated GPU power and performance model.</b> 280-289<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815998"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HongK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HongK10.xml">XML</a></small></small></li>
<li id="TanWCBAP10"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tan:Zhangxi">Zhangxi Tan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Waterman:Andrew">Andrew Waterman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cook:Henry">Henry Cook</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bird:Sarah">Sarah Bird</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patterson:David_A=">David A. Patterson</a>:<br /><b>A case for FAME: FPGA architecture model execution.</b> 290-301<br /><small><a href="http://doi.acm.org/10.1145/1815961.1815999"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TanWCBAP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TanWCBAP10.xml">XML</a></small></small></li>
<li id="BlakeDMF10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blake:Geoffrey">Geoffrey Blake</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>:<br /><b>Evolution of thread-level parallelism in desktop applications.</b> 302-313<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816000"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BlakeDMF10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BlakeDMF10.xml">XML</a></small></small></li>
</ul>



<h2>Cluster and data center</h2>
 

<ul>
<li id="ReddiLCV10"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reddi:Vijay_Janapa">Vijay Janapa Reddi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chilimbi:Trishul_M=">Trishul M. Chilimbi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vaid:Kushagra">Kushagra Vaid</a>:<br /><b>Web search using mobile cores: quantifying and mitigating the price of efficiency.</b> 314-325<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816002"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ReddiLCV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ReddiLCV10.xml">XML</a></small></small></li>
<li id="SoundararajanA10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Soundararajan:Vijayaraghavan">Vijayaraghavan Soundararajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Anderson:Jennifer_M=">Jennifer M. Anderson</a>:<br /><b>The impact of management operations on the virtualized datacenter.</b> 326-337<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816003"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SoundararajanA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SoundararajanA10.xml">XML</a></small></small></li>
<li id="AbtsMWKL10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abts:Dennis">Dennis Abts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marty:Michael_R=">Michael R. Marty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wells:Philip_M=">Philip M. Wells</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Klausler:Peter">Peter Klausler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Hong">Hong Liu</a>:<br /><b>Energy proportional datacenter networks.</b> 338-347<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AbtsMWKL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AbtsMWKL10.xml">XML</a></small></small></li>
</ul>



<h2>Keynote</h2>
 

<ul>
</ul>



<h2>QOB</h2>
 

<ul>
<li id="KellerSRL10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Keller:Eric">Eric Keller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Szefer:Jakub">Jakub Szefer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rexford:Jennifer">Jennifer Rexford</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Ruby_B=">Ruby B. Lee</a>:<br /><b>NoHype: virtualized cloud infrastructure without the virtualization.</b> 350-361<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816010"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KellerSRL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KellerSRL10.xml">XML</a></small></small></li>
<li id="EyermanE10"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eyerman:Stijn">Stijn Eyerman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>:<br /><b>Modeling critical sections in Amdahl's law and its implications for multicore design.</b> 362-370<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816011"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EyermanE10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EyermanE10.xml">XML</a></small></small></li>
<li id="GuoIS10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Guo:Xiaochen">Xiaochen Guo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ipek:Engin">Engin Ipek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Soyata:Tolga">Tolga Soyata</a>:<br /><b>Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing.</b> 371-382<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816012"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GuoIS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GuoIS10.xml">XML</a></small></small></li>
</ul>



<h2>Security</h2>
 

<ul>
<li id="SeongWL10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seong:Nak_Hee">Nak Hee Seong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woo:Dong_Hyuk">Dong Hyuk Woo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>:<br /><b>Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping.</b> 383-394<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816014"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SeongWL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SeongWL10.xml">XML</a></small></small></li>
<li id="HuangS10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Ruirui_C=">Ruirui C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>:<br /><b>IVEC: off-chip memory integrity protection for both security and reliability.</b> 395-406<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816015"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuangS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuangS10.xml">XML</a></small></small></li>
<li id="ShriramanD10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shriraman:Arrvindh">Arrvindh Shriraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>:<br /><b>Sentry: light-weight auxiliary memory access control.</b> 407-418<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816016"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShriramanD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShriramanD10.xml">XML</a></small></small></li>
</ul>



<h2>Multi-core</h2>
 

<ul>
<li id="HerreroGC10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Herrero:Enric">Enric Herrero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Canal:Ramon">Ramon Canal</a>:<br /><b>Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors.</b> 419-428<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816018"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HerreroGC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HerreroGC10.xml">XML</a></small></small></li>
<li id="KelmJTLP10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kelm:John_H=">John H. Kelm</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Daniel_R=">Daniel R. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tuohy:William">William Tuohy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>:<br /><b>Cohesion: a hybrid memory model for accelerators.</b> 429-440<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816019"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KelmJTLP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KelmJTLP10.xml">XML</a></small></small></li>
<li id="SulemanMJKP10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Suleman:M=_Aater">M. Aater Suleman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Joao:Jos=eacute=_A=">Jos&#233; A. Joao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khubaib:">Khubaib</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Data marshaling for multi-core architectures.</b> 441-450<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816020"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SulemanMJKP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SulemanMJKP10.xml">XML</a></small></small></li>
<li id="LeeKCDKNSSCHSD10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Victor_W=">Victor W. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Changkyu">Changkyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chhugani:Jatin">Jatin Chhugani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Deisher:Michael">Michael Deisher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Daehyun">Daehyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nguyen:Anthony_D=">Anthony D. Nguyen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Satish:Nadathur">Nadathur Satish</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smelyanskiy:Mikhail">Mikhail Smelyanskiy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chennupaty:Srinivas">Srinivas Chennupaty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hammarlund:Per">Per Hammarlund</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singhal:Ronak">Ronak Singhal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubey:Pradeep">Pradeep Dubey</a>:<br /><b>Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU.</b> 451-460<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816021"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeKCDKNSSCHSD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeKCDKNSSCHSD10.xml">XML</a></small></small></li>
</ul>



<h2>Reliability and fault-tolerance</h2>
 

<ul>
<li id="SridharanK10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sridharan:Vilas">Vilas Sridharan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>:<br /><b>Using hardware vulnerability factors to enhance AVF analysis.</b> 461-472<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816023"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SridharanK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SridharanK10.xml">XML</a></small></small></li>
<li id="AnsariFGM10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Shuguang">Shuguang Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Necromancer: enhancing system throughput by animating dead cores.</b> 473-484<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816024"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AnsariFGM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AnsariFGM10.xml">XML</a></small></small></li>
<li id="YanLHL10"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yan:Guihai">Guihai Yan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liang:Xiaoyao">Xiaoyao Liang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Han:Yinhe">Yinhe Han</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0001:Xiaowei">Xiaowei Li</a>:<br /><b>Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors.</b> 485-496<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816025"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YanLHL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YanLHL10.xml">XML</a></small></small></li>
<li id="KruijfNS10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kruijf:Marc_de">Marc de Kruijf</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nomura:Shuou">Shuou Nomura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>:<br /><b>Relax: an architectural framework for software recovery of hardware faults.</b> 497-508<br /><small><a href="http://doi.acm.org/10.1145/1815961.1816026"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KruijfNS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KruijfNS10.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
