{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367879597356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367879597357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:33:17 2013 " "Processing started: Mon May 06 15:33:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367879597357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367879597357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSCPU -c MIPSCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSCPU -c MIPSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367879597357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367879598137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionstall.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionstall.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetectionStall " "Found entity 1: hazardDetectionStall" {  } { { "hazardDetectionStall.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/hazardDetectionStall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionnostall.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionnostall.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetectionNoStall " "Found entity 1: hazardDetectionNoStall" {  } { { "hazardDetectionNoStall.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/hazardDetectionNoStall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/serial_buf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/async_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/data_memory.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/alu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598314 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1367879598318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Found entity 1: signextender" {  } { { "signextender.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/signextender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifidpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ifidpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDPipe " "Found entity 1: IFIDPipe" {  } { { "IFIDPipe.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/IFIDPipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file idexpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXPipe " "Found entity 1: IDEXPipe" {  } { { "IDEXPipe.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/IDEXPipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmempipe.v 1 1 " "Found 1 design units, including 1 entities, in source file exmempipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMPipe " "Found entity 1: EXMEMPipe" {  } { { "EXMEMPipe.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/EXMEMPipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file memwbpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBPipe " "Found entity 1: MEMWBPipe" {  } { { "MEMWBPipe.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/MEMWBPipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file instructioncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructioncounter " "Found entity 1: instructioncounter" {  } { { "instructioncounter.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/instructioncounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchPredictor " "Found entity 1: branchPredictor" {  } { { "branchPredictor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/branchPredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/halfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothsencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file boothsencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothsEncoder " "Found entity 1: boothsEncoder" {  } { { "boothsEncoder.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/boothsEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothsencoder32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file boothsencoder32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothsEncoder32bit " "Found entity 1: boothsEncoder32bit" {  } { { "boothsEncoder32bit.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/boothsEncoder32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrysaveadderlevel4.v 1 1 " "Found 1 design units, including 1 entities, in source file carrysaveadderlevel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarrySaveAdderLevel4 " "Found entity 1: CarrySaveAdderLevel4" {  } { { "CarrySaveAdderLevel4.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/CarrySaveAdderLevel4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrysaveadderlevel32.v 1 1 " "Found 1 design units, including 1 entities, in source file carrysaveadderlevel32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CarrySaveAdderLevel32 " "Found entity 1: CarrySaveAdderLevel32" {  } { { "CarrySaveAdderLevel32.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/CarrySaveAdderLevel32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879598478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879598478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367879599735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter programcounter:pc " "Elaborating entity \"programcounter\" for hierarchy \"programcounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879599855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "processor.v" "adder" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879599932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:myInstructionROM " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:myInstructionROM\"" {  } { { "processor.v" "myInstructionROM" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879599965 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 1023 inst_rom.v(35) " "Verilog HDL warning at inst_rom.v(35): number of words (40) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367879599978 "|processor|inst_rom:myInstructionROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(26) " "Net \"rom.data_a\" at inst_rom.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367879600024 "|processor|inst_rom:myInstructionROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(26) " "Net \"rom.waddr_a\" at inst_rom.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367879600024 "|processor|inst_rom:myInstructionROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(26) " "Net \"rom.we_a\" at inst_rom.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367879600025 "|processor|inst_rom:myInstructionROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchPredictor branchPredictor:branchPredictor " "Elaborating entity \"branchPredictor\" for hierarchy \"branchPredictor:branchPredictor\"" {  } { { "processor.v" "branchPredictor" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 branchPredictor.v(47) " "Verilog HDL assignment warning at branchPredictor.v(47): truncated value with size 32 to match size of target (2)" {  } { { "branchPredictor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/branchPredictor.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367879600149 "|processor|branchPredictor:branchPredictor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 branchPredictor.v(53) " "Verilog HDL assignment warning at branchPredictor.v(53): truncated value with size 32 to match size of target (2)" {  } { { "branchPredictor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/branchPredictor.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367879600150 "|processor|branchPredictor:branchPredictor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i branchPredictor.v(34) " "Verilog HDL Always Construct warning at branchPredictor.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "branchPredictor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/branchPredictor.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1367879600150 "|processor|branchPredictor:branchPredictor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux4 " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux4\"" {  } { { "processor.v" "mux4" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDPipe IFIDPipe:IFIDPipe " "Elaborating entity \"IFIDPipe\" for hierarchy \"IFIDPipe:IFIDPipe\"" {  } { { "processor.v" "IFIDPipe" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:controlunit " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:controlunit\"" {  } { { "processor.v" "controlunit" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600236 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlunit.v(45) " "Verilog HDL Case Statement warning at controlunit.v(45): incomplete case statement has no default case item" {  } { { "controlunit.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/controlunit.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1367879600238 "|processor|controlunit:controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "processor.v" "regfile" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender signextender:signextender " "Elaborating entity \"signextender\" for hierarchy \"signextender:signextender\"" {  } { { "processor.v" "signextender" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetectionNoStall hazardDetectionNoStall:hdns " "Elaborating entity \"hazardDetectionNoStall\" for hierarchy \"hazardDetectionNoStall:hdns\"" {  } { { "processor.v" "hdns" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetectionStall hazardDetectionStall:hds " "Elaborating entity \"hazardDetectionStall\" for hierarchy \"hazardDetectionStall:hds\"" {  } { { "processor.v" "hds" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXPipe IDEXPipe:IDEXPipe " "Elaborating entity \"IDEXPipe\" for hierarchy \"IDEXPipe:IDEXPipe\"" {  } { { "processor.v" "IDEXPipe" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMPipe EXMEMPipe:EXMEMPipe " "Elaborating entity \"EXMEMPipe\" for hierarchy \"EXMEMPipe:EXMEMPipe\"" {  } { { "processor.v" "EXMEMPipe" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "processor.v" "dmem" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:dmem\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:dmem\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/data_memory.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879600583 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(64) " "Verilog HDL warning at async_memory.v(64): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/async_memory.v" 64 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367879602636 "|processor|data_memory:dmem|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(65) " "Verilog HDL warning at async_memory.v(65): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/async_memory.v" 65 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367879602636 "|processor|data_memory:dmem|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(66) " "Verilog HDL warning at async_memory.v(66): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/async_memory.v" 66 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367879602637 "|processor|data_memory:dmem|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(67) " "Verilog HDL warning at async_memory.v(67): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/async_memory.v" 67 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367879602637 "|processor|data_memory:dmem|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:dmem\|async_memory:heap_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:dmem\|async_memory:heap_seg\"" {  } { { "data_memory.v" "heap_seg" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/data_memory.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879602755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:dmem\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:dmem\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/data_memory.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879604952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:dmem\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:dmem\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/data_memory.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879607052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBPipe MEMWBPipe:MEMWBPipe " "Elaborating entity \"MEMWBPipe\" for hierarchy \"MEMWBPipe:MEMWBPipe\"" {  } { { "processor.v" "MEMWBPipe" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879607073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:clockcounter " "Elaborating entity \"counter\" for hierarchy \"counter:clockcounter\"" {  } { { "processor.v" "clockcounter" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879607107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructioncounter instructioncounter:instructioncounter2 " "Elaborating entity \"instructioncounter\" for hierarchy \"instructioncounter:instructioncounter2\"" {  } { { "processor.v" "instructioncounter2" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367879607145 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:regfile\|Register_rtl_0 " "Inferred RAM node \"regfile:regfile\|Register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879609961 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:regfile\|Register_rtl_1 " "Inferred RAM node \"regfile:regfile\|Register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879609987 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:data_seg\|mem3_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:data_seg\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610081 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:stack_seg\|mem3_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:stack_seg\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610106 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:heap_seg\|mem3_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:heap_seg\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610130 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:data_seg\|mem2_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:data_seg\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610182 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:stack_seg\|mem2_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:stack_seg\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:heap_seg\|mem2_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:heap_seg\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610236 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:data_seg\|mem1_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:data_seg\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610290 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:stack_seg\|mem1_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:stack_seg\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610316 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:heap_seg\|mem1_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:heap_seg\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610347 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:data_seg\|mem0_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:data_seg\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610389 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:stack_seg\|mem0_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:stack_seg\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610413 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:dmem\|async_memory:heap_seg\|mem0_rtl_0 " "Inferred RAM node \"data_memory:dmem\|async_memory:heap_seg\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367879610442 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inst_rom:myInstructionROM\|rom " "RAM logic \"inst_rom:myInstructionROM\|rom\" is uninferred due to asynchronous read logic" {  } { { "inst_rom.v" "rom" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1367879610447 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1367879610447 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram0_inst_rom_e4290291.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram0_inst_rom_e4290291.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1367879610536 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:regfile\|Register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regfile:regfile\|Register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:regfile\|Register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regfile:regfile\|Register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:data_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:data_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram3_async_memory_e82d2f52.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram3_async_memory_e82d2f52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:stack_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:stack_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:heap_seg\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:heap_seg\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:data_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:data_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram2_async_memory_e82d2f52.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram2_async_memory_e82d2f52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:stack_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:stack_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:heap_seg\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:heap_seg\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:data_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:data_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram1_async_memory_e82d2f52.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram1_async_memory_e82d2f52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:stack_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:stack_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:heap_seg\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:heap_seg\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:data_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:data_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram0_async_memory_e82d2f52.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram0_async_memory_e82d2f52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:stack_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:stack_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:dmem\|async_memory:heap_seg\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:dmem\|async_memory:heap_seg\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif " "Parameter INIT_FILE set to db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367879615007 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IDEXPipe:IDEXPipe\|mux3SelectIDEX_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IDEXPipe:IDEXPipe\|mux3SelectIDEX_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1367879615007 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1367879615007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:regfile\|altsyncram:Register_rtl_0 " "Elaborated megafunction instantiation \"regfile:regfile\|altsyncram:Register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879615710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:regfile\|altsyncram:Register_rtl_0 " "Instantiated megafunction \"regfile:regfile\|altsyncram:Register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879615710 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879615710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879615892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879615892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:regfile\|altsyncram:Register_rtl_1 " "Elaborated megafunction instantiation \"regfile:regfile\|altsyncram:Register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879616009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:regfile\|altsyncram:Register_rtl_1 " "Instantiated megafunction \"regfile:regfile\|altsyncram:Register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616010 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879616010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879616111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram3_async_memory_e82d2f52.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram3_async_memory_e82d2f52.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616112 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879616112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3m1 " "Found entity 1: altsyncram_v3m1" {  } { { "db/altsyncram_v3m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_v3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879616238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879616238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879616390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616391 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879616391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8m1 " "Found entity 1: altsyncram_b8m1" {  } { { "db/altsyncram_b8m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_b8m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879616476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879616476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879616632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616633 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879616633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17m1 " "Found entity 1: altsyncram_17m1" {  } { { "db/altsyncram_17m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_17m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879616752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879616752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879616892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram2_async_memory_e82d2f52.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram2_async_memory_e82d2f52.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879616892 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879616892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3m1 " "Found entity 1: altsyncram_u3m1" {  } { { "db/altsyncram_u3m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_u3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879616972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879616972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879617120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617122 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879617122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8m1 " "Found entity 1: altsyncram_a8m1" {  } { { "db/altsyncram_a8m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_a8m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879617274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879617274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879617442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617444 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879617444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07m1 " "Found entity 1: altsyncram_07m1" {  } { { "db/altsyncram_07m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_07m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879617559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879617559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879617749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram1_async_memory_e82d2f52.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram1_async_memory_e82d2f52.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879617750 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879617750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3m1 " "Found entity 1: altsyncram_t3m1" {  } { { "db/altsyncram_t3m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_t3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879617828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879618405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879618406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_98m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_98m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_98m1 " "Found entity 1: altsyncram_98m1" {  } { { "db/altsyncram_98m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_98m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879618542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879618542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879618662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618662 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879618662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6m1 " "Found entity 1: altsyncram_v6m1" {  } { { "db/altsyncram_v6m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_v6m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879618764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879618764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879618928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:data_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:data_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram0_async_memory_e82d2f52.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram0_async_memory_e82d2f52.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879618928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879618928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3m1 " "Found entity 1: altsyncram_s3m1" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_s3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879619006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879619006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879619160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:stack_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879619161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88m1 " "Found entity 1: altsyncram_88m1" {  } { { "db/altsyncram_88m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_88m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879619241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879619241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879619424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"data_memory:dmem\|async_memory:heap_seg\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879619424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6m1 " "Found entity 1: altsyncram_u6m1" {  } { { "db/altsyncram_u6m1.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_u6m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879619527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879619527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IDEXPipe:IDEXPipe\|altshift_taps:mux3SelectIDEX_rtl_0 " "Elaborated megafunction instantiation \"IDEXPipe:IDEXPipe\|altshift_taps:mux3SelectIDEX_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367879619858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IDEXPipe:IDEXPipe\|altshift_taps:mux3SelectIDEX_rtl_0 " "Instantiated megafunction \"IDEXPipe:IDEXPipe\|altshift_taps:mux3SelectIDEX_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367879619858 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367879619858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sfm " "Found entity 1: shift_taps_sfm" {  } { { "db/shift_taps_sfm.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/shift_taps_sfm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879620029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879620029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f461 " "Found entity 1: altsyncram_f461" {  } { { "db/altsyncram_f461.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_f461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879620164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879620164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879620338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879620338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879620573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879620573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879620787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879620787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74h " "Found entity 1: cntr_74h" {  } { { "db/cntr_74h.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/cntr_74h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367879620940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367879620940 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1367879622334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "programcounter.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/programcounter.v" 18 -1 0 } } { "db/shift_taps_sfm.tdf" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/shift_taps_sfm.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1367879622587 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1367879622587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[0\] GND " "Pin \"outputReg\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[1\] GND " "Pin \"outputReg\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[2\] GND " "Pin \"outputReg\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[3\] GND " "Pin \"outputReg\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[4\] GND " "Pin \"outputReg\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[5\] GND " "Pin \"outputReg\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[6\] GND " "Pin \"outputReg\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[7\] GND " "Pin \"outputReg\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[8\] GND " "Pin \"outputReg\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[9\] GND " "Pin \"outputReg\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[10\] GND " "Pin \"outputReg\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[11\] GND " "Pin \"outputReg\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[12\] GND " "Pin \"outputReg\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[13\] GND " "Pin \"outputReg\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[14\] GND " "Pin \"outputReg\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[15\] GND " "Pin \"outputReg\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[16\] GND " "Pin \"outputReg\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[17\] GND " "Pin \"outputReg\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[18\] GND " "Pin \"outputReg\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[19\] GND " "Pin \"outputReg\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[20\] GND " "Pin \"outputReg\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[21\] GND " "Pin \"outputReg\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[22\] GND " "Pin \"outputReg\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[23\] GND " "Pin \"outputReg\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[24\] GND " "Pin \"outputReg\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[25\] GND " "Pin \"outputReg\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[26\] GND " "Pin \"outputReg\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[27\] GND " "Pin \"outputReg\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[28\] GND " "Pin \"outputReg\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[29\] GND " "Pin \"outputReg\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[30\] GND " "Pin \"outputReg\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputReg\[31\] GND " "Pin \"outputReg\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|outputReg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[7\] GND " "Pin \"instructionROMOutMEMWBOut\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[8\] GND " "Pin \"instructionROMOutMEMWBOut\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[9\] GND " "Pin \"instructionROMOutMEMWBOut\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[10\] GND " "Pin \"instructionROMOutMEMWBOut\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[11\] GND " "Pin \"instructionROMOutMEMWBOut\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[12\] GND " "Pin \"instructionROMOutMEMWBOut\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[16\] GND " "Pin \"instructionROMOutMEMWBOut\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[18\] GND " "Pin \"instructionROMOutMEMWBOut\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[20\] GND " "Pin \"instructionROMOutMEMWBOut\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[21\] GND " "Pin \"instructionROMOutMEMWBOut\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[22\] GND " "Pin \"instructionROMOutMEMWBOut\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[24\] GND " "Pin \"instructionROMOutMEMWBOut\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[28\] GND " "Pin \"instructionROMOutMEMWBOut\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructionROMOutMEMWBOut\[30\] GND " "Pin \"instructionROMOutMEMWBOut\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367879626657 "|processor|instructionROMOutMEMWBOut[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367879626657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367879632420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367879632420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2665 " "Implemented 2665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367879632892 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367879632892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2257 " "Implemented 2257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1367879632892 ""} { "Info" "ICUT_CUT_TM_RAMS" "194 " "Implemented 194 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1367879632892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367879632892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367879632968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:33:52 2013 " "Processing ended: Mon May 06 15:33:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367879632968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367879632968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367879632968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367879632968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367879635025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367879635026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:33:54 2013 " "Processing started: Mon May 06 15:33:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367879635026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367879635026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPSCPU -c MIPSCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPSCPU -c MIPSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367879635026 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367879635546 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPSCPU EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MIPSCPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1367879635737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367879635812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367879635812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1367879637075 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1367879637098 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367879638148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367879638148 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367879638148 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1367879638148 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 7687 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367879638155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 7688 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367879638155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 7689 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367879638155 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1367879638155 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367879638175 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "214 214 " "No exact pin location assignment(s) for 214 pins of 214 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[0\] " "Pin serial_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 58 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[1\] " "Pin serial_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 59 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[2\] " "Pin serial_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 60 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[3\] " "Pin serial_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 61 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[4\] " "Pin serial_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 62 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[5\] " "Pin serial_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 63 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[6\] " "Pin serial_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 64 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_out\[7\] " "Pin serial_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_out[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 65 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_rden_out " "Pin serial_rden_out not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_rden_out } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 14 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_rden_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 262 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_wren_out " "Pin serial_wren_out not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_wren_out } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 15 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_wren_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 263 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[0\] " "Pin outputPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 66 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[1\] " "Pin outputPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 67 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[2\] " "Pin outputPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 68 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[3\] " "Pin outputPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 69 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[4\] " "Pin outputPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 70 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[5\] " "Pin outputPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 71 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[6\] " "Pin outputPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 72 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[7\] " "Pin outputPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 73 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[8\] " "Pin outputPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[8] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 74 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[9\] " "Pin outputPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[9] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 75 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[10\] " "Pin outputPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[10] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 76 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[11\] " "Pin outputPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[11] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 77 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[12\] " "Pin outputPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[12] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 78 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[13\] " "Pin outputPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[13] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 79 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[14\] " "Pin outputPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[14] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 80 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[15\] " "Pin outputPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[15] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[16\] " "Pin outputPC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[16] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 82 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[17\] " "Pin outputPC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[17] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 83 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[18\] " "Pin outputPC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[18] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 84 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[19\] " "Pin outputPC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[19] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 85 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[20\] " "Pin outputPC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[20] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 86 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[21\] " "Pin outputPC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[21] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 87 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[22\] " "Pin outputPC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[22] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 88 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[23\] " "Pin outputPC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[23] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 89 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[24\] " "Pin outputPC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[24] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 90 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[25\] " "Pin outputPC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[25] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 91 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[26\] " "Pin outputPC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[26] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 92 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[27\] " "Pin outputPC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[27] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 93 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[28\] " "Pin outputPC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[28] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 94 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[29\] " "Pin outputPC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[29] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 95 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[30\] " "Pin outputPC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[30] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 96 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputPC\[31\] " "Pin outputPC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputPC[31] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 17 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 97 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[0\] " "Pin outputwriteDataOrPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 98 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[1\] " "Pin outputwriteDataOrPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 99 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[2\] " "Pin outputwriteDataOrPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 100 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[3\] " "Pin outputwriteDataOrPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 101 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[4\] " "Pin outputwriteDataOrPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 102 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[5\] " "Pin outputwriteDataOrPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 103 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[6\] " "Pin outputwriteDataOrPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 104 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[7\] " "Pin outputwriteDataOrPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 105 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[8\] " "Pin outputwriteDataOrPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[8] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 106 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[9\] " "Pin outputwriteDataOrPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[9] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 107 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[10\] " "Pin outputwriteDataOrPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[10] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 108 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[11\] " "Pin outputwriteDataOrPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[11] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 109 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[12\] " "Pin outputwriteDataOrPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[12] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 110 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[13\] " "Pin outputwriteDataOrPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[13] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 111 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[14\] " "Pin outputwriteDataOrPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[14] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 112 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[15\] " "Pin outputwriteDataOrPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[15] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 113 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[16\] " "Pin outputwriteDataOrPC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[16] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 114 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[17\] " "Pin outputwriteDataOrPC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[17] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 115 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[18\] " "Pin outputwriteDataOrPC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[18] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[19\] " "Pin outputwriteDataOrPC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[19] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 117 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[20\] " "Pin outputwriteDataOrPC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[20] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[21\] " "Pin outputwriteDataOrPC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[21] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 119 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[22\] " "Pin outputwriteDataOrPC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[22] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 120 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[23\] " "Pin outputwriteDataOrPC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[23] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 121 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[24\] " "Pin outputwriteDataOrPC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[24] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 122 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[25\] " "Pin outputwriteDataOrPC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[25] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 123 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[26\] " "Pin outputwriteDataOrPC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[26] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 124 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[27\] " "Pin outputwriteDataOrPC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[27] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 125 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[28\] " "Pin outputwriteDataOrPC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[28] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 126 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[29\] " "Pin outputwriteDataOrPC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[29] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 127 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[30\] " "Pin outputwriteDataOrPC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[30] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 128 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputwriteDataOrPC\[31\] " "Pin outputwriteDataOrPC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputwriteDataOrPC[31] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 18 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputwriteDataOrPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 129 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[0\] " "Pin counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 130 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[1\] " "Pin counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 131 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[2\] " "Pin counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 132 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[3\] " "Pin counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 133 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[4\] " "Pin counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 134 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[5\] " "Pin counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 135 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[6\] " "Pin counter\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 136 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[7\] " "Pin counter\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 137 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[8\] " "Pin counter\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[8] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 138 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[9\] " "Pin counter\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[9] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 139 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[10\] " "Pin counter\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[10] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 140 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[11\] " "Pin counter\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[11] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 141 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[12\] " "Pin counter\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[12] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 142 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[13\] " "Pin counter\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[13] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 143 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[14\] " "Pin counter\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[14] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 144 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[15\] " "Pin counter\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[15] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 145 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[16\] " "Pin counter\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[16] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 146 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[17\] " "Pin counter\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[17] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 147 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[18\] " "Pin counter\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[18] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 148 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[19\] " "Pin counter\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[19] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 149 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[20\] " "Pin counter\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[20] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 150 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[21\] " "Pin counter\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[21] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 151 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[22\] " "Pin counter\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[22] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 152 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[23\] " "Pin counter\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[23] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 153 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[24\] " "Pin counter\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[24] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 154 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[25\] " "Pin counter\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[25] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 155 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[26\] " "Pin counter\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[26] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 156 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[27\] " "Pin counter\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[27] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 157 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[28\] " "Pin counter\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[28] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 158 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[29\] " "Pin counter\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[29] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 159 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[30\] " "Pin counter\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[30] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 160 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[31\] " "Pin counter\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { counter[31] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 19 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 161 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[0\] " "Pin instructioncounter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 162 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[1\] " "Pin instructioncounter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 163 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[2\] " "Pin instructioncounter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 164 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[3\] " "Pin instructioncounter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 165 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[4\] " "Pin instructioncounter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 166 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[5\] " "Pin instructioncounter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 167 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[6\] " "Pin instructioncounter\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 168 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[7\] " "Pin instructioncounter\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 169 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[8\] " "Pin instructioncounter\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[8] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 170 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[9\] " "Pin instructioncounter\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[9] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 171 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[10\] " "Pin instructioncounter\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[10] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 172 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[11\] " "Pin instructioncounter\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[11] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 173 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[12\] " "Pin instructioncounter\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[12] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 174 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[13\] " "Pin instructioncounter\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[13] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 175 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[14\] " "Pin instructioncounter\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[14] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 176 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[15\] " "Pin instructioncounter\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[15] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 177 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[16\] " "Pin instructioncounter\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[16] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 178 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[17\] " "Pin instructioncounter\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[17] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 179 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[18\] " "Pin instructioncounter\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[18] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 180 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[19\] " "Pin instructioncounter\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[19] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 181 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[20\] " "Pin instructioncounter\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[20] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 182 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[21\] " "Pin instructioncounter\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[21] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 183 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[22\] " "Pin instructioncounter\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[22] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 184 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[23\] " "Pin instructioncounter\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[23] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 185 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[24\] " "Pin instructioncounter\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[24] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 186 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[25\] " "Pin instructioncounter\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[25] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 187 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[26\] " "Pin instructioncounter\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[26] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 188 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[27\] " "Pin instructioncounter\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[27] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 189 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[28\] " "Pin instructioncounter\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[28] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 190 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[29\] " "Pin instructioncounter\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[29] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 191 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[30\] " "Pin instructioncounter\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[30] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 192 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructioncounter\[31\] " "Pin instructioncounter\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructioncounter[31] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructioncounter[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 193 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[0\] " "Pin outputReg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 194 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[1\] " "Pin outputReg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 195 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[2\] " "Pin outputReg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 196 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[3\] " "Pin outputReg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 197 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[4\] " "Pin outputReg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 198 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[5\] " "Pin outputReg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 199 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[6\] " "Pin outputReg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 200 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[7\] " "Pin outputReg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 201 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[8\] " "Pin outputReg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[8] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 202 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[9\] " "Pin outputReg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[9] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 203 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[10\] " "Pin outputReg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[10] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 204 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[11\] " "Pin outputReg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[11] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 205 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[12\] " "Pin outputReg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[12] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 206 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[13\] " "Pin outputReg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[13] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 207 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[14\] " "Pin outputReg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[14] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 208 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[15\] " "Pin outputReg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[15] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 209 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[16\] " "Pin outputReg\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[16] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 210 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[17\] " "Pin outputReg\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[17] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 211 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[18\] " "Pin outputReg\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[18] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 212 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[19\] " "Pin outputReg\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[19] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 213 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[20\] " "Pin outputReg\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[20] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 214 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[21\] " "Pin outputReg\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[21] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 215 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[22\] " "Pin outputReg\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[22] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 216 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[23\] " "Pin outputReg\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[23] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 217 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[24\] " "Pin outputReg\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[24] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 218 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[25\] " "Pin outputReg\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[25] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 219 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[26\] " "Pin outputReg\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[26] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 220 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[27\] " "Pin outputReg\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[27] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 221 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[28\] " "Pin outputReg\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[28] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 222 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[29\] " "Pin outputReg\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[29] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 223 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[30\] " "Pin outputReg\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[30] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 224 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputReg\[31\] " "Pin outputReg\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { outputReg[31] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputReg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 225 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[0\] " "Pin instructionROMOutMEMWBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 226 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[1\] " "Pin instructionROMOutMEMWBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 227 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[2\] " "Pin instructionROMOutMEMWBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 228 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[3\] " "Pin instructionROMOutMEMWBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 229 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[4\] " "Pin instructionROMOutMEMWBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 230 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[5\] " "Pin instructionROMOutMEMWBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 231 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[6\] " "Pin instructionROMOutMEMWBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 232 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[7\] " "Pin instructionROMOutMEMWBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 233 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[8\] " "Pin instructionROMOutMEMWBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[8] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 234 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[9\] " "Pin instructionROMOutMEMWBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[9] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 235 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[10\] " "Pin instructionROMOutMEMWBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[10] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 236 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[11\] " "Pin instructionROMOutMEMWBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[11] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 237 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[12\] " "Pin instructionROMOutMEMWBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[12] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 238 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[13\] " "Pin instructionROMOutMEMWBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[13] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 239 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[14\] " "Pin instructionROMOutMEMWBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[14] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 240 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[15\] " "Pin instructionROMOutMEMWBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[15] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 241 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[16\] " "Pin instructionROMOutMEMWBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[16] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 242 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[17\] " "Pin instructionROMOutMEMWBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[17] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 243 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[18\] " "Pin instructionROMOutMEMWBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[18] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 244 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[19\] " "Pin instructionROMOutMEMWBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[19] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 245 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[20\] " "Pin instructionROMOutMEMWBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[20] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 246 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[21\] " "Pin instructionROMOutMEMWBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[21] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 247 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[22\] " "Pin instructionROMOutMEMWBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[22] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 248 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[23\] " "Pin instructionROMOutMEMWBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[23] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 249 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[24\] " "Pin instructionROMOutMEMWBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[24] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 250 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[25\] " "Pin instructionROMOutMEMWBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[25] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 251 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[26\] " "Pin instructionROMOutMEMWBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[26] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 252 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[27\] " "Pin instructionROMOutMEMWBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[27] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 253 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[28\] " "Pin instructionROMOutMEMWBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[28] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 254 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[29\] " "Pin instructionROMOutMEMWBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[29] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 255 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[30\] " "Pin instructionROMOutMEMWBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[30] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 256 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionROMOutMEMWBOut\[31\] " "Pin instructionROMOutMEMWBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { instructionROMOutMEMWBOut[31] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionROMOutMEMWBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 257 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reset } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 6 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 259 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { clock } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 5 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 258 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[5\] " "Pin serial_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[5] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 55 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[6\] " "Pin serial_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[6] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 56 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[7\] " "Pin serial_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[7] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 57 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[4\] " "Pin serial_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[4] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 54 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[0\] " "Pin serial_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[0] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_valid_in " "Pin serial_valid_in not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_valid_in } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_valid_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 260 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_ready_in " "Pin serial_ready_in not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_ready_in } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_ready_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 261 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[1\] " "Pin serial_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[1] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[2\] " "Pin serial_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[2] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 52 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in\[3\] " "Pin serial_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { serial_in[3] } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 53 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367879638351 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1367879638351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPSCPU.sdc " "Synopsys Design Constraints File file not found: 'MIPSCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367879639139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1367879639140 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1367879639249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367879639632 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { clock } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 5 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 258 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367879639632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:dmem\|serial_buffer:ser\|write_en " "Destination node data_memory:dmem\|serial_buffer:ser\|write_en" {  } { { "serial_buf.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/serial_buf.v" 60 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_memory:dmem|serial_buffer:ser|write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 459 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[29\] " "Destination node inst_rom:myInstructionROM\|out\[29\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 951 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[28\] " "Destination node inst_rom:myInstructionROM\|out\[28\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 950 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[27\] " "Destination node inst_rom:myInstructionROM\|out\[27\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 949 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[26\] " "Destination node inst_rom:myInstructionROM\|out\[26\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 948 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[25\] " "Destination node inst_rom:myInstructionROM\|out\[25\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 947 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[24\] " "Destination node inst_rom:myInstructionROM\|out\[24\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 946 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[5\] " "Destination node inst_rom:myInstructionROM\|out\[5\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 940 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[22\] " "Destination node inst_rom:myInstructionROM\|out\[22\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 944 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst_rom:myInstructionROM\|out\[30\] " "Destination node inst_rom:myInstructionROM\|out\[30\]" {  } { { "inst_rom.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v" 38 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst_rom:myInstructionROM|out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 952 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367879639633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367879639633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367879639633 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reset } } } { "processor.v" "" { Text "C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v" 6 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 0 { 0 ""} 0 259 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367879639633 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1367879640432 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367879640463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367879640463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367879640474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367879640487 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1367879640495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1367879640795 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1367879640804 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1367879640804 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "212 unused 3.3V 10 202 0 " "Number of I/O pins in group: 212 (unused VREF, 3.3V VCCIO, 10 input, 202 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1367879640809 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1367879640809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367879640809 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367879640810 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367879640810 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1367879640810 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367879641057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1367879643538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367879645369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1367879645409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1367879658133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367879658133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1367879659320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/Raymond/Documents/GitHub/MIPSCPU/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1367879664315 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1367879664315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367879672780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1367879672784 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1367879672784 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367879672968 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "202 " "Found 202 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[0\] 0 " "Pin \"serial_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[1\] 0 " "Pin \"serial_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[2\] 0 " "Pin \"serial_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[3\] 0 " "Pin \"serial_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[4\] 0 " "Pin \"serial_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[5\] 0 " "Pin \"serial_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[6\] 0 " "Pin \"serial_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_out\[7\] 0 " "Pin \"serial_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_rden_out 0 " "Pin \"serial_rden_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_wren_out 0 " "Pin \"serial_wren_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[0\] 0 " "Pin \"outputPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[1\] 0 " "Pin \"outputPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[2\] 0 " "Pin \"outputPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[3\] 0 " "Pin \"outputPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[4\] 0 " "Pin \"outputPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[5\] 0 " "Pin \"outputPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[6\] 0 " "Pin \"outputPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[7\] 0 " "Pin \"outputPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[8\] 0 " "Pin \"outputPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[9\] 0 " "Pin \"outputPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[10\] 0 " "Pin \"outputPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[11\] 0 " "Pin \"outputPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[12\] 0 " "Pin \"outputPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[13\] 0 " "Pin \"outputPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[14\] 0 " "Pin \"outputPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[15\] 0 " "Pin \"outputPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[16\] 0 " "Pin \"outputPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[17\] 0 " "Pin \"outputPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[18\] 0 " "Pin \"outputPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[19\] 0 " "Pin \"outputPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[20\] 0 " "Pin \"outputPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[21\] 0 " "Pin \"outputPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[22\] 0 " "Pin \"outputPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[23\] 0 " "Pin \"outputPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[24\] 0 " "Pin \"outputPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[25\] 0 " "Pin \"outputPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[26\] 0 " "Pin \"outputPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[27\] 0 " "Pin \"outputPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[28\] 0 " "Pin \"outputPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[29\] 0 " "Pin \"outputPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[30\] 0 " "Pin \"outputPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputPC\[31\] 0 " "Pin \"outputPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[0\] 0 " "Pin \"outputwriteDataOrPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[1\] 0 " "Pin \"outputwriteDataOrPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[2\] 0 " "Pin \"outputwriteDataOrPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[3\] 0 " "Pin \"outputwriteDataOrPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[4\] 0 " "Pin \"outputwriteDataOrPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[5\] 0 " "Pin \"outputwriteDataOrPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[6\] 0 " "Pin \"outputwriteDataOrPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[7\] 0 " "Pin \"outputwriteDataOrPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[8\] 0 " "Pin \"outputwriteDataOrPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[9\] 0 " "Pin \"outputwriteDataOrPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[10\] 0 " "Pin \"outputwriteDataOrPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[11\] 0 " "Pin \"outputwriteDataOrPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[12\] 0 " "Pin \"outputwriteDataOrPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[13\] 0 " "Pin \"outputwriteDataOrPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[14\] 0 " "Pin \"outputwriteDataOrPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[15\] 0 " "Pin \"outputwriteDataOrPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[16\] 0 " "Pin \"outputwriteDataOrPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[17\] 0 " "Pin \"outputwriteDataOrPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[18\] 0 " "Pin \"outputwriteDataOrPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[19\] 0 " "Pin \"outputwriteDataOrPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[20\] 0 " "Pin \"outputwriteDataOrPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[21\] 0 " "Pin \"outputwriteDataOrPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[22\] 0 " "Pin \"outputwriteDataOrPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[23\] 0 " "Pin \"outputwriteDataOrPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[24\] 0 " "Pin \"outputwriteDataOrPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[25\] 0 " "Pin \"outputwriteDataOrPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[26\] 0 " "Pin \"outputwriteDataOrPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[27\] 0 " "Pin \"outputwriteDataOrPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[28\] 0 " "Pin \"outputwriteDataOrPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[29\] 0 " "Pin \"outputwriteDataOrPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[30\] 0 " "Pin \"outputwriteDataOrPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputwriteDataOrPC\[31\] 0 " "Pin \"outputwriteDataOrPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[0\] 0 " "Pin \"counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[1\] 0 " "Pin \"counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[2\] 0 " "Pin \"counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[3\] 0 " "Pin \"counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[4\] 0 " "Pin \"counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[5\] 0 " "Pin \"counter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[6\] 0 " "Pin \"counter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[7\] 0 " "Pin \"counter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[8\] 0 " "Pin \"counter\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[9\] 0 " "Pin \"counter\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[10\] 0 " "Pin \"counter\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[11\] 0 " "Pin \"counter\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[12\] 0 " "Pin \"counter\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[13\] 0 " "Pin \"counter\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[14\] 0 " "Pin \"counter\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[15\] 0 " "Pin \"counter\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[16\] 0 " "Pin \"counter\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[17\] 0 " "Pin \"counter\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[18\] 0 " "Pin \"counter\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[19\] 0 " "Pin \"counter\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[20\] 0 " "Pin \"counter\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[21\] 0 " "Pin \"counter\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[22\] 0 " "Pin \"counter\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[23\] 0 " "Pin \"counter\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[24\] 0 " "Pin \"counter\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[25\] 0 " "Pin \"counter\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[26\] 0 " "Pin \"counter\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[27\] 0 " "Pin \"counter\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[28\] 0 " "Pin \"counter\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[29\] 0 " "Pin \"counter\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[30\] 0 " "Pin \"counter\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[31\] 0 " "Pin \"counter\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[0\] 0 " "Pin \"instructioncounter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[1\] 0 " "Pin \"instructioncounter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[2\] 0 " "Pin \"instructioncounter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[3\] 0 " "Pin \"instructioncounter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[4\] 0 " "Pin \"instructioncounter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[5\] 0 " "Pin \"instructioncounter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[6\] 0 " "Pin \"instructioncounter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[7\] 0 " "Pin \"instructioncounter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[8\] 0 " "Pin \"instructioncounter\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[9\] 0 " "Pin \"instructioncounter\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[10\] 0 " "Pin \"instructioncounter\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[11\] 0 " "Pin \"instructioncounter\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[12\] 0 " "Pin \"instructioncounter\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[13\] 0 " "Pin \"instructioncounter\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[14\] 0 " "Pin \"instructioncounter\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[15\] 0 " "Pin \"instructioncounter\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[16\] 0 " "Pin \"instructioncounter\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[17\] 0 " "Pin \"instructioncounter\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[18\] 0 " "Pin \"instructioncounter\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[19\] 0 " "Pin \"instructioncounter\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[20\] 0 " "Pin \"instructioncounter\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[21\] 0 " "Pin \"instructioncounter\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[22\] 0 " "Pin \"instructioncounter\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[23\] 0 " "Pin \"instructioncounter\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[24\] 0 " "Pin \"instructioncounter\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[25\] 0 " "Pin \"instructioncounter\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[26\] 0 " "Pin \"instructioncounter\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[27\] 0 " "Pin \"instructioncounter\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[28\] 0 " "Pin \"instructioncounter\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[29\] 0 " "Pin \"instructioncounter\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[30\] 0 " "Pin \"instructioncounter\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructioncounter\[31\] 0 " "Pin \"instructioncounter\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[0\] 0 " "Pin \"outputReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[1\] 0 " "Pin \"outputReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[2\] 0 " "Pin \"outputReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[3\] 0 " "Pin \"outputReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[4\] 0 " "Pin \"outputReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[5\] 0 " "Pin \"outputReg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[6\] 0 " "Pin \"outputReg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[7\] 0 " "Pin \"outputReg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[8\] 0 " "Pin \"outputReg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[9\] 0 " "Pin \"outputReg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[10\] 0 " "Pin \"outputReg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[11\] 0 " "Pin \"outputReg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[12\] 0 " "Pin \"outputReg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[13\] 0 " "Pin \"outputReg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[14\] 0 " "Pin \"outputReg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[15\] 0 " "Pin \"outputReg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[16\] 0 " "Pin \"outputReg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[17\] 0 " "Pin \"outputReg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[18\] 0 " "Pin \"outputReg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[19\] 0 " "Pin \"outputReg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[20\] 0 " "Pin \"outputReg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[21\] 0 " "Pin \"outputReg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[22\] 0 " "Pin \"outputReg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[23\] 0 " "Pin \"outputReg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[24\] 0 " "Pin \"outputReg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[25\] 0 " "Pin \"outputReg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[26\] 0 " "Pin \"outputReg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[27\] 0 " "Pin \"outputReg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[28\] 0 " "Pin \"outputReg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[29\] 0 " "Pin \"outputReg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[30\] 0 " "Pin \"outputReg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputReg\[31\] 0 " "Pin \"outputReg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[0\] 0 " "Pin \"instructionROMOutMEMWBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[1\] 0 " "Pin \"instructionROMOutMEMWBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[2\] 0 " "Pin \"instructionROMOutMEMWBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[3\] 0 " "Pin \"instructionROMOutMEMWBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[4\] 0 " "Pin \"instructionROMOutMEMWBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[5\] 0 " "Pin \"instructionROMOutMEMWBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[6\] 0 " "Pin \"instructionROMOutMEMWBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[7\] 0 " "Pin \"instructionROMOutMEMWBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[8\] 0 " "Pin \"instructionROMOutMEMWBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[9\] 0 " "Pin \"instructionROMOutMEMWBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[10\] 0 " "Pin \"instructionROMOutMEMWBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[11\] 0 " "Pin \"instructionROMOutMEMWBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[12\] 0 " "Pin \"instructionROMOutMEMWBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[13\] 0 " "Pin \"instructionROMOutMEMWBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[14\] 0 " "Pin \"instructionROMOutMEMWBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[15\] 0 " "Pin \"instructionROMOutMEMWBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[16\] 0 " "Pin \"instructionROMOutMEMWBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[17\] 0 " "Pin \"instructionROMOutMEMWBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[18\] 0 " "Pin \"instructionROMOutMEMWBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[19\] 0 " "Pin \"instructionROMOutMEMWBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[20\] 0 " "Pin \"instructionROMOutMEMWBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[21\] 0 " "Pin \"instructionROMOutMEMWBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[22\] 0 " "Pin \"instructionROMOutMEMWBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[23\] 0 " "Pin \"instructionROMOutMEMWBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[24\] 0 " "Pin \"instructionROMOutMEMWBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[25\] 0 " "Pin \"instructionROMOutMEMWBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[26\] 0 " "Pin \"instructionROMOutMEMWBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[27\] 0 " "Pin \"instructionROMOutMEMWBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[28\] 0 " "Pin \"instructionROMOutMEMWBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[29\] 0 " "Pin \"instructionROMOutMEMWBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[30\] 0 " "Pin \"instructionROMOutMEMWBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionROMOutMEMWBOut\[31\] 0 " "Pin \"instructionROMOutMEMWBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367879673088 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1367879673088 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367879674695 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367879675043 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367879676737 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367879677410 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1367879677577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367879679344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:34:39 2013 " "Processing ended: Mon May 06 15:34:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367879679344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367879679344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367879679344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367879679344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367879682814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367879682816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:34:41 2013 " "Processing started: Mon May 06 15:34:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367879682816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367879682816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPSCPU -c MIPSCPU " "Command: quartus_sta MIPSCPU -c MIPSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367879682816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367879683418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367879683419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:34:43 2013 " "Processing started: Mon May 06 15:34:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367879683419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367879683419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPSCPU -c MIPSCPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPSCPU -c MIPSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367879683419 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1367879683648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367879683999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367879684104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367879684104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPSCPU.sdc " "Synopsys Design Constraints File file not found: 'MIPSCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367879684620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1367879684620 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1367879684638 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1367879684638 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1367879684739 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1367879684811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1367879684958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.077 " "Worst-case setup slack is -17.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879684964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879684964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.077    -10810.560 clock  " "  -17.077    -10810.560 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879684964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879684964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock  " "    0.445         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.266 " "Worst-case recovery slack is -1.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266       -43.044 clock  " "   -1.266       -43.044 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.976 " "Worst-case removal slack is 1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.976         0.000 clock  " "    1.976         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -4828.435 clock  " "   -2.064     -4828.435 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685045 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1367879685436 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1367879685438 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1367879685650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1367879685713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1367879685817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.845 " "Worst-case setup slack is -5.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.845     -3578.126 clock  " "   -5.845     -3578.126 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.113 " "Worst-case recovery slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -3.842 clock  " "   -0.113        -3.842 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.974 " "Worst-case removal slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974         0.000 clock  " "    0.974         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -3833.188 clock  " "   -1.627     -3833.188 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367879685923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367879685923 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1367879686334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1367879686465 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1367879686487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367879686841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:34:46 2013 " "Processing ended: Mon May 06 15:34:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367879686841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367879686841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367879686841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367879686841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367879686978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:34:46 2013 " "Processing ended: Mon May 06 15:34:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367879686978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367879686978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367879686978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367879686978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367879689385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367879689386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:34:49 2013 " "Processing started: Mon May 06 15:34:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367879689386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367879689386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPSCPU -c MIPSCPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPSCPU -c MIPSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367879689386 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MIPSCPU.vo\", \"MIPSCPU_fast.vo MIPSCPU_v.sdo MIPSCPU_v_fast.sdo C:/Users/Raymond/Documents/GitHub/MIPSCPU/simulation/modelsim/ simulation " "Generated files \"MIPSCPU.vo\", \"MIPSCPU_fast.vo\", \"MIPSCPU_v.sdo\" and \"MIPSCPU_v_fast.sdo\" in directory \"C:/Users/Raymond/Documents/GitHub/MIPSCPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1367879692404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367879692578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:34:52 2013 " "Processing ended: Mon May 06 15:34:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367879692578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367879692578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367879692578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367879692578 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1367879693597 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367879693598 ""}
