Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May  2 08:46:49 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.576    -2084.044                    740                 7563        0.050        0.000                      0                 7549        1.845        0.000                       0                  2838  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.576    -2082.573                    722                 3219        0.147        0.000                      0                 3205        3.500        0.000                       0                  1250  
clk_fpga_0                                             0.724        0.000                      0                 4186        0.050        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.280       -1.555                     21                  993        0.173        0.000                      0                  993  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.538        0.000                      0                    8        0.343        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          722  Failing Endpoints,  Worst Slack       -5.576ns,  Total Violation    -2082.573ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.576ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.457ns  (logic 7.484ns (55.613%)  route 5.973ns (44.387%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.143    17.654    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_15/O
                         net (fo=5, routed)           0.504    18.282    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-8]
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.506    12.418    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/C
                         clock pessimism              0.364    12.782    
                         clock uncertainty           -0.035    12.747    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.040    12.707    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -18.282    
  -------------------------------------------------------------------
                         slack                                 -5.576    

Slack (VIOLATED) :        -5.572ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/arg_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.454ns  (logic 7.484ns (55.627%)  route 5.970ns (44.373%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.065    17.575    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_2/O
                         net (fo=4, routed)           0.580    18.279    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-16]
    SLICE_X8Y30          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.496    12.408    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y30          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_2_psdsp_1/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)       -0.030    12.707    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                 -5.572    

Slack (VIOLATED) :        -5.512ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.396ns  (logic 7.484ns (55.866%)  route 5.912ns (44.134%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.074    17.585    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124    17.709 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_5/O
                         net (fo=5, routed)           0.513    18.221    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[2]
    SLICE_X8Y32          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.499    12.411    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_1/C
                         clock pessimism              0.364    12.775    
                         clock uncertainty           -0.035    12.740    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.030    12.710    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -18.221    
  -------------------------------------------------------------------
                         slack                                 -5.512    

Slack (VIOLATED) :        -5.507ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.380ns  (logic 7.484ns (55.933%)  route 5.896ns (44.067%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.542    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    17.666 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.539    18.205    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-9]
    SLICE_X8Y40          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.505    12.417    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y40          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)       -0.047    12.699    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -18.205    
  -------------------------------------------------------------------
                         slack                                 -5.507    

Slack (VIOLATED) :        -5.504ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.405ns  (logic 7.484ns (55.829%)  route 5.921ns (44.171%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.074    17.585    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124    17.709 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_5/O
                         net (fo=5, routed)           0.522    18.230    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[2]
    SLICE_X8Y32          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.499    12.411    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[2]/C
                         clock pessimism              0.364    12.775    
                         clock uncertainty           -0.035    12.740    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.013    12.727    system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[2]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 -5.504    

Slack (VIOLATED) :        -5.501ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.376ns  (logic 7.484ns (55.950%)  route 5.892ns (44.050%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.542    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    17.666 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.535    18.201    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-9]
    SLICE_X8Y40          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.505    12.417    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y40          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)       -0.045    12.701    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                 -5.501    

Slack (VIOLATED) :        -5.500ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.377ns  (logic 7.484ns (55.946%)  route 5.893ns (44.054%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.542    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    17.666 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.536    18.202    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-9]
    SLICE_X8Y40          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.505    12.417    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y40          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[-9]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)       -0.043    12.703    system_i/biquadFilter0/biquadFilter_0/inst/output1_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                 -5.500    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.366ns  (logic 7.484ns (55.992%)  route 5.882ns (44.008%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.542    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    17.666 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.525    18.191    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-9]
    SLICE_X8Y39          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.505    12.417    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y39          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_1/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.030    12.716    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.352ns  (logic 7.484ns (56.050%)  route 5.868ns (43.950%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          0.851    17.362    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124    17.486 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_11/O
                         net (fo=5, routed)           0.691    18.177    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-4]
    SLICE_X8Y29          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.496    12.408    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X8Y29          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.028    12.709    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -18.177    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.401ns  (logic 7.484ns (55.846%)  route 5.917ns (44.154%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.664     4.825    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y27          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.786    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     5.910    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.460 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.460    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.794 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.758     7.552    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.303     7.855 r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.855    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.405 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.405    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.739 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.563     9.302    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.303     9.605 r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.605    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.118 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.118    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.235    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.352    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.469    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__4_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.586    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__5_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.909 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6/O[1]
                         net (fo=2, routed)           0.912    11.822    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___192_carry__6_n_6
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.306    12.128 r  system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.128    system_i/biquadFilter0/biquadFilter_0/inst/i___353_carry__6_i_3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.678 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.678    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[1]
                         net (fo=2, routed)           0.771    13.783    system_i/biquadFilter0/biquadFilter_0/inst/resize[50]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    14.086 r  system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3/O
                         net (fo=1, routed)           0.000    14.086    system_i/biquadFilter0/biquadFilter_0/inst/i___517_carry__7_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.636 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.636    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.750 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.750    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.864 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.864    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.978 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.978    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.092 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.092    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.331 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=2, routed)           0.878    16.209    system_i/biquadFilter0/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.302    16.511 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.029    17.540    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.124    17.664 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_17/O
                         net (fo=5, routed)           0.562    18.226    system_i/biquadFilter0/biquadFilter_0/inst/resize__0[-10]
    SLICE_X6Y32          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.498    12.410    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y32          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_3/C
                         clock pessimism              0.399    12.809    
                         clock uncertainty           -0.035    12.774    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)       -0.016    12.758    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg_i_17_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 -5.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.548%)  route 0.336ns (70.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.553     1.608    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X27Y28         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.336     2.085    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X21Y28         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.818     1.964    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X21Y28         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X21Y28         FDCE (Hold_fdce_C_D)         0.070     1.939    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter1/biquadFilter_0/inst/input0_sf_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/arg__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.940%)  route 0.221ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.566     1.621    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X11Y6          FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/input0_sf_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.762 r  system_i/biquadFilter1/biquadFilter_0/inst/input0_sf_reg[-10]/Q
                         net (fo=2, routed)           0.221     1.983    system_i/biquadFilter1/biquadFilter_0/inst/input0_sf_reg[-_n_0_10]
    DSP48_X0Y2           DSP48E1                                      r  system_i/biquadFilter1/biquadFilter_0/inst/arg__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.924     2.069    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    DSP48_X0Y2           DSP48E1                                      r  system_i/biquadFilter1/biquadFilter_0/inst/arg__5/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y2           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082     1.828    system_i/biquadFilter1/biquadFilter_0/inst/arg__5
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_i_1_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/arg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.864%)  route 0.188ns (57.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.562     1.617    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X9Y35          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_1_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_1_psdsp_3/Q
                         net (fo=1, routed)           0.188     1.946    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_1_psdsp_n_3
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/arg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.915     2.060    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X0Y12          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/arg/CLK
                         clock pessimism             -0.343     1.718    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                      0.066     1.784    system_i/biquadFilter0/biquadFilter_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_8_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.556     1.611    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X31Y18         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_8_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_8_psdsp_1/Q
                         net (fo=1, routed)           0.212     1.964    system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_8_psdsp_n_1
    DSP48_X1Y7           DSP48E1                                      r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.912     2.057    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/CLK
                         clock pessimism             -0.324     1.734    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                      0.066     1.800    system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/input0_sf_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x2_sf_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.967%)  route 0.473ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.548     1.603    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X23Y23         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/input0_sf_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/biquadFilter0/biquadFilter_0/inst/input0_sf_reg[-1]/Q
                         net (fo=2, routed)           0.473     2.217    system_i/biquadFilter0/biquadFilter_0/inst/input0_sf_reg[-_n_0_1]
    DSP48_X0Y9           DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x2_sf_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X0Y9           DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.095     1.959    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.082     2.041    system_i/biquadFilter0/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.560     1.615    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141     1.756 r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/Q
                         net (fo=291, routed)         0.139     1.896    system_i/biquadFilter1/biquadFilter_0/inst/y1_sf
    SLICE_X26Y12         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.827     1.973    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X26Y12         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[2]/C
                         clock pessimism             -0.324     1.649    
    SLICE_X26Y12         FDRE (Hold_fdre_C_D)         0.066     1.715    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.731%)  route 0.187ns (53.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.556     1.611    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X32Y18         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_1/Q
                         net (fo=1, routed)           0.187     1.962    system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg_i_12_psdsp_n_1
    DSP48_X1Y7           DSP48E1                                      r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.912     2.057    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/CLK
                         clock pessimism             -0.343     1.715    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.066     1.781    system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/arg_i_5_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/arg__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.207%)  route 0.190ns (59.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.564     1.619    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X9Y39          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_5_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.747 r  system_i/biquadFilter0/biquadFilter_0/inst/arg_i_5_psdsp_2/Q
                         net (fo=1, routed)           0.190     1.938    system_i/biquadFilter0/biquadFilter_0/inst/arg_i_5_psdsp_n_2
    DSP48_X0Y14          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/arg__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.919     2.064    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/arg__0/CLK
                         clock pessimism             -0.343     1.722    
    DSP48_X0Y14          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.029     1.751    system_i/biquadFilter0/biquadFilter_0/inst/arg__0
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.555     1.610    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDPE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.751 r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.108     1.859    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.904 r  system_i/biquadFilter0/biquadFilter_0/inst/__0/i_/O
                         net (fo=1, routed)           0.000     1.904    system_i/biquadFilter0/biquadFilter_0/inst/__0/i__n_0
    SLICE_X26Y19         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.821     1.967    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X26Y19         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
                         clock pessimism             -0.344     1.623    
    SLICE_X26Y19         FDRE (Hold_fdre_C_D)         0.091     1.714    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_NS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.556     1.611    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X24Y13         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.112     1.887    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X24Y14         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.823     1.969    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X24Y14         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism             -0.343     1.626    
    SLICE_X24Y14         FDCE (Hold_fdce_C_D)         0.059     1.685    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y9     system_i/biquadFilter0/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y7     system_i/biquadFilter1/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y5     system_i/biquadFilter1/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y11    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y3     system_i/biquadFilter1/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y8     system_i/biquadFilter0/biquadFilter_0/inst/arg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y17    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y4     system_i/biquadFilter1/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y24    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y34   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y24   system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y5    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__0_i_1_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y5    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__0_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y5    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__0_i_3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y5    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__0_i_4_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y6    system_i/biquadFilter1/biquadFilter_0/inst/x2_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y6    system_i/biquadFilter1/biquadFilter_0/inst/x2_sf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y6    system_i/biquadFilter1/biquadFilter_0/inst/x2_sf_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y4    system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y6    system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 1.316ns (18.489%)  route 5.802ns (81.511%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.283     7.963    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X20Y21         MUXF7 (Prop_muxf7_S_O)       0.314     8.277 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]_i_5/O
                         net (fo=1, routed)           1.577     9.854    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]_i_5_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.298    10.152 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.152    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[6]
    SLICE_X3Y14          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.546    10.738    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X3Y14          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]/C
                         clock pessimism              0.230    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.032    10.876    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 1.298ns (18.373%)  route 5.767ns (81.627%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.426     8.106    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X18Y20         MUXF7 (Prop_muxf7_S_O)       0.296     8.402 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[4]_i_5/O
                         net (fo=1, routed)           1.399     9.801    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[4]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.298    10.099 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.099    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[4]
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.543    10.735    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[4]/C
                         clock pessimism              0.230    10.966    
                         clock uncertainty           -0.125    10.841    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.031    10.872    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.344ns (19.084%)  route 5.698ns (80.916%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.731 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.456     4.886    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     5.010 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=256, routed)         2.968     7.978    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.102 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[20]_i_11/O
                         net (fo=1, routed)           0.000     8.102    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[20]_i_11_n_0
    SLICE_X13Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     8.319 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[20]_i_4/O
                         net (fo=1, routed)           1.459     9.777    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[20]_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.299    10.076 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    10.076    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[20]
    SLICE_X5Y21          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.539    10.731    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X5Y21          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[20]/C
                         clock pessimism              0.230    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.031    10.868    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.279ns (18.312%)  route 5.705ns (81.688%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.326     8.006    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X23Y20         MUXF7 (Prop_muxf7_S_O)       0.276     8.282 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]_i_5/O
                         net (fo=1, routed)           1.438     9.719    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]_i_5_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.299    10.018 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.018    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[1]
    SLICE_X6Y14          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.501    10.693    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y14          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.077    10.876    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.293ns (18.708%)  route 5.618ns (81.292%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.024     7.704    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X10Y16         MUXF7 (Prop_muxf7_S_O)       0.292     7.996 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[13]_i_4/O
                         net (fo=1, routed)           1.653     9.648    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[13]_i_4_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.297     9.945 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.945    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[13]
    SLICE_X14Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[13]/C
                         clock pessimism              0.230    10.913    
                         clock uncertainty           -0.125    10.788    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)        0.029    10.817    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 1.279ns (18.592%)  route 5.600ns (81.408%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.239     7.918    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X14Y17         MUXF7 (Prop_muxf7_S_O)       0.276     8.194 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]_i_4/O
                         net (fo=1, routed)           1.420     9.614    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]_i_4_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.913 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.913    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[15]
    SLICE_X15Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/C
                         clock pessimism              0.230    10.914    
                         clock uncertainty           -0.125    10.789    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.031    10.820    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.279ns (18.462%)  route 5.649ns (81.538%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.519     8.199    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X18Y20         MUXF7 (Prop_muxf7_S_O)       0.276     8.475 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[0]_i_5/O
                         net (fo=1, routed)           1.188     9.663    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[0]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.299     9.962 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.962    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[0]
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.543    10.735    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[0]/C
                         clock pessimism              0.230    10.966    
                         clock uncertainty           -0.125    10.841    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.032    10.873    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.450ns (21.924%)  route 5.164ns (78.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=32, routed)          5.164     9.687    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[7]
    SLICE_X22Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.481    10.673    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/C
                         clock pessimism              0.130    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X22Y22         FDRE (Setup_fdre_C_D)       -0.058    10.620    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.279ns (18.532%)  route 5.622ns (81.468%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.363     8.043    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X21Y20         MUXF7 (Prop_muxf7_S_O)       0.276     8.319 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]_i_5/O
                         net (fo=1, routed)           1.318     9.636    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.299     9.935 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.935    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[2]
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.543    10.735    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]/C
                         clock pessimism              0.230    10.966    
                         clock uncertainty           -0.125    10.841    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.029    10.870    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.298ns (18.803%)  route 5.605ns (81.197%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.726     3.034    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.816     4.306    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.125     5.556    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=128, routed)         2.534     8.213    system_i/PS7/axi_cfg_register_0/inst/s_axi_araddr[2]
    SLICE_X3Y11          MUXF7 (Prop_muxf7_S_O)       0.296     8.509 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]_i_3/O
                         net (fo=1, routed)           1.130     9.639    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.298     9.937 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.937    system_i/PS7/axi_cfg_register_0/inst/int_data_mux[7]
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.543    10.735    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X5Y17          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]/C
                         clock pessimism              0.230    10.966    
                         clock uncertainty           -0.125    10.841    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.031    10.872    system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  0.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.225     1.278    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.164    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.066    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.790%)  route 0.230ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.230     1.282    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (52.999%)  route 0.219ns (47.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=6, routed)           0.219     1.273    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[4]
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.099     1.372 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.372    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     1.267    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.203     1.271    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X5Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y52          FDRE (Hold_fdre_C_CE)       -0.039     1.155    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.203     1.271    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X5Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y52          FDRE (Hold_fdre_C_CE)       -0.039     1.155    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.184    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.078     1.001    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X23Y20   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y25   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y25   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y27   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y26   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y27   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y27   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y23   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y23   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y31    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y31    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           21  Failing Endpoints,  Worst Slack       -0.280ns,  Total Violation       -1.555ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 6.145ns (64.778%)  route 3.341ns (35.222%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.659     2.967    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.419     3.386 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/Q
                         net (fo=3, routed)           1.622     5.008    system_i/biquadFilter0/biquadFilter_0/inst/gain_a2[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     9.216 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.218    system_i/biquadFilter0/biquadFilter_0/inst/arg__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    10.736 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0/P[12]
                         net (fo=1, routed)           1.717    12.453    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_3_psdsp_n
    SLICE_X7Y29          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.495    12.407    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X7Y29          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_3_psdsp/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)       -0.109    12.173    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 6.010ns (63.625%)  route 3.436ns (36.375%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.655     2.963    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           1.925     5.344    system_i/biquadFilter1/biquadFilter_0/inst/gain_a2[13]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.380 r  system_i/biquadFilter1/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    system_i/biquadFilter1/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[43])
                                                      1.518    10.900 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg__0/P[43]
                         net (fo=1, routed)           1.509    12.409    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_4_psdsp_n
    SLICE_X31Y15         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.493    12.405    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X31Y15         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_4_psdsp/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X31Y15         FDRE (Setup_fdre_C_D)       -0.109    12.171    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__4_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 6.206ns (65.948%)  route 3.204ns (34.052%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[14].FDRE_inst/Q
                         net (fo=2, routed)           1.155     4.597    system_i/biquadFilter0/biquadFilter_0/inst/gain_b0[14]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.210     8.807 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    system_i/biquadFilter0/biquadFilter_0/inst/arg__3_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.327 r  system_i/biquadFilter0/biquadFilter_0/inst/x0_sf_reg/P[5]
                         net (fo=1, routed)           2.047    12.374    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__4_i_1_psdsp_n
    SLICE_X13Y31         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__4_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.497    12.409    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X13Y31         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__4_i_1_psdsp/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)       -0.105    12.179    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__4_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -0.195    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 6.145ns (65.873%)  route 3.184ns (34.127%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.659     2.967    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.419     3.386 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/Q
                         net (fo=3, routed)           1.622     5.008    system_i/biquadFilter0/biquadFilter_0/inst/gain_a2[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     9.216 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.218    system_i/biquadFilter0/biquadFilter_0/inst/arg__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.736 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0/P[14]
                         net (fo=1, routed)           1.559    12.296    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_1_psdsp_n
    SLICE_X7Y30          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.495    12.407    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X7Y30          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_1_psdsp/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.105    12.177    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__2_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 6.010ns (64.478%)  route 3.311ns (35.522%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.655     2.963    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           1.925     5.344    system_i/biquadFilter1/biquadFilter_0/inst/gain_a2[13]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.380 r  system_i/biquadFilter1/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    system_i/biquadFilter1/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[46])
                                                      1.518    10.900 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg__0/P[46]
                         net (fo=1, routed)           1.384    12.284    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_1_psdsp_n
    SLICE_X31Y15         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.493    12.405    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X31Y15         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_1_psdsp/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X31Y15         FDRE (Setup_fdre_C_D)       -0.105    12.175    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 6.010ns (64.277%)  route 3.340ns (35.723%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.655     2.963    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           1.925     5.344    system_i/biquadFilter1/biquadFilter_0/inst/gain_a2[13]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.380 r  system_i/biquadFilter1/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    system_i/biquadFilter1/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    10.900 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg__0/P[45]
                         net (fo=1, routed)           1.413    12.313    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_2_psdsp_n
    SLICE_X28Y15         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.493    12.405    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X28Y15         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_2_psdsp/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)       -0.054    12.226    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__3_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 6.206ns (66.901%)  route 3.070ns (33.099%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[14].FDRE_inst/Q
                         net (fo=2, routed)           1.155     4.597    system_i/biquadFilter0/biquadFilter_0/inst/gain_b0[14]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.210     8.807 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.809    system_i/biquadFilter0/biquadFilter_0/inst/arg__3_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.327 r  system_i/biquadFilter0/biquadFilter_0/inst/x0_sf_reg/P[1]
                         net (fo=1, routed)           1.913    12.240    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__3_i_1_psdsp_n
    SLICE_X13Y31         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__3_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.497    12.409    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X13Y31         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__3_i_1_psdsp/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)       -0.109    12.175    system_i/biquadFilter0/biquadFilter_0/inst/i___192_carry__3_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__9_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 6.010ns (64.541%)  route 3.302ns (35.459%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.655     2.963    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           1.925     5.344    system_i/biquadFilter1/biquadFilter_0/inst/gain_a2[13]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.380 r  system_i/biquadFilter1/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    system_i/biquadFilter1/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    10.900 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg__0/P[41]
                         net (fo=1, routed)           1.375    12.275    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__9_i_2_psdsp_n
    SLICE_X28Y13         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__9_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.494    12.406    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X28Y13         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__9_i_2_psdsp/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)       -0.058    12.223    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__9_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__3_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 6.145ns (66.372%)  route 3.113ns (33.628%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.659     2.967    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.419     3.386 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/Q
                         net (fo=3, routed)           1.622     5.008    system_i/biquadFilter0/biquadFilter_0/inst/gain_a2[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     9.216 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.218    system_i/biquadFilter0/biquadFilter_0/inst/arg__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.736 r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg__0/P[15]
                         net (fo=1, routed)           1.489    12.225    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__3_i_4_psdsp_n
    SLICE_X7Y31          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__3_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.496    12.408    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X7Y31          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__3_i_4_psdsp/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)       -0.103    12.180    system_i/biquadFilter0/biquadFilter_0/inst/arg_carry__3_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/i__carry__9_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 6.010ns (64.540%)  route 3.302ns (35.460%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 12.415 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/Q
                         net (fo=3, routed)           1.951     5.371    system_i/biquadFilter0/biquadFilter_0/inst/gain_a1[16]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.407 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    system_i/biquadFilter0/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518    10.927 r  system_i/biquadFilter0/biquadFilter_0/inst/y1_sf_reg__0/P[41]
                         net (fo=1, routed)           1.349    12.276    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__9_i_2_psdsp_n
    SLICE_X10Y37         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__9_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.503    12.415    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X10Y37         FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/i__carry__9_i_2_psdsp/C
                         clock pessimism              0.000    12.415    
                         clock uncertainty           -0.125    12.290    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.059    12.231    system_i/biquadFilter0/biquadFilter_0/inst/i__carry__9_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                 -0.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/i__carry__7_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.712ns (48.620%)  route 0.752ns (51.380%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[18].FDRE_inst/Q
                         net (fo=3, routed)           0.555     1.587    system_i/biquadFilter1/biquadFilter_0/inst/gain_a1[18]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[1]_P[17])
                                                      0.571     2.158 r  system_i/biquadFilter1/biquadFilter_0/inst/y1_sf_reg/P[17]
                         net (fo=1, routed)           0.197     2.355    system_i/biquadFilter1/biquadFilter_0/inst/i__carry__7_i_1_psdsp_n_1
    SLICE_X32Y14         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/i__carry__7_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.826     1.972    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X32Y14         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/i__carry__7_i_1_psdsp_1/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.085     2.182    system_i/biquadFilter1/biquadFilter_0/inst/i__carry__7_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[23].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.752ns (51.144%)  route 0.718ns (48.856%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[23].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[23].FDRE_inst/Q
                         net (fo=3, routed)           0.519     1.538    system_i/biquadFilter1/biquadFilter_0/inst/gain_a2[23]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[6]_P[27])
                                                      0.624     2.162 r  system_i/biquadFilter1/biquadFilter_0/inst/y2_sf_reg/P[27]
                         net (fo=1, routed)           0.199     2.361    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_3_psdsp_n_1
    SLICE_X28Y16         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.824     1.970    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X28Y16         FDRE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_3_psdsp_1/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.059     2.154    system_i/biquadFilter1/biquadFilter_0/inst/arg_carry__10_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[28].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.752ns (50.704%)  route 0.731ns (49.296%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[28].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[28].FDRE_inst/Q
                         net (fo=3, routed)           0.453     1.476    system_i/biquadFilter0/biquadFilter_0/inst/gain_a2[28]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      0.624     2.100 r  system_i/biquadFilter0/biquadFilter_0/inst/arg/P[14]
                         net (fo=1, routed)           0.278     2.379    system_i/biquadFilter0/biquadFilter_0/inst/arg_n_91
    SLICE_X6Y31          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.825     1.971    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X6Y31          FDRE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg[14]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.075     2.171    system_i/biquadFilter0/biquadFilter_0/inst/y2_sf_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[0]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_153
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[10]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_143
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[11]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_142
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[12]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_141
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[13]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_140
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[14]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_139
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.812ns (57.867%)  route 0.591ns (42.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[4].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.589     1.611    system_i/biquadFilter0/biquadFilter_0/inst/gain_b1[6]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      0.684     2.295 r  system_i/biquadFilter0/biquadFilter_0/inst/arg__4/PCOUT[15]
                         net (fo=1, routed)           0.002     2.297    system_i/biquadFilter0/biquadFilter_0/inst/arg__4_n_138
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.909     2.054    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.087    system_i/biquadFilter0/biquadFilter_0/inst/x1_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.704ns (13.097%)  route 4.671ns (86.903%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.733     4.153    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.840     6.116    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.240 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.099     8.339    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X29Y12         FDCE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.495    12.407    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405    11.877    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.704ns (13.097%)  route 4.671ns (86.903%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.733     4.153    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.840     6.116    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.240 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.099     8.339    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X29Y12         FDCE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.495    12.407    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405    11.877    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.704ns (14.262%)  route 4.232ns (85.738%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.733     4.153    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.840     6.116    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.240 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.660     7.900    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X28Y19         FDPE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.488    12.400    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X28Y19         FDPE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X28Y19         FDPE (Recov_fdpe_C_PRE)     -0.361    11.914    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.729ns (15.754%)  route 3.898ns (84.246%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     4.072    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.196 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.249     5.445    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.149     5.594 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.997     7.591    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDCE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.488    12.400    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X27Y19         FDCE (Recov_fdce_C_CLR)     -0.636    11.639    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.729ns (15.754%)  route 3.898ns (84.246%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     4.072    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.196 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.249     5.445    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.149     5.594 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.997     7.591    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDPE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.488    12.400    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDPE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X27Y19         FDPE (Recov_fdpe_C_PRE)     -0.590    11.685    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.704ns (14.570%)  route 4.128ns (85.430%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.733     4.153    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.840     6.116    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.240 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.555     7.796    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y14         FDCE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.490    12.402    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X24Y14         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X24Y14         FDCE (Recov_fdce_C_CLR)     -0.319    11.958    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.729ns (18.408%)  route 3.231ns (81.592%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     4.072    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.196 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.249     5.445    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.149     5.594 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.330     6.924    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X21Y28         FDCE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.487    12.399    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X21Y28         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.636    11.638    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.729ns (20.805%)  route 2.775ns (79.195%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     4.072    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.196 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.249     5.445    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.149     5.594 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.874     6.468    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y26         FDCE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        1.486    12.398    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X14Y26         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.636    11.637    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.234ns (17.056%)  route 1.138ns (82.944%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.225     1.258    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.485     1.788    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.048     1.836 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.428     2.263    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y26         FDCE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.816     1.962    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X14Y26         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.166     1.921    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.234ns (15.056%)  route 1.320ns (84.944%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.225     1.258    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.485     1.788    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.048     1.836 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.610     2.446    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X21Y28         FDCE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.818     1.964    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X21Y28         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X21Y28         FDCE (Remov_fdce_C_CLR)     -0.166     1.923    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.231ns (11.933%)  route 1.705ns (88.067%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.276     1.308    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.730     2.083    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.699     2.827    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y14         FDCE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.823     1.969    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X24Y14         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X24Y14         FDCE (Remov_fdce_C_CLR)     -0.067     2.027    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.234ns (12.398%)  route 1.653ns (87.602%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.225     1.258    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.485     1.788    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.048     1.836 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.943     2.779    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDCE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.821     1.967    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDCE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X27Y19         FDCE (Remov_fdce_C_CLR)     -0.166     1.926    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.234ns (12.398%)  route 1.653ns (87.602%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.225     1.258    system_i/biquadFilter0/biquadFilter_0/inst/enable
    SLICE_X23Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.485     1.788    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X8Y20          LUT1 (Prop_lut1_I0_O)        0.048     1.836 f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.943     2.779    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDPE                                         f  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.821     1.967    system_i/biquadFilter0/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDPE                                         r  system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X27Y19         FDPE (Remov_fdpe_C_PRE)     -0.169     1.923    system_i/biquadFilter0/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.231ns (11.503%)  route 1.777ns (88.497%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.276     1.308    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.730     2.083    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.772     2.900    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X28Y19         FDPE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.821     1.967    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X28Y19         FDPE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X28Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     2.021    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.231ns (10.594%)  route 1.949ns (89.406%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.276     1.308    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.730     2.083    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.944     3.072    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X29Y12         FDCE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.827     1.973    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     2.006    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.231ns (10.594%)  route 1.949ns (89.406%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.892    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.276     1.308    system_i/biquadFilter1/biquadFilter_0/inst/enable
    SLICE_X24Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.353 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.730     2.083    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.944     3.072    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X29Y12         FDCE                                         f  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1269, routed)        0.827     1.973    system_i/biquadFilter1/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDCE                                         r  system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     2.006    system_i/biquadFilter1/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  1.066    





