version:
  run_id: "835af79b5bf141c8"
  target: Tofino
error_mode: propagate_and_disable
phv ingress:
  ig_intr_md.ingress_port: {  stage 0..14: H0(0..8) } 
  hdr.eth.dst_addr.0-15: TH5
  hdr.eth.dst_addr.16-23: TB2
  hdr.eth.dst_addr.24-31: TB3
  hdr.eth.dst_addr.32-47: TH14
  hdr.eth.src_addr.0-15: TH3
  hdr.eth.src_addr.16-31: TH4
  hdr.eth.src_addr.32-47: TH13
  hdr.eth.ether_type: TH12
  hdr.ipv4.ver_ihl: TW1(24..31)
  hdr.ipv4.diffserv: TW1(16..23)
  hdr.ipv4.total_len: TW1(0..15)
  hdr.ipv4.identification: TW2(16..31)
  hdr.ipv4.flag_offset: TW2(0..15)
  hdr.ipv4.ttl: TW0(24..31)
  hdr.ipv4.protocol: TW0(16..23)
  hdr.ipv4.hdr_checksum: TW0(0..15)
  hdr.ipv4.src_addr: W43
  hdr.ipv4.dst_addr: W15
  hdr.udp.src_port: TH2
  hdr.udp.dst_port: TH1
  hdr.udp.length: TW3(16..31)
  hdr.udp.checksum: TW3(0..15)
  hdr.bth.opcode: B3
  hdr.bth.se_migreq_pad_ver: TB1
  hdr.bth.pkey: TH0
  hdr.bth.dst_qp: W50
  hdr.bth.psn: W9
  ig_md.psn_cmp: {  stage 2..8: B5 } 
  ig_md.psn: {  stage 1..8: W8 } 
  ig_md.msn: {  stage 4..12: W10 } 
  ig_md.channel_class: {  stage 1..14: W13 } 
  ig_md.tmp_a: {  stage 3..16: W6 } 
  ig_md.tmp_b: {  stage 3..16: W7 } 
  ig_md.tmp_c: {  stage 8..15: W4 } 
  ig_md.tmp_d: {  stage 16..17: W47 } 
  ig_md.tmp_e: {  stage 16..17: W48 } 
  ig_md.ing_rank_id: {  stage 1..19: W12 } 
  ig_md.is_roce: {  stage 0: B1(4) } 
  ig_md.has_reth: B2(7)
  ig_md.has_aeth: B2(6)
  ig_md.has_payload: B2(5)
  ig_md.conn_phase: {  stage 1..19: B2(2..3) } 
  ig_md.conn_semantics: {  stage 1..19: B2(0..1) } 
  ig_md.is_loopback: {  stage 4..19: B2(4) } 
  ig_md.channel_id: {  stage 1..19: W1 } 
  ig_md.bitmap: {  stage 9..19: W40 } 
  ig_md.tx_reg_idx: {  stage 2..7: W14 } 
  ig_md.tx_loc_val: {  stage 7..19: W5 } 
  ig_md.tx_offset_val: {  stage 7..19: W3 } 
  ig_md.root_rank_id: {  stage 1..18: W36 } 
  ig_md.next_token_addr.0-31: {  stage 18: W42 } 
  ig_md.next_token_addr.32-63: {  stage 18: W52 } 
  hdr.reth.addr.0-31: W35
  hdr.reth.addr.32-63: W0
  hdr.reth.rkey: TW9
  hdr.reth.len: TW8
  hdr.bridge.ing_rank_id: {  stage 1..19: W12 } 
  hdr.bridge.has_reth: B2(7)
  hdr.bridge.has_aeth: B2(6)
  hdr.bridge.has_payload: B2(5)
  hdr.bridge.is_loopback: {  stage 4..19: B2(4) } 
  hdr.bridge.conn_phase: {  stage 1..19: B2(2..3) } 
  hdr.bridge.conn_semantics: {  stage 1..19: B2(0..1) } 
  hdr.bridge.channel_id: {  stage 1..19: W1 } 
  hdr.bridge.bitmap: {  stage 9..19: W40 } 
  hdr.bridge.tx_loc_val: {  stage 7..19: W5 } 
  hdr.bridge.tx_offset_val: {  stage 7..19: W3 } 
  hdr.bridge.root_rank_id: {  stage 18..19: W33 } 
  hdr.bridge.next_token_addr.0-31: {  stage 19: W41 } 
  hdr.bridge.next_token_addr.32-63: {  stage 19: W49 } 
  hdr.bridge.agg_op: TB0
  hdr.payload.data00: W2
  hdr.aeth.msn: W11
  ig_intr_md_for_dprsr.drop_ctl: {  stage 2..19: B1(0..2) } 
  ig_intr_md_for_dprsr.mirror_type: {  stage 19: B0(0..2) } 
  ig_intr_md_for_tm.ucast_egress_port: {  stage 2..19: H1(0..8) } 
  ig_intr_md_for_tm.mcast_grp_a: {  stage 4..19: W32(0..15) } 
  ig_intr_md_for_tm.mcast_grp_b: {  stage 15..19: H2 } 
  combine_ctrl_hasReturned: {  stage 3..16: B1(3) } 
  $tmp2: {  stage 19: H3(0..9) } 
  hdr.eth.$valid: B4(0)
  hdr.ipv4.$valid: B4(1)
  hdr.udp.$valid: B4(2)
  hdr.bth.$valid: B4(3)
  hdr.reth.$valid: B4(4)
  hdr.bridge.$valid: {  stage 18..19: B4(5) } 
  hdr.payload.$valid: B4(6)
  hdr.aeth.$valid: B4(7)
phv egress:
  eg_intr_md.egress_port: H16(0..8)
  eg_intr_md.egress_rid: {  stage 0: W19(0..15) } 
  hdr.eth.dst_addr.0-31: W44
  hdr.eth.dst_addr.32-47: H19
  hdr.eth.src_addr.0-31: W39
  hdr.eth.src_addr.32-47: H18
  hdr.eth.ether_type.0-7: TB5
  hdr.eth.ether_type.8-15: TB6
  hdr.ipv4.ver_ihl: TH6(8..15)
  hdr.ipv4.diffserv: TH6(0..7)
  hdr.ipv4.total_len: H17
  hdr.ipv4.identification: TW5(16..31)
  hdr.ipv4.flag_offset: TW5(0..15)
  hdr.ipv4.ttl: TW4(24..31)
  hdr.ipv4.protocol: TW4(16..23)
  hdr.ipv4.hdr_checksum: TW4(0..15)
  hdr.ipv4.src_addr: W45
  hdr.ipv4.dst_addr: W46
  hdr.udp.src_port: W53(16..31)
  hdr.udp.dst_port: W53(0..15)
  hdr.udp.length: W31(16..31)
  hdr.udp.checksum: W31(0..15)
  hdr.bth.opcode: B19
  hdr.bth.se_migreq_pad_ver: TB4
  hdr.bth.pkey: TH7
  hdr.bth.dst_qp: W57
  hdr.bth.psn: W24
  hdr.bridge.ing_rank_id: TW7
  hdr.bridge.has_reth: B17(7)
  hdr.bridge.has_aeth: B17(6)
  hdr.bridge.has_payload: B17(5)
  hdr.bridge.is_loopback: B17(4)
  hdr.bridge.conn_phase: B17(2..3)
  hdr.bridge.conn_semantics: B17(0..1)
  hdr.bridge.channel_id: W17
  hdr.bridge.bitmap: TW6
  hdr.bridge.tx_loc_val: W16
  hdr.bridge.tx_offset_val: W18
  hdr.bridge.root_rank_id: W56
  hdr.bridge.next_token_addr.0-31: W29
  hdr.bridge.next_token_addr.32-63: W37
  hdr.bridge.agg_op: B18
  hdr.aeth.msn.0-15: TH8
  hdr.aeth.msn.16-31: TH9
  hdr.reth.addr.0-31: W30
  hdr.reth.addr.32-63: W38
  hdr.reth.rkey: W55
  hdr.reth.len: W54
  hdr.payload_first_word.data: W23
  eg_md.cmp: {  stage 0: W28 } 
  eg_md.channel_id: {  stage 1: W22 } 
  eg_md.tx_loc_val.0-15: {  stage 1..2: W25(0..15) } 
  eg_md.tx_loc_val.16-31: {  stage 1..2: W19(16..31) } 
  eg_md.tx_offset_val.0-15: {  stage 1..4: W26(0..15) } 
  eg_md.tx_offset_val.16-31: {  stage 1..4: W25(16..31) } 
  eg_md.eg_rank_id: {  stage 1..12: W51 } 
  eg_md.egress_rid: {  stage 1..12: W21 } 
  eg_md.tmp_a: {  stage 2..10: W28 } 
  eg_md.tmp_b: {  stage 2..12: W20 } 
  eg_md.tmp_c: {  stage 4..5: W27 } 
  hdr.payload.data00.0-15: TH10
  hdr.payload.data00.16-31: TH11
  dispatch_egress_result_psn: {  stage 11..13: W20 } 
  dispatch_egress_addr_slot_0_add_val.0-15: {  stage 2..9: H20 } 
  dispatch_egress_addr_slot_0_add_val.16-31: {  stage 2..9: W26(16..31) } 
  dispatch_egress_result_addr.0-31: {  stage 2..10: W27 } 
  dispatch_egress_result_addr.32-63: {  stage 2..10: W34 } 
  dispatch_egress_addr_slot_1_add_val.0-15: {  stage 2..8: H20 } 
  dispatch_egress_addr_slot_1_add_val.16-31: {  stage 2..8: W26(16..31) } 
  dispatch_egress_addr_slot_2_add_val.0-15: {  stage 2..8: H20 } 
  dispatch_egress_addr_slot_2_add_val.16-31: {  stage 2..8: W26(16..31) } 
  dispatch_egress_addr_slot_3_add_val.0-15: {  stage 2..6: H20 } 
  dispatch_egress_addr_slot_3_add_val.16-31: {  stage 2..6: W26(16..31) } 
  dispatch_egress_addr_slot_4_add_val.0-15: {  stage 2..5: H20 } 
  dispatch_egress_addr_slot_4_add_val.16-31: {  stage 2..5: W26(16..31) } 
  dispatch_egress_addr_slot_5_add_val.0-15: {  stage 2..5: H20 } 
  dispatch_egress_addr_slot_5_add_val.16-31: {  stage 2..5: W26(16..31) } 
  dispatch_egress_addr_slot_6_add_val.0-15: {  stage 2..4: H20 } 
  dispatch_egress_addr_slot_6_add_val.16-31: {  stage 2..4: W26(16..31) } 
  dispatch_egress_addr_slot_7_add_val.0-15: {  stage 2..4: W26(16..31) } 
  dispatch_egress_addr_slot_7_add_val.16-31: {  stage 2..4: H20 } 
  eg_intr_md_for_dprsr.drop_ctl: {  stage 1..19: B16(0..2) } 
  hdr.eth.$valid: B20(0)
  hdr.ipv4.$valid: {  stage 0: B20(1) } 
  hdr.udp.$valid: {  stage 0: B20(2) } 
  hdr.bth.$valid: {  stage 0: B20(3) } 
  hdr.bridge.$valid: {  stage 0: B20(4) } 
  hdr.aeth.$valid: B20(5)
  hdr.reth.$valid: B16(3)
  hdr.payload_first_word.$valid: B20(6)
  hdr.payload.$valid: {  stage 1..19: B20(7) } 
parser ingress:
  start: $entry_point.start
  init_zero: [ B5, W8, W10, W13, W6, W7, W4, W47, W48, W12, B1, B2, W1, W14, W5, W3, W36, W42, W52, B0, H3, B4 ]
  bitwise_or: [ B2, B4 ]
  hdr_len_adj: 16
  states:
    $entry_point.start:
      *:
        0..1: H0  # bit[7..15] -> H0 bit[8..0]: ingress::ig_intr_md.ingress_port
        16..17: TH14  # ingress::hdr.eth.dst_addr[47:32].32-47
        18: TB3  # ingress::hdr.eth.dst_addr[31:24].24-31
        19: TB2  # ingress::hdr.eth.dst_addr[23:16].16-23
        20..21: TH5  # ingress::hdr.eth.dst_addr[15:0].0-15
        22..23: TH13  # ingress::hdr.eth.src_addr[47:32].32-47
        B4: 1  # value 1 -> B4 bit[0]: ingress::hdr.eth.$valid
        load: { half : 28..29 }
        shift: 24
        buf_req: 30
        next: $entry_point.start.$split_0
    $entry_point.start.$split_0:
      match: [ half ]
      0x0800:
        0..1: TH4  # ingress::hdr.eth.src_addr[31:16].16-31
        2..3: TH3  # ingress::hdr.eth.src_addr[15:0].0-15
        4..5: TH12  # ingress::hdr.eth.ether_type
        6..9: TW1
            # - bit[0..7] -> TW1 bit[31..24]: ingress::hdr.ipv4.ver_ihl
            # - bit[8..15] -> TW1 bit[23..16]: ingress::hdr.ipv4.diffserv
            # - bit[16..31] -> TW1 bit[15..0]: ingress::hdr.ipv4.total_len
        10..13: TW2
            # - bit[32..47] -> TW2 bit[31..16]: ingress::hdr.ipv4.identification
            # - bit[48..63] -> TW2 bit[15..0]: ingress::hdr.ipv4.flag_offset
        14..17: TW0
            # - bit[64..71] -> TW0 bit[31..24]: ingress::hdr.ipv4.ttl
            # - bit[72..79] -> TW0 bit[23..16]: ingress::hdr.ipv4.protocol
            # - bit[80..95] -> TW0 bit[15..0]: ingress::hdr.ipv4.hdr_checksum
        18..21: W43  # ingress::hdr.ipv4.src_addr
        B4: 2  # value 1 -> B4 bit[1]: ingress::hdr.ipv4.$valid
        load: { byte1 : 15 }
        shift: 22
        buf_req: 22
        next: parse_ipv4.$split_0
      0x****:
        0..1: TH4  # ingress::hdr.eth.src_addr[31:16].16-31
        2..3: TH3  # ingress::hdr.eth.src_addr[15:0].0-15
        4..5: TH12  # ingress::hdr.eth.ether_type
        shift: 6
        buf_req: 6
        next: end
    parse_ipv4.$split_0:
      match: [ byte1 ]
      0x11:
        0..3: W15  # ingress::hdr.ipv4.dst_addr
        load: { half : 6..7 }
        shift: 4
        buf_req: 8
        next: parse_udp
      0x**:
        0..3: W15  # ingress::hdr.ipv4.dst_addr
        shift: 4
        buf_req: 4
        next: end
    parse_udp:
      match: [ half ]
      0x12b7:
        0..1: TH2  # ingress::hdr.udp.src_port
        2..3: TH1  # ingress::hdr.udp.dst_port
        4..7: TW3
            # - bit[32..47] -> TW3 bit[31..16]: ingress::hdr.udp.length
            # - bit[48..63] -> TW3 bit[15..0]: ingress::hdr.udp.checksum
        B4: 4  # value 1 -> B4 bit[2]: ingress::hdr.udp.$valid
        load: { byte1 : 8 }
        shift: 8
        buf_req: 9
        next: parse_bth
      0x****:
        0..1: TH2  # ingress::hdr.udp.src_port
        2..3: TH1  # ingress::hdr.udp.dst_port
        4..7: TW3
            # - bit[32..47] -> TW3 bit[31..16]: ingress::hdr.udp.length
            # - bit[48..63] -> TW3 bit[15..0]: ingress::hdr.udp.checksum
        B4: 4  # value 1 -> B4 bit[2]: ingress::hdr.udp.$valid
        shift: 8
        buf_req: 8
        next: end
    parse_bth:
      match: [ byte1 ]
      0x06:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_write_reth
      0x07:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_payload
      0x08:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_payload
      0x0a:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_write_reth
      0x0c:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_reth
      0x0d:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x0e:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_payload
      0x0f:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x10:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x11:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_ack_aeth
      0x**:
        0: B3  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W50  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B4: 8  # value 1 -> B4 bit[3]: ingress::hdr.bth.$valid
        B1: 16  # value 1 -> B1 bit[4]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: end
    parse_write_reth:
      *:
        0..3: W0  # ingress::hdr.reth.addr[63:32].32-63
        4..7: W35  # ingress::hdr.reth.addr[31:0].0-31
        8..11: TW9  # ingress::hdr.reth.rkey
        12..15: TW8  # ingress::hdr.reth.len
        B4: 16  # value 1 -> B4 bit[4]: ingress::hdr.reth.$valid
        B2: 128  # value 1 -> B2 bit[7]: ingress::ig_md.has_reth
        shift: 16
        buf_req: 16
        next: parse_payload
    parse_payload:
      *:
        0..3: W2  # ingress::hdr.payload.data00
        B4: 64  # value 1 -> B4 bit[6]: ingress::hdr.payload.$valid
        B2: 32  # value 1 -> B2 bit[5]: ingress::ig_md.has_payload
        shift: 4
        buf_req: 4
        next: end
    parse_read_reth:
      *:
        0..3: W0  # ingress::hdr.reth.addr[63:32].32-63
        4..7: W35  # ingress::hdr.reth.addr[31:0].0-31
        8..11: TW9  # ingress::hdr.reth.rkey
        12..15: TW8  # ingress::hdr.reth.len
        B4: 16  # value 1 -> B4 bit[4]: ingress::hdr.reth.$valid
        B2: 128  # value 1 -> B2 bit[7]: ingress::ig_md.has_reth
        shift: 16
        buf_req: 16
        next: end
    parse_read_aeth:
      *:
        0..3: W11  # ingress::hdr.aeth.msn
        B4: 128  # value 1 -> B4 bit[7]: ingress::hdr.aeth.$valid
        B2: 64  # value 1 -> B2 bit[6]: ingress::ig_md.has_aeth
        shift: 4
        buf_req: 4
        next: parse_payload
    parse_ack_aeth:
      *:
        0..3: W11  # ingress::hdr.aeth.msn
        B4: 128  # value 1 -> B4 bit[7]: ingress::hdr.aeth.$valid
        B2: 64  # value 1 -> B2 bit[6]: ingress::ig_md.has_aeth
        shift: 4
        buf_req: 4
        next: end
deparser ingress:
  dictionary:
    TH14: B4(0)  # ingress::hdr.eth.dst_addr.32-47 if ingress::hdr.eth.$valid
    TB3: B4(0)  # ingress::hdr.eth.dst_addr.24-31 if ingress::hdr.eth.$valid
    TB2: B4(0)  # ingress::hdr.eth.dst_addr.16-23 if ingress::hdr.eth.$valid
    TH5: B4(0)  # ingress::hdr.eth.dst_addr.0-15 if ingress::hdr.eth.$valid
    TH13: B4(0)  # ingress::hdr.eth.src_addr.32-47 if ingress::hdr.eth.$valid
    TH4: B4(0)  # ingress::hdr.eth.src_addr.16-31 if ingress::hdr.eth.$valid
    TH3: B4(0)  # ingress::hdr.eth.src_addr.0-15 if ingress::hdr.eth.$valid
    TH12: B4(0)  # ingress::hdr.eth.ether_type if ingress::hdr.eth.$valid
    TW1: B4(1)
        # - bit[31..24]: ingress::hdr.ipv4.ver_ihl if ingress::hdr.ipv4.$valid
        # - bit[23..16]: ingress::hdr.ipv4.diffserv if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.total_len if ingress::hdr.ipv4.$valid
    TW2: B4(1)
        # - bit[31..16]: ingress::hdr.ipv4.identification if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.flag_offset if ingress::hdr.ipv4.$valid
    TW0: B4(1)
        # - bit[31..24]: ingress::hdr.ipv4.ttl if ingress::hdr.ipv4.$valid
        # - bit[23..16]: ingress::hdr.ipv4.protocol if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.hdr_checksum if ingress::hdr.ipv4.$valid
    W43: B4(1)  # ingress::hdr.ipv4.src_addr if ingress::hdr.ipv4.$valid
    W15: B4(1)  # ingress::hdr.ipv4.dst_addr if ingress::hdr.ipv4.$valid
    TH2: B4(2)  # ingress::hdr.udp.src_port if ingress::hdr.udp.$valid
    TH1: B4(2)  # ingress::hdr.udp.dst_port if ingress::hdr.udp.$valid
    TW3: B4(2)
        # - bit[31..16]: ingress::hdr.udp.length if ingress::hdr.udp.$valid
        # - bit[15..0]: ingress::hdr.udp.checksum if ingress::hdr.udp.$valid
    B3: B4(3)  # ingress::hdr.bth.opcode if ingress::hdr.bth.$valid
    TB1: B4(3)  # ingress::hdr.bth.se_migreq_pad_ver if ingress::hdr.bth.$valid
    TH0: B4(3)  # ingress::hdr.bth.pkey if ingress::hdr.bth.$valid
    W50: B4(3)  # ingress::hdr.bth.dst_qp if ingress::hdr.bth.$valid
    W9: B4(3)  # ingress::hdr.bth.psn if ingress::hdr.bth.$valid
    W12: B4(5)  # ingress::hdr.bridge.ing_rank_id if ingress::hdr.bridge.$valid
    B2: B4(5)
        # - bit[7]: ingress::hdr.bridge.has_reth if ingress::hdr.bridge.$valid
        # - bit[6]: ingress::hdr.bridge.has_aeth if ingress::hdr.bridge.$valid
        # - bit[5]: ingress::hdr.bridge.has_payload if ingress::hdr.bridge.$valid
        # - bit[4]: ingress::hdr.bridge.is_loopback if ingress::hdr.bridge.$valid
        # - bit[3..2]: ingress::hdr.bridge.conn_phase if ingress::hdr.bridge.$valid
        # - bit[1..0]: ingress::hdr.bridge.conn_semantics if ingress::hdr.bridge.$valid
    W1: B4(5)  # ingress::hdr.bridge.channel_id if ingress::hdr.bridge.$valid
    W40: B4(5)  # ingress::hdr.bridge.bitmap if ingress::hdr.bridge.$valid
    W5: B4(5)  # ingress::hdr.bridge.tx_loc_val if ingress::hdr.bridge.$valid
    W3: B4(5)  # ingress::hdr.bridge.tx_offset_val if ingress::hdr.bridge.$valid
    W33: B4(5)  # ingress::hdr.bridge.root_rank_id if ingress::hdr.bridge.$valid
    W49: B4(5)  # ingress::hdr.bridge.next_token_addr.32-63 if ingress::hdr.bridge.$valid
    W41: B4(5)  # ingress::hdr.bridge.next_token_addr.0-31 if ingress::hdr.bridge.$valid
    TB0: B4(5)  # ingress::hdr.bridge.agg_op if ingress::hdr.bridge.$valid
    W11: B4(7)  # ingress::hdr.aeth.msn if ingress::hdr.aeth.$valid
    W0: B4(4)  # ingress::hdr.reth.addr.32-63 if ingress::hdr.reth.$valid
    W35: B4(4)  # ingress::hdr.reth.addr.0-31 if ingress::hdr.reth.$valid
    TW9: B4(4)  # ingress::hdr.reth.rkey if ingress::hdr.reth.$valid
    TW8: B4(4)  # ingress::hdr.reth.len if ingress::hdr.reth.$valid
    W2: B4(6)  # ingress::hdr.payload.data00 if ingress::hdr.payload.$valid
  egress_unicast_port: H1(0..8)  # bit[8..0]: ingress::ig_intr_md_for_tm.ucast_egress_port
  drop_ctl: B1(0..2)  # bit[2..0]: ingress::ig_intr_md_for_dprsr.drop_ctl
  egress_multicast_group_0:
    - W32(0..15)  # bit[15..0]: ingress::ig_intr_md_for_tm.mcast_grp_a
  egress_multicast_group_1:
    - H2  # ingress::ig_intr_md_for_tm.mcast_grp_b
  mirror:
    select: B0(0..2)  # bit[2..0]: ingress::ig_intr_md_for_dprsr.mirror_type
    0:
      - H3(0..9)  # bit[9..0]: ingress::$tmp2
parser egress:
  start: $entry_point.start
  init_zero: [ W28, W22, W25, W26, W51, W21, W20, W27, H20, W34, B16, B20 ]
  bitwise_or: [ B20 ]
  hdr_len_adj: 27
  meta_opt: 8191
  states:
    $entry_point.start:
      *:
        0..1: H16  # bit[7..15] -> H16 bit[8..0]: egress::eg_intr_md.egress_port
        17..20: W19  # bit[152..167] -> W19 bit[15..0]: egress::eg_intr_md.egress_rid
        27..28: H19  # egress::hdr.eth.dst_addr[47:32].32-47
        B20: 31
            # - value 1 -> B20 bit[0]: egress::hdr.eth.$valid
            # - value 1 -> B20 bit[1]: egress::hdr.ipv4.$valid
            # - value 1 -> B20 bit[2]: egress::hdr.udp.$valid
            # - value 1 -> B20 bit[3]: egress::hdr.bth.$valid
            # - value 1 -> B20 bit[4]: egress::hdr.bridge.$valid
        intr_md: 25
        shift: 29
        buf_req: 29
        next: $entry_point.start.$split_0
    $entry_point.start.$split_0:
      *:
        0..3: W44  # egress::hdr.eth.dst_addr[31:0].0-31
        4..5: H18  # egress::hdr.eth.src_addr[47:32].32-47
        6..9: W39  # egress::hdr.eth.src_addr[31:0].0-31
        10: TB6  # egress::hdr.eth.ether_type[15:8].8-15
        11: TB5  # egress::hdr.eth.ether_type[7:0].0-7
        12..13: TH6
            # - bit[96..103] -> TH6 bit[15..8]: egress::hdr.ipv4.ver_ihl
            # - bit[104..111] -> TH6 bit[7..0]: egress::hdr.ipv4.diffserv
        14..15: H17  # egress::hdr.ipv4.total_len
        16..19: TW5
            # - bit[128..143] -> TW5 bit[31..16]: egress::hdr.ipv4.identification
            # - bit[144..159] -> TW5 bit[15..0]: egress::hdr.ipv4.flag_offset
        20..23: TW4
            # - bit[160..167] -> TW4 bit[31..24]: egress::hdr.ipv4.ttl
            # - bit[168..175] -> TW4 bit[23..16]: egress::hdr.ipv4.protocol
            # - bit[176..191] -> TW4 bit[15..0]: egress::hdr.ipv4.hdr_checksum
        shift: 24
        buf_req: 24
        next: $entry_point.start.$split_1
    $entry_point.start.$split_1:
      *:
        0..3: W45  # egress::hdr.ipv4.src_addr
        4..7: W46  # egress::hdr.ipv4.dst_addr
        8..11: W53
            # - bit[64..79] -> W53 bit[31..16]: egress::hdr.udp.src_port
            # - bit[80..95] -> W53 bit[15..0]: egress::hdr.udp.dst_port
        12..15: W31
            # - bit[96..111] -> W31 bit[31..16]: egress::hdr.udp.length
            # - bit[112..127] -> W31 bit[15..0]: egress::hdr.udp.checksum
        16: B19  # egress::hdr.bth.opcode
        17: TB4  # egress::hdr.bth.se_migreq_pad_ver
        18..19: TH7  # egress::hdr.bth.pkey
        shift: 20
        buf_req: 20
        next: $entry_point.start.$split_2
    $entry_point.start.$split_2:
      *:
        0..3: W57  # egress::hdr.bth.dst_qp
        4..7: W24  # egress::hdr.bth.psn
        8..11: TW7  # egress::hdr.bridge.ing_rank_id
        12: B17
            # - bit[96] -> B17 bit[7]: egress::hdr.bridge.has_reth
            # - bit[97] -> B17 bit[6]: egress::hdr.bridge.has_aeth
            # - bit[98] -> B17 bit[5]: egress::hdr.bridge.has_payload
            # - bit[99] -> B17 bit[4]: egress::hdr.bridge.is_loopback
            # - bit[100..101] -> B17 bit[3..2]: egress::hdr.bridge.conn_phase
            # - bit[102..103] -> B17 bit[1..0]: egress::hdr.bridge.conn_semantics
        13..16: W17  # egress::hdr.bridge.channel_id
        load: { byte1 : 12, byte0 : 12, half : 12..13 }
        shift: 17
        buf_req: 17
        next: $entry_point.start.$split_3
    $entry_point.start.$split_3:
      *:
        0..3: TW6  # egress::hdr.bridge.bitmap
        4..7: W16  # egress::hdr.bridge.tx_loc_val
        8..11: W18  # egress::hdr.bridge.tx_offset_val
        12..15: W56  # egress::hdr.bridge.root_rank_id
        24: B18  # egress::hdr.bridge.agg_op
        shift: 16
        buf_req: 25
        next: $entry_point.start.$split_4
    $entry_point.start.$split_4:
      match: [ byte1 ]
      0b*1******:
        0..3: W37  # egress::hdr.bridge.next_token_addr[63:32].32-63
        4..7: W29  # egress::hdr.bridge.next_token_addr[31:0].0-31
        9..10: TH9  # egress::hdr.aeth.msn[31:16].16-31
        11..12: TH8  # egress::hdr.aeth.msn[15:0].0-15
        B20: 32  # value 1 -> B20 bit[5]: egress::hdr.aeth.$valid
        shift: 13
        buf_req: 13
        next: check_reth
      0b*0******:
        0..3: W37  # egress::hdr.bridge.next_token_addr[63:32].32-63
        4..7: W29  # egress::hdr.bridge.next_token_addr[31:0].0-31
        shift: 9
        buf_req: 9
        next: check_reth
    check_reth:
      match: [ byte0 ]
      0b1*******:
        0..3: W38  # egress::hdr.reth.addr[63:32].32-63
        4..7: W30  # egress::hdr.reth.addr[31:0].0-31
        8..11: W55  # egress::hdr.reth.rkey
        12..15: W54  # egress::hdr.reth.len
        B16: 8  # value 1 -> B16 bit[3]: egress::hdr.reth.$valid
        shift: 16
        buf_req: 16
        next: check_payload
      0b0*******:
        buf_req: 0
        next: check_payload
    check_payload:
      match: [ half ]
      0b**1*************:
        0..3: W23  # egress::hdr.payload_first_word.data
        B20: 64  # value 1 -> B20 bit[6]: egress::hdr.payload_first_word.$valid
        shift: 4
        buf_req: 4
        next: end
      0b**0*************:
        buf_req: 0
        next: end
deparser egress:
  dictionary:
    H19: B20(0)  # egress::hdr.eth.dst_addr.32-47 if egress::hdr.eth.$valid
    W44: B20(0)  # egress::hdr.eth.dst_addr.0-31 if egress::hdr.eth.$valid
    H18: B20(0)  # egress::hdr.eth.src_addr.32-47 if egress::hdr.eth.$valid
    W39: B20(0)  # egress::hdr.eth.src_addr.0-31 if egress::hdr.eth.$valid
    TB6: B20(0)  # egress::hdr.eth.ether_type.8-15 if egress::hdr.eth.$valid
    TB5: B20(0)  # egress::hdr.eth.ether_type.0-7 if egress::hdr.eth.$valid
    TH6: B20(0)
        # - bit[15..8]: egress::hdr.ipv4.ver_ihl if egress::hdr.eth.$valid
        # - bit[7..0]: egress::hdr.ipv4.diffserv if egress::hdr.eth.$valid
    H17: B20(0)  # egress::hdr.ipv4.total_len if egress::hdr.eth.$valid
    TW5: B20(0)
        # - bit[31..16]: egress::hdr.ipv4.identification if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.ipv4.flag_offset if egress::hdr.eth.$valid
    TW4: B20(0)
        # - bit[31..24]: egress::hdr.ipv4.ttl if egress::hdr.eth.$valid
        # - bit[23..16]: egress::hdr.ipv4.protocol if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.ipv4.hdr_checksum if egress::hdr.eth.$valid
    W45: B20(0)  # egress::hdr.ipv4.src_addr if egress::hdr.eth.$valid
    W46: B20(0)  # egress::hdr.ipv4.dst_addr if egress::hdr.eth.$valid
    W53: B20(0)
        # - bit[31..16]: egress::hdr.udp.src_port if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.udp.dst_port if egress::hdr.eth.$valid
    W31: B20(0)
        # - bit[31..16]: egress::hdr.udp.length if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.udp.checksum if egress::hdr.eth.$valid
    B19: B20(0)  # egress::hdr.bth.opcode if egress::hdr.eth.$valid
    TB4: B20(0)  # egress::hdr.bth.se_migreq_pad_ver if egress::hdr.eth.$valid
    TH7: B20(0)  # egress::hdr.bth.pkey if egress::hdr.eth.$valid
    W57: B20(0)  # egress::hdr.bth.dst_qp if egress::hdr.eth.$valid
    W24: B20(0)  # egress::hdr.bth.psn if egress::hdr.eth.$valid
    TW7: B20(0)  # egress::hdr.bridge.ing_rank_id if egress::hdr.eth.$valid
    B17: B20(0)
        # - bit[7]: egress::hdr.bridge.has_reth if egress::hdr.eth.$valid
        # - bit[6]: egress::hdr.bridge.has_aeth if egress::hdr.eth.$valid
        # - bit[5]: egress::hdr.bridge.has_payload if egress::hdr.eth.$valid
        # - bit[4]: egress::hdr.bridge.is_loopback if egress::hdr.eth.$valid
        # - bit[3..2]: egress::hdr.bridge.conn_phase if egress::hdr.eth.$valid
        # - bit[1..0]: egress::hdr.bridge.conn_semantics if egress::hdr.eth.$valid
    W17: B20(0)  # egress::hdr.bridge.channel_id if egress::hdr.eth.$valid
    TW6: B20(0)  # egress::hdr.bridge.bitmap if egress::hdr.eth.$valid
    W16: B20(0)  # egress::hdr.bridge.tx_loc_val if egress::hdr.eth.$valid
    W18: B20(0)  # egress::hdr.bridge.tx_offset_val if egress::hdr.eth.$valid
    W56: B20(0)  # egress::hdr.bridge.root_rank_id if egress::hdr.eth.$valid
    W37: B20(0)  # egress::hdr.bridge.next_token_addr.32-63 if egress::hdr.eth.$valid
    W29: B20(0)  # egress::hdr.bridge.next_token_addr.0-31 if egress::hdr.eth.$valid
    B18: B20(0)  # egress::hdr.bridge.agg_op if egress::hdr.eth.$valid
    TH9: B20(5)  # egress::hdr.aeth.msn.16-31 if egress::hdr.aeth.$valid
    TH8: B20(5)  # egress::hdr.aeth.msn.0-15 if egress::hdr.aeth.$valid
    W38: B16(3)  # egress::hdr.reth.addr.32-63 if egress::hdr.reth.$valid
    W30: B16(3)  # egress::hdr.reth.addr.0-31 if egress::hdr.reth.$valid
    W55: B16(3)  # egress::hdr.reth.rkey if egress::hdr.reth.$valid
    W54: B16(3)  # egress::hdr.reth.len if egress::hdr.reth.$valid
    W23: B20(6)  # egress::hdr.payload_first_word.data if egress::hdr.payload_first_word.$valid
    TH11: B20(7)  # egress::hdr.payload.data00.16-31 if egress::hdr.payload.$valid
    TH10: B20(7)  # egress::hdr.payload.data00.0-15 if egress::hdr.payload.$valid
  drop_ctl: B16(0..2)  # bit[2..0]: egress::eg_intr_md_for_dprsr.drop_ctl
  egress_unicast_port: H16(0..8)  # bit[8..0]: egress::eg_intr_md.egress_port
stage 0 ingress:
  phase0_match A2AIngressParser.$PORT_METADATA:
    p4:
      name: A2AIngressParser.$PORT_METADATA
      size: 288
      preferred_match_type: exact
      match_type: exact
    size: 288
    p4_param_order:
      ig_intr_md.ingress_port: { type: exact, size: 9 }
    format: {ig_intr_md: 0..63}
    constant_value: 0
    actions:
      set_port_metadata:
      - handle: 0x20000000
      - p4_param_order: { ig_intr_md: 64 } 
  exact_match traffic_classify_0 0:
    p4: { name: A2AIngress.traffic_classify, size: 32768 }
    p4_param_order: 
      hdr.ipv4.src_addr: { type: exact, size: 32, full_size: 32 }
      hdr.ipv4.dst_addr: { type: exact, size: 32, full_size: 32 }
      hdr.bth.dst_qp: { type: exact, size: 32, full_size: 32 }
    row: [ 5, 6, 7 ]
    bus: [ 0, 0, 0 ]
    column:
    - [ 2, 3, 4, 5, 6, 7, 8, 9 ]
    - [ 2, 3, 4, 5, 6, 7, 8, 9 ]
    - [ 2, 3, 4, 5, 6, 7, 8, 9 ]
    stash: 
      row: [ 5, 6, 7 ]
      col: [ 2, 2, 2 ]
      unit: [ 0, 0, 0 ]
    ways:
      - { group: 0, index: 0..9, select: 40..51 & 0x1, rams: [[7, 2], [6, 2], [5, 2], [7, 3], [6, 3], [5, 3]] }
      - { group: 0, index: 10..19, select: 40..51 & 0x2, rams: [[7, 4], [6, 4], [5, 4], [7, 5], [6, 5], [5, 5]] }
      - { group: 0, index: 20..29, select: 40..51 & 0x4, rams: [[7, 6], [6, 6], [5, 6], [7, 7], [6, 7], [5, 7]] }
      - { group: 0, index: 30..39, select: 40..51 & 0x8, rams: [[7, 8], [6, 8], [5, 8], [7, 9], [6, 9], [5, 9]] }
    input_xbar:
      exact group 0: { 0: hdr.ipv4.dst_addr, 32: hdr.ipv4.src_addr, 64: hdr.bth.dst_qp }
      hash 0:
        0..7: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..7)
        8..9: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8..9)
        40: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(10)
        11..18: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..7)
        19: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8)
        10: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(10)
        41: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(9)
        22..29: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..7)
        20..21: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(9..10)
        42: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8)
        33..39: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..6)
        30..32: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8..10)
        43: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(7)
      hash 1:
        0..9: random(hdr.bth.dst_qp)
        40: random(hdr.bth.dst_qp)
        10..19: random(hdr.bth.dst_qp)
        41: random(hdr.bth.dst_qp)
        20..29: random(hdr.bth.dst_qp)
        42: random(hdr.bth.dst_qp)
        30..39: random(hdr.bth.dst_qp)
        43: random(hdr.bth.dst_qp)
      hash group 0:
        table: [0, 1]
        seed: 0x38e4c1047c4
    format: { action(0): 5..6, immediate(0): 7..10, version(0): 0..3, match(0): [ 11..15, 32..111 ], action(1): 21..22, immediate(1): 23..26, version(1): 16..19, match(1): [ 27..31, 112..127, 224..255, 352..383 ], action(2): 133..134, immediate(2): 135..138, version(2): 128..131, match(2): 139..223, action(3): 261..262, immediate(3): 263..266, version(3): 256..259, match(3): 267..351 }
    match: [ hdr.ipv4.dst_addr(11..15), hdr.ipv4.dst_addr(16..23), hdr.ipv4.dst_addr(24..31), hdr.ipv4.src_addr(0..7), hdr.ipv4.src_addr(8..15), hdr.ipv4.src_addr(16..23), hdr.ipv4.src_addr(24..31), hdr.bth.dst_qp(0..7), hdr.bth.dst_qp(8..15), hdr.bth.dst_qp(16..23), hdr.bth.dst_qp(24..31) ]
    match_group_map: [ [ 1, 0 ], [ 1, 2 ], [ 1, 3 ] ]
    gateway:
      name: cond-86
      input_xbar:
        exact group 0: { 100: ig_md.is_roce }
      row: 5
      bus: 1
      unit: 0
      match: { 4: ig_md.is_roce }
      0x1:
        run_table: true
      miss:
        next:  tbl_a2a_ingress_control115
      condition: 
        expression: "(ig_md.is_roce)"
        true:  traffic_classify_0
        false:  tbl_a2a_ingress_control115
    hit: [  tbl_a2a_ingress_control119 ]
    miss:  tbl_a2a_ingress_control119
    action_bus: { 0 : immediate(0..3) }
    action: traffic_classify_0$action_data($DIRECT, $DEFAULT)
    instruction: traffic_classify_0(action, $DEFAULT)
    actions:
      A2AIngress.set_a2a_traffic(1, 1):
      - p4_param_order: { conn_phase: 2, conn_semantics: 2, channel_id: 32, channel_class: 32, ing_rank_id: 32, root_rank_id: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000003
      - next_table: 0
      - { channel_id_0: $adf_f0(0..31), channel_id: channel_id_0, ing_rank_id_1: $adf_f1(0..31), ing_rank_id: ing_rank_id_1, channel_class_1: $adf_f2(0..31), channel_class: channel_class_1, root_rank_id_1: $adf_f3(0..31), root_rank_id: root_rank_id_1, $data0: immediate(0..3), conn_semantics_1: $data0(0..1), conn_semantics: conn_semantics_1, conn_phase_1: $data0(2..3), conn_phase: conn_phase_1 }
      - set ig_md.channel_id, channel_id
      - set ig_md.ing_rank_id, ing_rank_id
      - set ig_md.root_rank_id, root_rank_id
      - set ig_md.channel_class, channel_class
      - set B2(0..3), $data0
      A2AIngress.set_unknown_traffic(2, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000004
      - next_table: 0
      - {  }
      - set ig_md.conn_phase, 0
    default_action: A2AIngress.set_unknown_traffic
  action traffic_classify_0$action_data:
    p4: { name: A2AIngress.traffic_classify$action }
    row: [ 15, 13, 11, 9, 7, 6, 5, 4 ]
    logical_bus: [ A, O, O, O, O, O, O, O ]
    word: [ 0, 0, 0, 0, 0, 0, 0, 0 ]
    column:
    - [ 4, 5 ]
    - [ 4, 5 ]
    - [ 4, 5 ]
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 2, 3, 4, 5 ]
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 2, 3, 4, 5 ]
    vpns: 
    - [ 0, 1 ]
    - [ 2, 3 ]
    - [ 4, 5 ]
    - [ 6, 7, 8, 9, 10, 11 ]
    - [ 12, 13, 14, 15, 16, 17 ]
    - [ 18, 19, 20, 21 ]
    - [ 22, 23, 24, 25, 26, 27 ]
    - [ 28, 29, 30, 31 ]
    home_row:
    - 15
    format A2AIngress.set_a2a_traffic: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 96..99 : $adf_f2, 100..103 : $adf_f3, 104..107 : $adf_f0, 108..111 : $adf_f1 }
  ternary_match tbl_a2a_ingress_control119 1:
    p4: { name: tbl_a2a_ingress_control119, hidden: true }
    hit: [  cond-87 ]
    miss:  cond-87
    indirect: tbl_a2a_ingress_control119$tind
  ternary_indirect tbl_a2a_ingress_control119$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control119$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control119(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000001
      - next_table: 0
      - set ig_md.psn, hdr.bth.psn
    default_action: a2a_ingress_control119
  gateway cond-87 2:
    name: cond-87
    input_xbar:
      exact group 0: { 111: hdr.aeth.$valid }
    row: 4
    bus: 1
    unit: 1
    match: { 7: hdr.aeth.$valid }
    0x1:
      next:  tbl_a2a_ingress_control120
    miss:
      next:  tbl_a2a_ingress_control120
    condition: 
      expression: "(hdr.aeth.$valid == 1)"
      true:  tbl_a2a_ingress_control120
      false:  tbl_a2a_ingress_control120
stage 1 ingress:
  dependency: match
  ternary_match tbl_a2a_ingress_control120 0:
    p4: { name: tbl_a2a_ingress_control120, hidden: true }
    hit: [  cond-88 ]
    miss:  cond-88
    indirect: tbl_a2a_ingress_control120$tind
  ternary_indirect tbl_a2a_ingress_control120$tind:
    row: 6
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control120$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control120(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000002
      - next_table: 0
      - set ig_md.psn(0..0), 0
    default_action: a2a_ingress_control120
  gateway cond-88 1:
    name: cond-88
    input_xbar:
      exact group 0: { 2: ig_md.conn_phase }
    row: 5
    bus: 1
    unit: 1
    match: { 2: ig_md.conn_phase }
    0x1:
      next:  tbl_dispatch_control154
    miss:
      next:  tbl_combine_control349
    condition: 
      expression: "(ig_md.conn_phase == 1)"
      true:  tbl_dispatch_control154
      false:  tbl_combine_control349
  ternary_match tbl_dispatch_control154 5:
    p4: { name: tbl_dispatch_control154, hidden: true }
    gateway:
      name: cond-89
      input_xbar:
        exact group 0: { 0: ig_md.conn_semantics, 8: hdr.bth.opcode }
      row: 4
      bus: 1
      unit: 1
      match: { 8: ig_md.conn_semantics, 0: hdr.bth.opcode }
      0x211:
        run_table: true
      miss:
        next:  tbl_dispatch_control169
      condition: 
        expression: "(ig_md.conn_semantics == 2 && hdr.bth.opcode == 17)"
        true:  tbl_dispatch_control154
        false:  tbl_dispatch_control169
    hit: [  tbl_a2a_ingress_control138 ]
    miss:  tbl_a2a_ingress_control138
    indirect: tbl_dispatch_control154$tind
  ternary_indirect tbl_dispatch_control154$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control154$tind(action, $DEFAULT)
    actions:
      dispatch_control154(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000005
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: dispatch_control154
  ternary_match tbl_dispatch_control169 6:
    p4: { name: tbl_dispatch_control169, hidden: true }
    gateway:
      name: cond-90
      input_xbar:
        exact group 0: { 0: ig_md.conn_semantics }
      row: 4
      bus: 0
      unit: 0
      match: { 0: ig_md.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  tbl_dispatch_control182
      condition: 
        expression: "(ig_md.conn_semantics == 0)"
        true:  tbl_dispatch_control169
        false:  tbl_dispatch_control182
    hit: [  tbl_dispatch_control161 ]
    miss:  tbl_dispatch_control161
    indirect: tbl_dispatch_control169$tind
  ternary_indirect tbl_dispatch_control169$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control169$tind(action, $DEFAULT)
    actions:
      dispatch_control169(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000c
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control169
  ternary_match tbl_combine_control349 2:
    p4: { name: tbl_combine_control349, hidden: true }
    gateway:
      name: cond-95
      input_xbar:
        exact group 0: { 2: ig_md.conn_phase }
      row: 5
      bus: 0
      unit: 0
      match: { 2: ig_md.conn_phase }
      0x2:
        run_table: true
      miss:
        next:  tbl_a2a_ingress_control135
      condition: 
        expression: "(ig_md.conn_phase == 2)"
        true:  tbl_combine_control349
        false:  tbl_a2a_ingress_control135
    hit: [  tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn ]
    miss:  tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn
    indirect: tbl_combine_control349$tind
  ternary_indirect tbl_combine_control349$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control349$tind(action, $DEFAULT)
    actions:
      combine_control349(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000024
      - next_table: 0
      - add W14, W12, W13
    default_action: combine_control349
stage 2 ingress:
  dependency: match
  hash_action tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn 0:
    p4: { name: tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-96
      input_xbar:
        exact group 0: { 96: ig_md.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x3:
        next:  tbl_combine_control367
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_control367
        false:  cond-99
    next:  cond-99
    action_bus: { 96..99 : tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn(0..31) }
    stateful: tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_cond_inc_rx_bitmap_epsn(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000025
      - next_table: 0
      - set W6(0..31), tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn
      - tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn(combine_ctrl_ra_read_cond_inc_rx_bitmap_epsn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_cond_inc_rx_bitmap_epsn
  stateful tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn:
    p4: { name: A2AIngress.combine_ctrl.reg_rx_bitmap_epsn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_cond_inc_rx_bitmap_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  gateway cond-99 1:
    name: cond-99
    input_xbar:
      exact group 0: { 96: ig_md.conn_semantics }
    row: 3
    bus: 1
    unit: 1
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
    miss:
      next:  cond-104
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
      false:  cond-104
  hash_action tbl_combine_ctrl_do_read_cond_inc_tx_epsn 2:
    p4: { name: tbl_combine_ctrl_do_read_cond_inc_tx_epsn, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tx_reg_idx }
      hash 0:
        16..31: ig_md.tx_reg_idx(0..15)
        39..45: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-100
      input_xbar:
        exact group 0: { 104: ig_intr_md.ingress_port(8), 112: ig_intr_md.ingress_port(0..7) }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        run_table : true
      miss:
        next:  tbl_combine_control392
      condition: 
        expression: "(ig_intr_md.ingress_port != 192)"
        true:  tbl_combine_control392
        false:  tbl_combine_ctrl_do_read_add_rx_token_epsn
    next:  tbl_combine_ctrl_do_read_add_rx_token_epsn
    action_bus: { 104..107 : tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn(0..31) }
    stateful: tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_cond_inc_tx_epsn(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_cond_inc_tx_epsn(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000034
      - next_table: 0
      - set W6(0..31), tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn
      - tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn(combine_ctrl_ra_read_cond_inc_tx_epsn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_cond_inc_tx_epsn
  stateful tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_epsn, size: 512 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_cond_inc_tx_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  hash_action tbl_combine_ctrl_do_read_add_rx_token_epsn 12:
    p4: { name: tbl_combine_ctrl_do_read_add_rx_token_epsn, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_add_rx_token_epsn-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_combine_control429
      miss:  tbl_combine_control429
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control429
        false:  tbl_combine_control429
    next: []
    action_bus: { 120..123 : tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn(0..31) }
    stateful: tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_add_rx_token_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_add_rx_token_epsn(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000032
      - next_table: 0
      - set W6(0..31), tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn
      - tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn(combine_ctrl_ra_read_add_rx_token_epsn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_add_rx_token_epsn
  stateful tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn:
    p4: { name: A2AIngress.combine_ctrl.reg_rx_token_epsn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_add_rx_token_epsn:
      - add lo, lo, 7
      - output mem_lo
  ternary_match tbl_combine_control392 3:
    p4: { name: tbl_combine_control392, hidden: true }
    gateway:
      name: cond-101
      input_xbar:
        exact group 1: { 0: ig_md.psn_cmp }
      row: 3
      bus: 0
      unit: 0
      match: { 0: ig_md.psn_cmp }
      0x01:
        run_table: true
      miss:
        next:  tbl_combine_control402
      condition: 
        expression: "(ig_md.psn_cmp == 1)"
        true:  tbl_combine_control392
        false:  tbl_combine_control402
    hit: [  tbl_combine_ctrl_do_read_tx_msn ]
    miss:  tbl_combine_ctrl_do_read_tx_msn
    indirect: tbl_combine_control392$tind
  ternary_indirect tbl_combine_control392$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control392$tind(action, $DEFAULT)
    actions:
      combine_control392(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003b
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control392
  ternary_match tbl_combine_control402 4:
    p4: { name: tbl_combine_control402, hidden: true }
    gateway:
      name: cond-102
      input_xbar:
        exact group 1: { 0: ig_md.psn_cmp }
      row: 2
      bus: 1
      unit: 1
      match: { 0: ig_md.psn_cmp }
      0x02:
        run_table: true
      miss:
        next:  tbl_combine_control412
      condition: 
        expression: "(ig_md.psn_cmp == 2)"
        true:  tbl_combine_control402
        false:  tbl_combine_control412
    hit: [  tbl_combine_ctrl_do_read_tx_msn_0 ]
    miss:  tbl_combine_ctrl_do_read_tx_msn_0
    indirect: tbl_combine_control402$tind
  ternary_indirect tbl_combine_control402$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control402$tind(action, $DEFAULT)
    actions:
      combine_control402(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000042
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control402
  ternary_match tbl_combine_control412 5:
    p4: { name: tbl_combine_control412, hidden: true }
    gateway:
      name: cond-103
      input_xbar:
        exact group 1: { 8: hdr.bth.opcode }
      row: 2
      bus: 0
      unit: 0
      match: { 0: hdr.bth.opcode }
      0x0a:
        next:  tbl_combine_ctrl_do_read_inc_tx_msn
      0x08:
        next:  tbl_combine_ctrl_do_read_inc_tx_msn
      miss:
        run_table: true
      condition: 
        expression: "(hdr.bth.opcode != 10 && hdr.bth.opcode != 8)"
        true:  tbl_combine_control412
        false:  tbl_combine_ctrl_do_read_inc_tx_msn
    hit: [  tbl_combine_ctrl_do_read_tx_msn_1 ]
    miss:  tbl_combine_ctrl_do_read_tx_msn_1
    indirect: tbl_combine_control412$tind
  ternary_indirect tbl_combine_control412$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control412$tind(action, $DEFAULT)
    actions:
      combine_control412(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000050
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control412
  hash_action tbl_combine_ctrl_do_read_inc_tx_msn 8:
    p4: { name: tbl_combine_ctrl_do_read_inc_tx_msn, hidden: true }
    row: 3
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tx_reg_idx }
      hash 0:
        16..31: ig_md.tx_reg_idx(0..15)
        39..45: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_inc_tx_msn-gateway
      row: 6
      bus: 0
      unit: 0
      0x0:  tbl_combine_control423
      miss:  tbl_combine_control423
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control423
        false:  tbl_combine_control423
    next: []
    action_bus: { 112..115 : tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_inc_tx_msn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_inc_tx_msn(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000043
      - next_table: 0
      - set W7(0..31), tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn
      - tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(combine_ctrl_ra_read_inc_tx_msn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_inc_tx_msn
  ternary_match tbl_combine_control423 13:
    p4: { name: tbl_combine_control423, hidden: true }
    hit: [  tbl_combine_control418 ]
    miss:  tbl_combine_control418
    indirect: tbl_combine_control423$tind
  ternary_indirect tbl_combine_control423$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control423$tind(action, $DEFAULT)
    actions:
      combine_control423(0, 13):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000049
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: combine_control423
  hash_action tbl_combine_ctrl_do_read_tx_msn_1 9:
    p4: { name: tbl_combine_ctrl_do_read_tx_msn_1, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tx_reg_idx }
      hash 0:
        16..31: ig_md.tx_reg_idx(0..15)
        39..45: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_tx_msn_1-gateway
      row: 5
      bus: 0
      unit: 1
      0x0:  tbl_combine_control407
      miss:  tbl_combine_control407
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control407
        false:  tbl_combine_control407
    next: []
    action_bus: { 112..115 : tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_tx_msn_1($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_tx_msn(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004a
      - next_table: 0
      - set W7(0..31), tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn
      - tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(combine_ctrl_ra_read_tx_msn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_tx_msn
  hash_action tbl_combine_ctrl_do_read_tx_msn_0 10:
    p4: { name: tbl_combine_ctrl_do_read_tx_msn_0, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tx_reg_idx }
      hash 0:
        16..31: ig_md.tx_reg_idx(0..15)
        39..45: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_tx_msn_0-gateway
      row: 5
      bus: 0
      unit: 0
      0x0:  tbl_combine_control397
      miss:  tbl_combine_control397
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control397
        false:  tbl_combine_control397
    next: []
    action_bus: { 112..115 : tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_tx_msn_0($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_tx_msn(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003c
      - next_table: 0
      - set W7(0..31), tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn
      - tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(combine_ctrl_ra_read_tx_msn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_tx_msn
  hash_action tbl_combine_ctrl_do_read_tx_msn 11:
    p4: { name: tbl_combine_ctrl_do_read_tx_msn, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tx_reg_idx }
      hash 0:
        16..31: ig_md.tx_reg_idx(0..15)
        39..45: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_tx_msn-gateway
      row: 4
      bus: 0
      unit: 1
      0x0:  tbl_combine_control387
      miss:  tbl_combine_control387
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control387
        false:  tbl_combine_control387
    next: []
    action_bus: { 112..115 : tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_tx_msn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_tx_msn(0, 11):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000035
      - next_table: 0
      - set W7(0..31), tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn
      - tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(combine_ctrl_ra_read_tx_msn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_tx_msn
  stateful tbl_combine_ctrl_do_read_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_msn, size: 512 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_tx_msn:
      - output mem_lo
      combine_ctrl_ra_read_inc_tx_msn:
      - add lo, lo, 1
      - output mem_lo
  ternary_match tbl_combine_control367 6:
    p4: { name: tbl_combine_control367, hidden: true }
    gateway:
      name: cond-97
      input_xbar:
        exact group 1: { 0: ig_md.psn_cmp }
      row: 1
      bus: 1
      unit: 1
      match: { 0: ig_md.psn_cmp }
      0x01:
        run_table: true
      miss:
        next:  tbl_combine_control376
      condition: 
        expression: "(ig_md.psn_cmp == 1)"
        true:  tbl_combine_control367
        false:  tbl_combine_control376
    hit: [  tbl_combine_control362 ]
    miss:  tbl_combine_control362
    indirect: tbl_combine_control367$tind
  ternary_indirect tbl_combine_control367$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control367$tind(action, $DEFAULT)
    actions:
      combine_control367(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002b
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control367
  ternary_match tbl_combine_control376 7:
    p4: { name: tbl_combine_control376, hidden: true }
    gateway:
      name: cond-98
      input_xbar:
        exact group 1: { 0: ig_md.psn_cmp }
      row: 1
      bus: 0
      unit: 0
      match: { 0: ig_md.psn_cmp }
      0x02:
        run_table: true
      miss:
        next:  cond-104
      condition: 
        expression: "(ig_md.psn_cmp == 2)"
        true:  tbl_combine_control376
        false:  cond-104
    hit: [  tbl_combine_control371 ]
    miss:  tbl_combine_control371
    indirect: tbl_combine_control376$tind
  ternary_indirect tbl_combine_control376$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control376$tind(action, $DEFAULT)
    actions:
      combine_control376(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000031
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control376
stage 3 ingress:
  dependency: action
  hash_action tbl_dispatch_control182 14:
    p4: { name: tbl_dispatch_control182, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-91
      input_xbar:
        exact group 0: { 72: ig_md.conn_semantics }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x1:
        next:  tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 1)"
        true:  tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn
        false:  tbl_a2a_ingress_control138
    next:  tbl_a2a_ingress_control138
    action_bus: { 96..99 : tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control182(action, $DEFAULT)
    actions:
      dispatch_control182(1, 13):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000e
      - next_table: 0
      - set W7(0..31), tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn
      - tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(dispatch_ctrl_ra_read_tx_msn, $hash_dist)
    default_action: dispatch_control182
  stateful tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_msn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: hdr.bth.opcode }
    data_bytemask: 1
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_init_tx_msn:
      - alu_a lo, 0
      dispatch_ctrl_ra_read_tx_msn:
      - equ lo, phv_lo(0..7), -10
      - equ hi, phv_lo(0..7), -8
      - add (cmplo | cmphi), lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control161 15:
    p4: { name: tbl_dispatch_control161, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control161-gateway
      row: 0
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_ctrl_mul
      miss:  tbl_dispatch_ctrl_mul
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_mul
        false:  tbl_dispatch_ctrl_mul
    next: []
    stateful: tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control161($DEFAULT, $DEFAULT)
    actions:
      dispatch_control161(0, 15):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000007
      - next_table: 0
      - add W10, 1, W8
      - tbl_dispatch_control182$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(dispatch_ctrl_ra_init_tx_msn, $hash_dist)
    default_action: dispatch_control161
  ternary_match tbl_combine_control429 12:
    p4: { name: tbl_combine_control429, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_control429$tind
  ternary_indirect tbl_combine_control429$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control429$tind(action, $DEFAULT)
    actions:
      combine_control429(0, 14):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000033
      - next_table: 0
      - set hdr.bth.psn, ig_md.tmp_a
      - set ig_md.is_loopback, 1
      - set ig_intr_md_for_tm.mcast_grp_a, ig_md.root_rank_id(0..15)
    default_action: combine_control429
  ternary_match tbl_combine_control418 2:
    p4: { name: tbl_combine_control418, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_psn_4 ]
    miss:  tbl_combine_ctrl_set_aeth_psn_4
    indirect: tbl_combine_control418$tind
  ternary_indirect tbl_combine_control418$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control418$tind(action, $DEFAULT)
    actions:
      combine_control418(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000044
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: combine_control418
  ternary_match tbl_combine_ctrl_set_aeth_psn_4 8:
    p4: { name: tbl_combine_ctrl_set_aeth_psn_4, hidden: true }
    hit: [  tbl_combine_ctrl_mul_4 ]
    miss:  tbl_combine_ctrl_mul_4
    indirect: tbl_combine_ctrl_set_aeth_psn_4$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_psn_4$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_psn_4$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_psn(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000048
      - next_table: 0
      - set hdr.bth.psn, ig_md.tmp_a
    default_action: A2AIngress.combine_ctrl.set_aeth_psn
  ternary_match tbl_combine_control407 3:
    p4: { name: tbl_combine_control407, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_psn_3 ]
    miss:  tbl_combine_ctrl_set_aeth_psn_3
    indirect: tbl_combine_control407$tind
  ternary_indirect tbl_combine_control407$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control407$tind(action, $DEFAULT)
    actions:
      combine_control407(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004b
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: combine_control407
  ternary_match tbl_combine_ctrl_set_aeth_psn_3 9:
    p4: { name: tbl_combine_ctrl_set_aeth_psn_3, hidden: true }
    hit: [  tbl_combine_ctrl_mul_3 ]
    miss:  tbl_combine_ctrl_mul_3
    indirect: tbl_combine_ctrl_set_aeth_psn_3$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_psn_3$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_psn_3$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_psn(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004f
      - next_table: 0
      - set hdr.bth.psn, ig_md.tmp_a
    default_action: A2AIngress.combine_ctrl.set_aeth_psn
  ternary_match tbl_combine_control397 4:
    p4: { name: tbl_combine_control397, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_psn_2 ]
    miss:  tbl_combine_ctrl_set_aeth_psn_2
    indirect: tbl_combine_control397$tind
  ternary_indirect tbl_combine_control397$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control397$tind(action, $DEFAULT)
    actions:
      combine_control397(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003d
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: combine_control397
  ternary_match tbl_combine_ctrl_set_aeth_psn_2 10:
    p4: { name: tbl_combine_ctrl_set_aeth_psn_2, hidden: true }
    hit: [  tbl_combine_ctrl_mul_2 ]
    miss:  tbl_combine_ctrl_mul_2
    indirect: tbl_combine_ctrl_set_aeth_psn_2$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_psn_2$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_psn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_psn(0, 11):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000041
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.combine_ctrl.set_aeth_psn
  ternary_match tbl_combine_control387 5:
    p4: { name: tbl_combine_control387, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_psn_1 ]
    miss:  tbl_combine_ctrl_set_aeth_psn_1
    indirect: tbl_combine_control387$tind
  ternary_indirect tbl_combine_control387$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control387$tind(action, $DEFAULT)
    actions:
      combine_control387(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000036
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: combine_control387
  ternary_match tbl_combine_ctrl_set_aeth_psn_1 11:
    p4: { name: tbl_combine_ctrl_set_aeth_psn_1, hidden: true }
    hit: [  tbl_combine_ctrl_mul_1 ]
    miss:  tbl_combine_ctrl_mul_1
    indirect: tbl_combine_ctrl_set_aeth_psn_1$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_psn_1$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_psn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_psn(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003a
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.combine_ctrl.set_aeth_psn
  ternary_match tbl_combine_control371 0:
    p4: { name: tbl_combine_control371, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_psn_0 ]
    miss:  tbl_combine_ctrl_set_aeth_psn_0
    indirect: tbl_combine_control371$tind
  ternary_indirect tbl_combine_control371$tind:
    row: 7
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control371$tind(action, $DEFAULT)
    actions:
      combine_control371(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002c
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_a
    default_action: combine_control371
  ternary_match tbl_combine_ctrl_set_aeth_psn_0 6:
    p4: { name: tbl_combine_ctrl_set_aeth_psn_0, hidden: true }
    hit: [  tbl_combine_ctrl_mul_0 ]
    miss:  tbl_combine_ctrl_mul_0
    indirect: tbl_combine_ctrl_set_aeth_psn_0$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_psn_0$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_psn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_psn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000030
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.combine_ctrl.set_aeth_psn
  ternary_match tbl_combine_control362 1:
    p4: { name: tbl_combine_control362, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_psn ]
    miss:  tbl_combine_ctrl_set_aeth_psn
    indirect: tbl_combine_control362$tind
  ternary_indirect tbl_combine_control362$tind:
    row: 6
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control362$tind(action, $DEFAULT)
    actions:
      combine_control362(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000026
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_a
    default_action: combine_control362
  ternary_match tbl_combine_ctrl_set_aeth_psn 7:
    p4: { name: tbl_combine_ctrl_set_aeth_psn, hidden: true }
    hit: [  tbl_combine_ctrl_mul ]
    miss:  tbl_combine_ctrl_mul
    indirect: tbl_combine_ctrl_set_aeth_psn$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_psn$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_psn$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_psn(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002a
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.combine_ctrl.set_aeth_psn
stage 4 ingress:
  dependency: action
  ternary_match tbl_a2a_ingress_control115 0:
    p4: { name: tbl_a2a_ingress_control115, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_a2a_ingress_control115$tind
  ternary_indirect tbl_a2a_ingress_control115$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control115$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control115(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000082
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: a2a_ingress_control115
  ternary_match tbl_dispatch_ctrl_mul 10:
    p4: { name: tbl_dispatch_ctrl_mul, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn
    indirect: tbl_dispatch_ctrl_mul$tind
  ternary_indirect tbl_dispatch_ctrl_mul$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 14):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000008
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_set_aeth_psn 15:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome
    indirect: tbl_dispatch_ctrl_set_aeth_psn$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000b
      - next_table: 0
      - set hdr.bth.psn, ig_md.psn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_combine_ctrl_mul_4 3:
    p4: { name: tbl_combine_ctrl_mul_4, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_syndrome_4 ]
    miss:  tbl_combine_ctrl_set_aeth_syndrome_4
    indirect: tbl_combine_ctrl_mul_4$tind
  ternary_indirect tbl_combine_ctrl_mul_4$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_mul_4$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.mul_256(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000045
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.combine_ctrl.mul_256
  ternary_match tbl_combine_ctrl_mul_3 4:
    p4: { name: tbl_combine_ctrl_mul_3, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_syndrome_3 ]
    miss:  tbl_combine_ctrl_set_aeth_syndrome_3
    indirect: tbl_combine_ctrl_mul_3$tind
  ternary_indirect tbl_combine_ctrl_mul_3$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_mul_3$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.mul_256(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004c
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.combine_ctrl.mul_256
  ternary_match tbl_combine_ctrl_mul_2 5:
    p4: { name: tbl_combine_ctrl_mul_2, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_syndrome_2 ]
    miss:  tbl_combine_ctrl_set_aeth_syndrome_2
    indirect: tbl_combine_ctrl_mul_2$tind
  ternary_indirect tbl_combine_ctrl_mul_2$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_mul_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.mul_256(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003e
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.combine_ctrl.mul_256
  ternary_match tbl_combine_ctrl_mul_1 6:
    p4: { name: tbl_combine_ctrl_mul_1, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_syndrome_1 ]
    miss:  tbl_combine_ctrl_set_aeth_syndrome_1
    indirect: tbl_combine_ctrl_mul_1$tind
  ternary_indirect tbl_combine_ctrl_mul_1$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_mul_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.mul_256(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000037
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.combine_ctrl.mul_256
  ternary_match tbl_combine_ctrl_mul_0 1:
    p4: { name: tbl_combine_ctrl_mul_0, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_syndrome_0 ]
    miss:  tbl_combine_ctrl_set_aeth_syndrome_0
    indirect: tbl_combine_ctrl_mul_0$tind
  ternary_indirect tbl_combine_ctrl_mul_0$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_mul_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.mul_256(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002d
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.combine_ctrl.mul_256
  ternary_match tbl_combine_ctrl_mul 2:
    p4: { name: tbl_combine_ctrl_mul, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_syndrome ]
    miss:  tbl_combine_ctrl_set_aeth_syndrome
    indirect: tbl_combine_ctrl_mul$tind
  ternary_indirect tbl_combine_ctrl_mul$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_mul$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.mul_256(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000027
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.combine_ctrl.mul_256
stage 5 ingress:
  dependency: action
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome 12:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome$tind:
    row: 1
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 124..127 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000009
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_a2a_ingress_control135 13:
    p4: { name: tbl_a2a_ingress_control135, hidden: true }
    hit: [  tbl_a2a_ingress_control138 ]
    miss:  tbl_a2a_ingress_control138
    indirect: tbl_a2a_ingress_control135$tind
  ternary_indirect tbl_a2a_ingress_control135$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control135$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control135(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007e
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: a2a_ingress_control135
  ternary_match tbl_combine_ctrl_set_aeth_syndrome_4 3:
    p4: { name: tbl_combine_ctrl_set_aeth_syndrome_4, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_msn_4 ]
    miss:  tbl_combine_ctrl_set_aeth_msn_4
    indirect: tbl_combine_ctrl_set_aeth_syndrome_4$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_syndrome_4$tind:
    row: 3
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_combine_ctrl_set_aeth_syndrome_4$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_syndrome(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000046
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.combine_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_ctrl_set_aeth_syndrome_3 4:
    p4: { name: tbl_combine_ctrl_set_aeth_syndrome_3, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_msn_3 ]
    miss:  tbl_combine_ctrl_set_aeth_msn_3
    indirect: tbl_combine_ctrl_set_aeth_syndrome_3$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_syndrome_3$tind:
    row: 3
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 112..115 : immediate(0..31) }
    instruction: tbl_combine_ctrl_set_aeth_syndrome_3$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_syndrome(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004d
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.combine_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_ctrl_set_aeth_syndrome_2 5:
    p4: { name: tbl_combine_ctrl_set_aeth_syndrome_2, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_msn_2 ]
    miss:  tbl_combine_ctrl_set_aeth_msn_2
    indirect: tbl_combine_ctrl_set_aeth_syndrome_2$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_syndrome_2$tind:
    row: 2
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 116..119 : immediate(0..31) }
    instruction: tbl_combine_ctrl_set_aeth_syndrome_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_syndrome(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003f
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.combine_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_ctrl_set_aeth_syndrome_1 6:
    p4: { name: tbl_combine_ctrl_set_aeth_syndrome_1, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_msn_1 ]
    miss:  tbl_combine_ctrl_set_aeth_msn_1
    indirect: tbl_combine_ctrl_set_aeth_syndrome_1$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_syndrome_1$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 120..123 : immediate(0..31) }
    instruction: tbl_combine_ctrl_set_aeth_syndrome_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_syndrome(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000038
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 96 }
      - add W10, $constant0, W10
    default_action: A2AIngress.combine_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_ctrl_set_aeth_syndrome_0 1:
    p4: { name: tbl_combine_ctrl_set_aeth_syndrome_0, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_msn_0 ]
    miss:  tbl_combine_ctrl_set_aeth_msn_0
    indirect: tbl_combine_ctrl_set_aeth_syndrome_0$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_syndrome_0$tind:
    row: 4
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_combine_ctrl_set_aeth_syndrome_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_syndrome(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002e
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.combine_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_ctrl_set_aeth_syndrome 2:
    p4: { name: tbl_combine_ctrl_set_aeth_syndrome, hidden: true }
    hit: [  tbl_combine_ctrl_set_aeth_msn ]
    miss:  tbl_combine_ctrl_set_aeth_msn
    indirect: tbl_combine_ctrl_set_aeth_syndrome$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_syndrome$tind:
    row: 4
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 104..107 : immediate(0..31) }
    instruction: tbl_combine_ctrl_set_aeth_syndrome$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_syndrome(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000028
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 96 }
      - add W10, $constant0, W10
    default_action: A2AIngress.combine_ctrl.set_aeth_syndrome
stage 6 ingress:
  dependency: match
  ternary_match tbl_combine_ctrl_set_aeth_msn_4 3:
    p4: { name: tbl_combine_ctrl_set_aeth_msn_4, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_ctrl_set_aeth_msn_4$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_msn_4$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_msn_4$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_msn(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000047
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.combine_ctrl.set_aeth_msn
  ternary_match tbl_combine_ctrl_set_aeth_msn_3 4:
    p4: { name: tbl_combine_ctrl_set_aeth_msn_3, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_ctrl_set_aeth_msn_3$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_msn_3$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_msn_3$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_msn(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004e
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.combine_ctrl.set_aeth_msn
  ternary_match tbl_combine_ctrl_set_aeth_msn_2 5:
    p4: { name: tbl_combine_ctrl_set_aeth_msn_2, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_ctrl_set_aeth_msn_2$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_msn_2$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_msn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_msn(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000040
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.combine_ctrl.set_aeth_msn
  ternary_match tbl_combine_ctrl_set_aeth_msn_1 6:
    p4: { name: tbl_combine_ctrl_set_aeth_msn_1, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_ctrl_set_aeth_msn_1$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_msn_1$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_msn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_msn(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000039
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.combine_ctrl.set_aeth_msn
  ternary_match tbl_combine_ctrl_set_aeth_msn_0 1:
    p4: { name: tbl_combine_ctrl_set_aeth_msn_0, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_ctrl_set_aeth_msn_0$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_msn_0$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_msn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_msn(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002f
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.combine_ctrl.set_aeth_msn
  ternary_match tbl_combine_ctrl_set_aeth_msn 2:
    p4: { name: tbl_combine_ctrl_set_aeth_msn, hidden: true }
    hit: [  cond-104 ]
    miss:  cond-104
    indirect: tbl_combine_ctrl_set_aeth_msn$tind
  ternary_indirect tbl_combine_ctrl_set_aeth_msn$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_set_aeth_msn$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_aeth_msn(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000029
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.combine_ctrl.set_aeth_msn
  gateway cond-104 7:
    name: cond-104
    input_xbar:
      exact group 0: { 3: combine_ctrl_hasReturned }
    row: 1
    bus: 1
    unit: 1
    match: { 3: combine_ctrl_hasReturned }
    0x1:
      next:  cond-116
    miss:
      next:  cond-105
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  cond-116
      false:  cond-105
  gateway cond-105 8:
    name: cond-105
    input_xbar:
      exact group 0: { 8: ig_md.conn_semantics }
    row: 1
    bus: 0
    unit: 0
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_control442
    miss:
      next:  tbl_combine_ctrl_queue_tail_0_do_read
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_control442
      false:  tbl_combine_ctrl_queue_tail_0_do_read
  ternary_match tbl_combine_control442 9:
    p4: { name: tbl_combine_control442, hidden: true }
    gateway:
      name: cond-106
      input_xbar:
        exact group 0: { 16: ig_intr_md.ingress_port }
      row: 0
      bus: 1
      unit: 1
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        next:  tbl_combine_control454
      miss:
        run_table: true
      condition: 
        expression: "(ig_intr_md.ingress_port != 192)"
        true:  tbl_combine_control442
        false:  tbl_combine_control454
    hit: [  tbl_combine_ctrl_do_read_inc_tx_offset ]
    miss:  tbl_combine_ctrl_do_read_inc_tx_offset
    indirect: tbl_combine_control442$tind
  ternary_indirect tbl_combine_control442$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control442$tind(action, $DEFAULT)
    actions:
      combine_control442(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000054
      - next_table: 0
      - set ig_md.tx_loc_val, hdr.reth.addr.32-63
      - set ig_md.tx_offset_val, 0
    default_action: combine_control442
  ternary_match tbl_combine_control454 10:
    p4: { name: tbl_combine_control454, hidden: true }
    hit: [  tbl_combine_control455 ]
    miss:  tbl_combine_control455
    indirect: tbl_combine_control454$tind
  ternary_indirect tbl_combine_control454$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control454$tind(action, $DEFAULT)
    actions:
      combine_control454(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000051
      - next_table: 0
      - set ig_md.tx_loc_val, hdr.payload.data00
    default_action: combine_control454
  ternary_match tbl_combine_control455 11:
    p4: { name: tbl_combine_control455, hidden: true }
    gateway:
      name: cond-108
      input_xbar:
        exact group 0: { 32: hdr.payload.data00(0..7) }
      row: 0
      bus: 0
      unit: 0
      match: { 0: hdr.payload.data00(0..7) }
      0x3f:
        run_table: true
      miss:
        next:  tbl_combine_control456
      condition: 
        expression: "(hdr.payload.data00[7:0] == 63)"
        true:  tbl_combine_control455
        false:  tbl_combine_control456
    hit: [  tbl_combine_ctrl_queue_tail_0_do_read ]
    miss:  tbl_combine_ctrl_queue_tail_0_do_read
    indirect: tbl_combine_control455$tind
  ternary_indirect tbl_combine_control455$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control455$tind(action, $DEFAULT)
    actions:
      combine_control455(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000052
      - next_table: 0
      - set ig_md.tx_offset_val, 0
    default_action: combine_control455
  ternary_match tbl_combine_control456 12:
    p4: { name: tbl_combine_control456, hidden: true }
    hit: [  tbl_combine_ctrl_queue_tail_0_do_read ]
    miss:  tbl_combine_ctrl_queue_tail_0_do_read
    indirect: tbl_combine_control456$tind
  ternary_indirect tbl_combine_control456$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control456$tind(action, $DEFAULT)
    actions:
      combine_control456(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000053
      - next_table: 0
      - add W3, 1, W2
    default_action: combine_control456
stage 7 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_msn 12:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn, hidden: true }
    hit: [  tbl_dispatch_ctrl_do_init_tx_epsn ]
    miss:  tbl_dispatch_ctrl_do_init_tx_epsn
    indirect: tbl_dispatch_ctrl_set_aeth_msn$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000a
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  hash_action tbl_combine_ctrl_do_read_inc_tx_offset 1:
    p4: { name: tbl_combine_ctrl_do_read_inc_tx_offset, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tx_reg_idx(8..31), 32: ig_md.tx_reg_idx(0..7) }
      hash 0:
        0..7: ig_md.tx_reg_idx(0..7)
        8..15: ig_md.tx_reg_idx(8..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-107
      input_xbar:
        exact group 0: { 64: hdr.bth.opcode }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: hdr.bth.opcode }
      0x06:
        run_table : true
      0x0a:
        run_table : true
      miss:
        next:  tbl_combine_ctrl_do_read_tx_loc
      condition: 
        expression: "(hdr.bth.opcode == 6 || hdr.bth.opcode == 10)"
        true:  tbl_combine_ctrl_do_reset_tx_offset
        false:  tbl_combine_ctrl_do_read_tx_loc
    next:  tbl_combine_ctrl_do_reset_tx_offset
    action_bus: { 96..99 : tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(0..31) }
    stateful: tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_inc_tx_offset(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_inc_tx_offset(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000058
      - next_table: 0
      - set W3(0..31), tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset
      - tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(combine_ctrl_ra_read_inc_tx_offset, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_inc_tx_offset
  hash_action tbl_combine_ctrl_do_reset_tx_offset 3:
    p4: { name: tbl_combine_ctrl_do_reset_tx_offset, hidden: true }
    row: 3
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tx_reg_idx(8..31), 32: ig_md.tx_reg_idx(0..7) }
      hash 0:
        0..7: ig_md.tx_reg_idx(0..7)
        8..15: ig_md.tx_reg_idx(8..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_reset_tx_offset-gateway
      row: 5
      bus: 0
      unit: 1
      0x0:  tbl_combine_ctrl_do_write_tx_loc
      miss:  tbl_combine_ctrl_do_write_tx_loc
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_do_write_tx_loc
        false:  tbl_combine_ctrl_do_write_tx_loc
    next: []
    stateful: tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_reset_tx_offset($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_reset_tx_offset(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000056
      - next_table: 0
      - tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(combine_ctrl_ra_reset_tx_offset, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_reset_tx_offset
  stateful tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_packet_offset, size: 512 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_reset_tx_offset:
      - alu_a lo, 1
      combine_ctrl_ra_read_inc_tx_offset:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_combine_ctrl_do_write_tx_loc 4:
    p4: { name: tbl_combine_ctrl_do_write_tx_loc, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tx_reg_idx(8..31), 32: ig_md.tx_reg_idx(0..7) }
      hash 0:
        0..7: ig_md.tx_reg_idx(0..7)
        8..15: ig_md.tx_reg_idx(8..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_write_tx_loc-gateway
      row: 5
      bus: 0
      unit: 0
      0x0:  tbl_combine_ctrl_queue_tail_0_do_read
      miss:  tbl_combine_ctrl_queue_tail_0_do_read
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_queue_tail_0_do_read
        false:  tbl_combine_ctrl_queue_tail_0_do_read
    next: []
    stateful: tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_write_tx_loc($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_write_tx_loc(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000055
      - next_table: 0
      - tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(combine_ctrl_ra_write_tx_loc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_write_tx_loc
  stateful tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_loc, size: 512 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: ig_md.tx_loc_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_write_tx_loc:
      - alu_a lo, phv_lo
      combine_ctrl_ra_read_tx_loc:
      - output mem_lo
  hash_action tbl_combine_ctrl_do_read_tx_loc 2:
    p4: { name: tbl_combine_ctrl_do_read_tx_loc, hidden: true }
    row: 3
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tx_reg_idx(8..31), 32: ig_md.tx_reg_idx(0..7) }
      hash 0:
        0..7: ig_md.tx_reg_idx(0..7)
        8..15: ig_md.tx_reg_idx(8..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_tx_loc-gateway
      row: 6
      bus: 0
      unit: 0
      0x0:  tbl_combine_ctrl_queue_tail_0_do_read
      miss:  tbl_combine_ctrl_queue_tail_0_do_read
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_queue_tail_0_do_read
        false:  tbl_combine_ctrl_queue_tail_0_do_read
    next: []
    action_bus: { 104..107 : tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(0..31) }
    stateful: tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_tx_loc($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_tx_loc(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000057
      - next_table: 0
      - set W5(0..31), tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc
      - tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(combine_ctrl_ra_read_tx_loc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_tx_loc
  hash_action tbl_combine_ctrl_queue_tail_0_do_read 5:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 40: ig_md.channel_class(8..31), 96: ig_md.channel_class(0..7) }
      hash 0:
        16..23: 0
        24..31: ig_md.channel_class(8..15)
        39..45: ig_md.channel_class(16..22)
      hash 1:
        16..23: ig_md.channel_class(0..7)
        24..31: 0
        39..45: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: cond-109
      input_xbar:
        exact group 1: { 0: ig_md.conn_semantics }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x0:
        next:  tbl_combine_control466
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 0)"
        true:  tbl_combine_control466
        false:  cond-110
    next:  cond-110
    action_bus: { 112..115 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000059
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read
  gateway cond-110 6:
    name: cond-110
    input_xbar:
      exact group 1: { 0: ig_md.conn_semantics }
    row: 3
    bus: 1
    unit: 1
    match: { 0: ig_md.conn_semantics }
    0x3:
      next:  tbl_combine_ctrl_queue_tail_0_do_read_add
    miss:
      next:  cond-112
    condition: 
      expression: "(ig_md.conn_semantics == 3)"
      true:  tbl_combine_ctrl_queue_tail_0_do_read_add
      false:  cond-112
  hash_action tbl_combine_ctrl_queue_tail_0_do_read_add 10:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read_add, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 40: ig_md.channel_class(8..31), 96: ig_md.channel_class(0..7) }
      hash 0:
        16..23: 0
        24..31: ig_md.channel_class(8..15)
        39..45: ig_md.channel_class(16..22)
      hash 1:
        16..23: ig_md.channel_class(0..7)
        24..31: 0
        39..45: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: cond-111
      input_xbar:
        exact group 1: { 56: ig_md.ing_rank_id(24..31), 96: ig_md.ing_rank_id(0..23) }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.ing_rank_id(0..7), 8: ig_md.ing_rank_id(8..15), 16: ig_md.ing_rank_id(16..23), 24: ig_md.ing_rank_id(24..31) }
      0x00000000:
        next:  cond-116
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.ing_rank_id == 0)"
        true:  cond-116
        false:  cond-116
    next:  cond-116
    action_bus: { 112..115 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read_add(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read_add(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005b
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read_add, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read_add
  stateful tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg:
    p4: { name: A2AIngress.combine_ctrl.queue_tail_0_reg, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      combine_ctrl_queue_tail_0_ra_read:
      - output mem_lo
      combine_ctrl_queue_tail_0_ra_read_add:
      - geq.u lo, lo, -56
      - add cmplo, lo, lo, 4294967240
      - add !cmplo, lo, lo, 8
      - output mem_lo
  gateway cond-112 7:
    name: cond-112
    input_xbar:
      exact group 1: { 0: ig_md.conn_semantics }
    row: 3
    bus: 0
    unit: 0
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  cond-113
    miss:
      next:  cond-116
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  cond-113
      false:  cond-116
  gateway cond-113 8:
    name: cond-113
    input_xbar:
      exact group 1: { 8: ig_intr_md.ingress_port(8), 16: ig_intr_md.ingress_port(0..7) }
    row: 2
    bus: 1
    unit: 1
    match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
    0x0c0:
      next:  tbl_combine_ctrl_queue_tail_0_do_read_0
    miss:
      next:  cond-116
    condition: 
      expression: "(ig_intr_md.ingress_port == 192)"
      true:  tbl_combine_ctrl_queue_tail_0_do_read_0
      false:  cond-116
  hash_action tbl_combine_ctrl_queue_tail_0_do_read_0 9:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read_0, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 40: ig_md.channel_class(8..31), 96: ig_md.channel_class(0..7) }
      hash 0:
        16..23: 0
        24..31: ig_md.channel_class(8..15)
        39..45: ig_md.channel_class(16..22)
      hash 1:
        16..23: ig_md.channel_class(0..7)
        24..31: 0
        39..45: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: cond-114
      input_xbar:
        exact group 1: { 24: ig_md.root_rank_id(24..31), 32: ig_md.root_rank_id(0..23) }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.root_rank_id(0..7), 8: ig_md.root_rank_id(8..15), 16: ig_md.root_rank_id(16..23), 24: ig_md.root_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_control505
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.root_rank_id == 0)"
        true:  tbl_combine_control505
        false:  tbl_combine_control505
    next:  tbl_combine_control505
    action_bus: { 112..115 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read_0(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005c
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read
stage 8 ingress:
  dependency: match
  hash_action tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn 2:
    p4: { name: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: ig_md.channel_id }
      hash 2:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control190
      miss:  tbl_dispatch_control190
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control190
        false:  tbl_dispatch_control190
    next: []
    action_bus: { 96..99 : tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(0..31) }
    stateful: tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.do_read_cond_inc_tx_epsn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000d
      - next_table: 0
      - set W6(0..31), tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn
      - tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(dispatch_ctrl_ra_read_cond_inc_tx_epsn, $hash_dist)
    default_action: A2AIngress.dispatch_ctrl.do_read_cond_inc_tx_epsn
  ternary_match tbl_dispatch_control190 3:
    p4: { name: tbl_dispatch_control190, hidden: true }
    gateway:
      name: cond-92
      input_xbar:
        exact group 0: { 96: ig_md.psn_cmp }
      row: 1
      bus: 0
      unit: 0
      match: { 0: ig_md.psn_cmp }
      0x01:
        run_table: true
      miss:
        next:  tbl_dispatch_control202
      condition: 
        expression: "(ig_md.psn_cmp == 1)"
        true:  tbl_dispatch_control190
        false:  tbl_dispatch_control202
    hit: [  tbl_dispatch_control195 ]
    miss:  tbl_dispatch_control195
    indirect: tbl_dispatch_control190$tind
  ternary_indirect tbl_dispatch_control190$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control190$tind(action, $DEFAULT)
    actions:
      dispatch_control190(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000f
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control190
  ternary_match tbl_dispatch_control202 4:
    p4: { name: tbl_dispatch_control202, hidden: true }
    gateway:
      name: cond-93
      input_xbar:
        exact group 0: { 96: ig_md.psn_cmp }
      row: 0
      bus: 1
      unit: 1
      match: { 0: ig_md.psn_cmp }
      0x00:
        run_table: true
      miss:
        next:  tbl_dispatch_control222
      condition: 
        expression: "(ig_md.psn_cmp == 0)"
        true:  tbl_dispatch_control202
        false:  tbl_dispatch_control222
    hit: [  tbl_dispatch_control207 ]
    miss:  tbl_dispatch_control207
    indirect: tbl_dispatch_control202$tind
  ternary_indirect tbl_dispatch_control202$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control202$tind(action, $DEFAULT)
    actions:
      dispatch_control202(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000015
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control202
  ternary_match tbl_dispatch_control222 5:
    p4: { name: tbl_dispatch_control222, hidden: true }
    hit: [  tbl_dispatch_control231 ]
    miss:  tbl_dispatch_control231
    indirect: tbl_dispatch_control222$tind
  ternary_indirect tbl_dispatch_control222$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..16 }
    action_bus: { 100..103 : immediate(0..15) }
    instruction: tbl_dispatch_control222$tind(action, $DEFAULT)
    actions:
      dispatch_control222(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001e
      - next_table: 0
      - { $constant0: immediate(0..15), $constant0: 100 }
      - set ig_intr_md_for_tm.mcast_grp_a, $constant0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control222
  ternary_match tbl_dispatch_control231 6:
    p4: { name: tbl_dispatch_control231, hidden: true }
    hit: [  tbl_dispatch_control215 ]
    miss:  tbl_dispatch_control215
    indirect: tbl_dispatch_control231$tind
  ternary_indirect tbl_dispatch_control231$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control231$tind(action, $DEFAULT)
    actions:
      dispatch_control231(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000023
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control231
  ternary_match tbl_dispatch_control215 7:
    p4: { name: tbl_dispatch_control215, hidden: true }
    gateway:
      name: cond-94
      input_xbar:
        exact group 0: { 104: hdr.bth.opcode }
      row: 0
      bus: 0
      unit: 0
      match: { 0: hdr.bth.opcode }
      0x06:
        run_table: true
      0x0a:
        run_table: true
      miss:
        next:  tbl_dispatch_control218
      condition: 
        expression: "(hdr.bth.opcode == 6 || hdr.bth.opcode == 10)"
        true:  tbl_dispatch_control215
        false:  tbl_dispatch_control218
    hit: [  tbl_dispatch_control216 ]
    miss:  tbl_dispatch_control216
    indirect: tbl_dispatch_control215$tind
  ternary_indirect tbl_dispatch_control215$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control215$tind(action, $DEFAULT)
    actions:
      dispatch_control215(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001b
      - next_table: 0
      - set ig_md.bitmap, hdr.reth.addr.0-31
    default_action: dispatch_control215
  ternary_match tbl_dispatch_control207 11:
    p4: { name: tbl_dispatch_control207, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_1 ]
    miss:  tbl_dispatch_ctrl_mul_1
    indirect: tbl_dispatch_control207$tind
  ternary_indirect tbl_dispatch_control207$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control207$tind(action, $DEFAULT)
    actions:
      dispatch_control207(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001a
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control207
  ternary_match tbl_dispatch_control195 12:
    p4: { name: tbl_dispatch_control195, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_0 ]
    miss:  tbl_dispatch_ctrl_mul_0
    indirect: tbl_dispatch_control195$tind
  ternary_indirect tbl_dispatch_control195$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control195$tind(action, $DEFAULT)
    actions:
      dispatch_control195(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000014
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control195
  hash_action tbl_dispatch_ctrl_do_init_tx_epsn 13:
    p4: { name: tbl_dispatch_ctrl_do_init_tx_epsn, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: ig_md.channel_id }
      hash 2:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_ctrl_do_init_tx_epsn-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_a2a_ingress_control138
      miss:  tbl_a2a_ingress_control138
      condition: 
        expression: "true(always hit)"
        true:  tbl_a2a_ingress_control138
        false:  tbl_a2a_ingress_control138
    next: []
    stateful: tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_ctrl_do_init_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.do_init_tx_epsn(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000006
      - next_table: 0
      - tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(dispatch_ctrl_ra_init_tx_epsn, $hash_dist)
    default_action: A2AIngress.dispatch_ctrl.do_init_tx_epsn
  stateful tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_epsn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_init_tx_epsn:
      - alu_a lo, 0
      dispatch_ctrl_ra_read_cond_inc_tx_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  ternary_match tbl_combine_control505 0:
    p4: { name: tbl_combine_control505, hidden: true }
    gateway:
      name: cond-115
      input_xbar:
        exact group 0: { 0: ig_md.tmp_c, 32: ig_md.tx_offset_val }
      row: 1
      bus: 1
      unit: 1
      match: { 0: ig_md.tx_offset_val(0..7), 8: ig_md.tx_offset_val(8..15), 16: ig_md.tx_offset_val(16..23), 24: ig_md.tx_offset_val(24..31) }
      xor: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  cond-116
      condition: 
        expression: "(ig_md.tx_offset_val == ig_md.tmp_c)"
        true:  tbl_combine_control505
        false:  cond-116
    hit: [  cond-116 ]
    miss:  cond-116
    indirect: tbl_combine_control505$tind
  ternary_indirect tbl_combine_control505$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control505$tind(action, $DEFAULT)
    actions:
      combine_control505(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005d
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control505
  ternary_match tbl_combine_control466 1:
    p4: { name: tbl_combine_control466, hidden: true }
    hit: [  cond-116 ]
    miss:  cond-116
    indirect: tbl_combine_control466$tind
  ternary_indirect tbl_combine_control466$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control466$tind(action, $DEFAULT)
    actions:
      combine_control466(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005a
      - next_table: 0
      - set hdr.payload.data00, ig_md.tmp_c
    default_action: combine_control466
stage 9 ingress:
  dependency: match
  hash_action tbl_dispatch_control218 11:
    p4: { name: tbl_dispatch_control218, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: ig_md.channel_id }
      hash 2:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control218-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_ctrl_mul_2
      miss:  tbl_dispatch_ctrl_mul_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_mul_2
        false:  tbl_dispatch_ctrl_mul_2
    next: []
    action_bus: { 104..107 : tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(0..31) }
    stateful: tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control218($DEFAULT, $DEFAULT)
    actions:
      dispatch_control218(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001d
      - next_table: 0
      - set W40(0..31), tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap
      - tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(dispatch_ctrl_ra_read_tx_bitmap, $hash_dist)
    default_action: dispatch_control218
  hash_action tbl_dispatch_control216 12:
    p4: { name: tbl_dispatch_control216, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: ig_md.channel_id }
      hash 2:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control216-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_ctrl_mul_2
      miss:  tbl_dispatch_ctrl_mul_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_mul_2
        false:  tbl_dispatch_ctrl_mul_2
    next: []
    stateful: tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control216($DEFAULT, $DEFAULT)
    actions:
      dispatch_control216(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001c
      - next_table: 0
      - tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(dispatch_ctrl_ra_write_tx_bitmap, $hash_dist)
    default_action: dispatch_control216
  stateful tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_bitmap, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 0: { 64: ig_md.bitmap }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_write_tx_bitmap:
      - alu_a lo, phv_lo
      dispatch_ctrl_ra_read_tx_bitmap:
      - output mem_lo
  ternary_match tbl_dispatch_ctrl_mul_2 13:
    p4: { name: tbl_dispatch_ctrl_mul_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_2
    indirect: tbl_dispatch_ctrl_mul_2$tind
  ternary_indirect tbl_dispatch_ctrl_mul_2$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001f
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_mul_1 9:
    p4: { name: tbl_dispatch_ctrl_mul_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_1
    indirect: tbl_dispatch_ctrl_mul_1$tind
  ternary_indirect tbl_dispatch_ctrl_mul_1$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000016
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_mul_0 10:
    p4: { name: tbl_dispatch_ctrl_mul_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_0
    indirect: tbl_dispatch_ctrl_mul_0$tind
  ternary_indirect tbl_dispatch_ctrl_mul_0$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000010
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  gateway cond-116 0:
    name: cond-116
    input_xbar:
      exact group 0: { 3: combine_ctrl_hasReturned }
    row: 1
    bus: 0
    unit: 0
    match: { 3: combine_ctrl_hasReturned }
    0x1:
      next:  cond-127
    miss:
      next:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  cond-127
      false:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
  ternary_match tbl_combine_ctrl_step2_calc_token_idx_from_tail 1:
    p4: { name: tbl_combine_ctrl_step2_calc_token_idx_from_tail, hidden: true }
    gateway:
      name: cond-117
      input_xbar:
        exact group 0: { 8: ig_md.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      match: { 0: ig_md.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  cond-118
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
        false:  cond-118
    hit: [  tbl_combine_ctrl_step1_calc_token_idx_from_tail ]
    miss:  tbl_combine_ctrl_step1_calc_token_idx_from_tail
    indirect: tbl_combine_ctrl_step2_calc_token_idx_from_tail$tind
  ternary_indirect tbl_combine_ctrl_step2_calc_token_idx_from_tail$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step2_calc_token_idx_from_tail$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step2_calc_token_idx_from_tail(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005f
      - next_table: 0
      - set ig_md.tmp_b, ig_md.tmp_c
    default_action: A2AIngress.combine_ctrl.step2_calc_token_idx_from_tail
  gateway cond-118 3:
    name: cond-118
    input_xbar:
      exact group 0: { 8: ig_md.conn_semantics }
    row: 0
    bus: 0
    unit: 0
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc
    miss:
      next:  tbl_combine_control543
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc
      false:  tbl_combine_control543
  ternary_match tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc 4:
    p4: { name: tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc, hidden: true }
    gateway:
      name: cond-119
      input_xbar:
        exact group 0: { 16: ig_intr_md.ingress_port }
      row: 7
      bus: 0
      unit: 0
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        next:  tbl_combine_ctrl_step2_calc_next_token_idx
      miss:
        run_table: true
      condition: 
        expression: "(ig_intr_md.ingress_port != 192)"
        true:  tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc
        false:  tbl_combine_ctrl_step2_calc_next_token_idx
    hit: [  tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc ]
    miss:  tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc
    indirect: tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc$tind
  ternary_indirect tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step2_calc_token_idx_from_tx_loc(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000069
      - next_table: 0
      - set ig_md.tmp_b, ig_md.tx_loc_val
    default_action: A2AIngress.combine_ctrl.step2_calc_token_idx_from_tx_loc
  ternary_match tbl_combine_ctrl_step2_calc_next_token_idx 5:
    p4: { name: tbl_combine_ctrl_step2_calc_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_step1_calc_next_token_idx ]
    miss:  tbl_combine_ctrl_step1_calc_next_token_idx
    indirect: tbl_combine_ctrl_step2_calc_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_step2_calc_next_token_idx$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step2_calc_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step2_calc_next_token_idx(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000064
      - next_table: 0
      - set ig_md.tmp_b, ig_md.tx_offset_val
    default_action: A2AIngress.combine_ctrl.step2_calc_next_token_idx
  ternary_match tbl_combine_ctrl_step1_calc_next_token_idx 6:
    p4: { name: tbl_combine_ctrl_step1_calc_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_step3_calc_next_token_idx ]
    miss:  tbl_combine_ctrl_step3_calc_next_token_idx
    indirect: tbl_combine_ctrl_step1_calc_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_step1_calc_next_token_idx$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step1_calc_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step1_calc_next_token_idx(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000063
      - next_table: 0
      - shl ig_md.tmp_a, ig_md.channel_id, 6
    default_action: A2AIngress.combine_ctrl.step1_calc_next_token_idx
  ternary_match tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc 7:
    p4: { name: tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc, hidden: true }
    hit: [  combine_ctrl_tbl_rank_to_clear_mask ]
    miss:  combine_ctrl_tbl_rank_to_clear_mask
    indirect: tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc$tind
  ternary_indirect tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step1_calc_token_idx_from_tx_loc(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000068
      - next_table: 0
      - shl ig_md.tmp_a, ig_md.channel_id, 6
    default_action: A2AIngress.combine_ctrl.step1_calc_token_idx_from_tx_loc
  exact_match combine_ctrl_tbl_rank_to_clear_mask 8:
    p4: { name: A2AIngress.combine_ctrl.tbl_rank_to_clear_mask, size: 8 }
    p4_param_order: 
      ig_md.ing_rank_id: { type: exact, size: 32, full_size: 32 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 0, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 0, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 0, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 0, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 0: { 32: ig_md.ing_rank_id }
      hash 0:
        0..7: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..7)
        8..9: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8..9)
        11..18: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..7)
        19: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8)
        10: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(9)
        22..29: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..7)
        20..21: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8..9)
        33..39: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..6)
        30: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(7)
        31..32: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8..9)
      hash group 0:
        table: [0]
        seed: 0xd386095c1e
    format: { immediate(0): 0..31, version(0): 112..115, match(0): [ 50..55, 32..47 ] }
    match: [ ig_md.ing_rank_id(10..15), ig_md.ing_rank_id(16..23), ig_md.ing_rank_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc ]
    miss:  tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc
    context_json:
      static_entries:
      - priority: 0
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x0"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x1"
      - priority: 1
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x1"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x2"
      - priority: 2
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x2"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x4"
      - priority: 3
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x3"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x8"
      - priority: 4
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x4"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x10"
      - priority: 5
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x5"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x20"
      - priority: 6
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x6"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x40"
      - priority: 7
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x7"
        action_handle: 0x2000006d
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x80"

    action_bus: { 96..99 : immediate(0..31) }
    instruction: combine_ctrl_tbl_rank_to_clear_mask($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_bitmap_clear_mask(0, 7):
      - p4_param_order: { m: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x2000006d
      - next_table: 0
      - { m: immediate(0..31) }
      - set ig_md.tmp_c, m
    default_action: A2AIngress.combine_ctrl.set_bitmap_clear_mask
    default_action_parameters:
      m: "0x0"
  ternary_match tbl_combine_ctrl_step1_calc_token_idx_from_tail 2:
    p4: { name: tbl_combine_ctrl_step1_calc_token_idx_from_tail, hidden: true }
    hit: [  tbl_combine_ctrl_step3_calc_token_idx_from_tail ]
    miss:  tbl_combine_ctrl_step3_calc_token_idx_from_tail
    indirect: tbl_combine_ctrl_step1_calc_token_idx_from_tail$tind
  ternary_indirect tbl_combine_ctrl_step1_calc_token_idx_from_tail$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step1_calc_token_idx_from_tail$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step1_calc_token_idx_from_tail(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005e
      - next_table: 0
      - shl ig_md.tmp_a, ig_md.channel_id, 6
    default_action: A2AIngress.combine_ctrl.step1_calc_token_idx_from_tail
stage 10 ingress:
  dependency: action
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_2 3:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_2
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_2$tind:
    row: 5
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 96..99 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000020
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_2 11:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_2
    indirect: tbl_dispatch_ctrl_set_aeth_psn_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_2$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000022
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_1 4:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_1
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_1$tind:
    row: 5
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000017
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W10, $constant0, W10
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_1 12:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_1
    indirect: tbl_dispatch_ctrl_set_aeth_psn_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_1$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000019
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_0 5:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_0
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_0$tind:
    row: 4
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 104..107 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000011
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 96 }
      - add W10, $constant0, W10
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_0 13:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_0
    indirect: tbl_dispatch_ctrl_set_aeth_psn_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_0$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000013
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_combine_ctrl_step3_calc_next_token_idx 0:
    p4: { name: tbl_combine_ctrl_step3_calc_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_id_from_next_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_id_from_next_token_idx
    indirect: tbl_combine_ctrl_step3_calc_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_step3_calc_next_token_idx$tind:
    row: 7
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step3_calc_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step3_calc_next_token_idx(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000065
      - next_table: 0
      - add W7, W6, W7
    default_action: A2AIngress.combine_ctrl.step3_calc_next_token_idx
  ternary_match tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc 1:
    p4: { name: tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_id_from_token_idx_0 ]
    miss:  tbl_combine_ctrl_calc_slot_id_from_token_idx_0
    indirect: tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc$tind
  ternary_indirect tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc$tind:
    row: 6
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step3_calc_token_idx_from_tx_loc(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006a
      - next_table: 0
      - add W7, W6, W7
    default_action: A2AIngress.combine_ctrl.step3_calc_token_idx_from_tx_loc
  ternary_match tbl_combine_ctrl_step3_calc_token_idx_from_tail 2:
    p4: { name: tbl_combine_ctrl_step3_calc_token_idx_from_tail, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_id_from_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_id_from_token_idx
    indirect: tbl_combine_ctrl_step3_calc_token_idx_from_tail$tind
  ternary_indirect tbl_combine_ctrl_step3_calc_token_idx_from_tail$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step3_calc_token_idx_from_tail$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step3_calc_token_idx_from_tail(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000060
      - next_table: 0
      - add W7, W6, W7
    default_action: A2AIngress.combine_ctrl.step3_calc_token_idx_from_tail
stage 11 ingress:
  dependency: action
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_2 14:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_2, hidden: true }
    hit: [  tbl_a2a_ingress_control138 ]
    miss:  tbl_a2a_ingress_control138
    indirect: tbl_dispatch_ctrl_set_aeth_msn_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_2$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000021
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_1 15:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_1, hidden: true }
    hit: [  tbl_a2a_ingress_control138 ]
    miss:  tbl_a2a_ingress_control138
    indirect: tbl_dispatch_ctrl_set_aeth_msn_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_1$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000018
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_combine_ctrl_calc_slot_id_from_next_token_idx 0:
    p4: { name: tbl_combine_ctrl_calc_slot_id_from_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_index_from_next_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_index_from_next_token_idx
    indirect: tbl_combine_ctrl_calc_slot_id_from_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_id_from_next_token_idx$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_id_from_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_id_from_next_token_idx(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000066
      - next_table: 0
      - and W6, 7, W7
    default_action: A2AIngress.combine_ctrl.calc_slot_id_from_next_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_index_from_next_token_idx 1:
    p4: { name: tbl_combine_ctrl_calc_slot_index_from_next_token_idx, hidden: true }
    hit: [  tbl_combine_control543 ]
    miss:  tbl_combine_control543
    indirect: tbl_combine_ctrl_calc_slot_index_from_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_index_from_next_token_idx$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_index_from_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_index_from_next_token_idx(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000067
      - next_table: 0
      - shru ig_md.tmp_b, ig_md.tmp_b, 3
    default_action: A2AIngress.combine_ctrl.calc_slot_index_from_next_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_id_from_token_idx_0 2:
    p4: { name: tbl_combine_ctrl_calc_slot_id_from_token_idx_0, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_index_from_token_idx_0 ]
    miss:  tbl_combine_ctrl_calc_slot_index_from_token_idx_0
    indirect: tbl_combine_ctrl_calc_slot_id_from_token_idx_0$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_id_from_token_idx_0$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_id_from_token_idx_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_id_from_token_idx(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006b
      - next_table: 0
      - and W6, 7, W7
    default_action: A2AIngress.combine_ctrl.calc_slot_id_from_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_index_from_token_idx_0 3:
    p4: { name: tbl_combine_ctrl_calc_slot_index_from_token_idx_0, hidden: true }
    hit: [  tbl_combine_control543 ]
    miss:  tbl_combine_control543
    indirect: tbl_combine_ctrl_calc_slot_index_from_token_idx_0$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_index_from_token_idx_0$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_index_from_token_idx_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_index_from_token_idx(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006c
      - next_table: 0
      - shru ig_md.tmp_b, ig_md.tmp_b, 3
    default_action: A2AIngress.combine_ctrl.calc_slot_index_from_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_id_from_token_idx 4:
    p4: { name: tbl_combine_ctrl_calc_slot_id_from_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_index_from_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_index_from_token_idx
    indirect: tbl_combine_ctrl_calc_slot_id_from_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_id_from_token_idx$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_id_from_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_id_from_token_idx(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000061
      - next_table: 0
      - and W6, 7, W7
    default_action: A2AIngress.combine_ctrl.calc_slot_id_from_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_index_from_token_idx 5:
    p4: { name: tbl_combine_ctrl_calc_slot_index_from_token_idx, hidden: true }
    hit: [  tbl_combine_control543 ]
    miss:  tbl_combine_control543
    indirect: tbl_combine_ctrl_calc_slot_index_from_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_index_from_token_idx$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_index_from_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_index_from_token_idx(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000062
      - next_table: 0
      - shru ig_md.tmp_b, ig_md.tmp_b, 3
    default_action: A2AIngress.combine_ctrl.calc_slot_index_from_token_idx
  ternary_match tbl_combine_control543 6:
    p4: { name: tbl_combine_control543, hidden: true }
    gateway:
      name: cond-120
      input_xbar:
        exact group 0: { 0: ig_md.conn_semantics }
      row: 3
      bus: 1
      unit: 1
      match: { 0: ig_md.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  cond-121
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_control543
        false:  cond-121
    hit: [  tbl_combine_ctrl_bitmap_0_do_write ]
    miss:  tbl_combine_ctrl_bitmap_0_do_write
    indirect: tbl_combine_control543$tind
  ternary_indirect tbl_combine_control543$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control543$tind(action, $DEFAULT)
    actions:
      combine_control543(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006e
      - next_table: 0
      - set ig_md.tmp_c, hdr.payload.data00
    default_action: combine_control543
  gateway cond-121 7:
    name: cond-121
    input_xbar:
      exact group 0: { 0: ig_md.conn_semantics }
    row: 3
    bus: 0
    unit: 0
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  cond-122
    miss:
      next:  cond-127
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  cond-122
      false:  cond-127
  gateway cond-122 8:
    name: cond-122
    input_xbar:
      exact group 0: { 8: ig_intr_md.ingress_port(8), 16: ig_intr_md.ingress_port(0..7) }
    row: 2
    bus: 1
    unit: 1
    match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
    0x0c0:
      next:  cond-124
    miss:
      next:  tbl_combine_ctrl_bitmap_0_do_clear_bit
    condition: 
      expression: "(ig_intr_md.ingress_port != 192)"
      true:  tbl_combine_ctrl_bitmap_0_do_clear_bit
      false:  cond-124
  gateway cond-124 9:
    name: cond-124
    input_xbar:
      exact group 0: { 8: ig_intr_md.ingress_port(8), 16: ig_intr_md.ingress_port(0..7) }
    row: 2
    bus: 0
    unit: 0
    match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
    0x0c0:
      next:  tbl_combine_ctrl_bitmap_0_do_read
    miss:
      next:  tbl_combine_control584
    condition: 
      expression: "(ig_intr_md.ingress_port == 192)"
      true:  tbl_combine_ctrl_bitmap_0_do_read
      false:  tbl_combine_control584
stage 12 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_0 4:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_0, hidden: true }
    hit: [  tbl_a2a_ingress_control138 ]
    miss:  tbl_a2a_ingress_control138
    indirect: tbl_dispatch_ctrl_set_aeth_msn_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_0$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000012
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  hash_action tbl_combine_ctrl_bitmap_0_do_read 0:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_read, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-125
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 0
      payload: 0x5801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_control584
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_control584
        false:  tbl_combine_control584
    next:  tbl_combine_control584
    action_bus: { 96..99 : tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(0..31) }
    stateful: tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_bitmap_0_do_read(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_read(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000070
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg
      - tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_read
  hash_action tbl_combine_ctrl_bitmap_0_do_clear_bit 1:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_clear_bit, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-123
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 1
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_control584
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_control584
        false:  tbl_combine_control584
    next:  tbl_combine_control584
    action_bus: { 96..99 : tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(0..31) }
    stateful: tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_bitmap_0_do_clear_bit(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_clear_bit(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000071
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg
      - tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_clear_bit, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_clear_bit
  hash_action tbl_combine_ctrl_bitmap_0_do_write 2:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_write, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_bitmap_0_do_write-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  cond-127
      miss:  cond-127
      condition: 
        expression: "true(always hit)"
        true:  cond-127
        false:  cond-127
    next: []
    stateful: tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_bitmap_0_do_write($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_write(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006f
      - next_table: 0
      - tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_write
  stateful tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg:
    p4: { name: A2AIngress.combine_ctrl.bitmap_0_reg, size: 512 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 0: { 64: ig_md.tmp_c }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_bitmap_0_ra_write:
      - alu_a lo, phv_lo
      combine_ctrl_bitmap_0_ra_clear_bit:
      - xor lo, lo, phv_lo
      - output alu_lo
      combine_ctrl_bitmap_0_ra_read:
      - output mem_lo
stage 13 ingress:
  dependency: match
  ternary_match tbl_combine_control584 0:
    p4: { name: tbl_combine_control584, hidden: true }
    gateway:
      name: cond-126
      input_xbar:
        exact group 0: { 0: ig_md.tmp_c }
      row: 0
      bus: 0
      unit: 0
      match: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      0x00000000:
        next:  cond-127
      miss:
        run_table: true
      condition: 
        expression: "(ig_md.tmp_c != 0)"
        true:  tbl_combine_control584
        false:  cond-127
    hit: [  cond-127 ]
    miss:  cond-127
    indirect: tbl_combine_control584$tind
  ternary_indirect tbl_combine_control584$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control584$tind(action, $DEFAULT)
    actions:
      combine_control584(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000072
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control584
stage 14 ingress:
  dependency: match
  gateway cond-127 0:
    name: cond-127
    input_xbar:
      exact group 0: { 3: combine_ctrl_hasReturned }
    row: 2
    bus: 0
    unit: 0
    match: { 3: combine_ctrl_hasReturned }
    0x1:
      next:  cond-133
    miss:
      next:  cond-128
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  cond-133
      false:  cond-128
  gateway cond-128 1:
    name: cond-128
    input_xbar:
      exact group 0: { 8: ig_md.conn_semantics }
    row: 1
    bus: 1
    unit: 1
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_control617
    miss:
      next:  cond-133
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_control617
      false:  cond-133
  ternary_match tbl_combine_control617 2:
    p4: { name: tbl_combine_control617, hidden: true }
    gateway:
      name: cond-129
      input_xbar:
        exact group 0: { 16: ig_intr_md.ingress_port }
      row: 1
      bus: 0
      unit: 0
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        run_table: true
      miss:
        next:  tbl_combine_ctrl_queue_head_0_do_cond_inc
      condition: 
        expression: "(ig_intr_md.ingress_port != 192)"
        true:  tbl_combine_ctrl_queue_head_0_do_cond_inc
        false:  tbl_combine_control617
    hit: [  tbl_combine_ctrl_queue_head_0_do_inc ]
    miss:  tbl_combine_ctrl_queue_head_0_do_inc
    indirect: tbl_combine_control617$tind
  ternary_indirect tbl_combine_control617$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control617$tind(action, $DEFAULT)
    actions:
      combine_control617(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000074
      - next_table: 0
      - set hdr.payload.data00, ig_md.tx_offset_val
      - set ig_intr_md_for_tm.mcast_grp_b, 200
    default_action: combine_control617
  hash_action tbl_combine_ctrl_queue_head_0_do_cond_inc 3:
    p4: { name: tbl_combine_ctrl_queue_head_0_do_cond_inc, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-130
      input_xbar:
        exact group 1: { 0: ig_md.ing_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.ing_rank_id(0..7), 8: ig_md.ing_rank_id(8..15), 16: ig_md.ing_rank_id(16..23), 24: ig_md.ing_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_control601
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.ing_rank_id == 0)"
        true:  tbl_combine_control601
        false:  tbl_combine_control601
    next:  tbl_combine_control601
    action_bus: { 96..99 : tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_head_0_do_cond_inc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_head_0_do_cond_inc(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000075
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg
      - tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(combine_ctrl_queue_head_0_ra_cond_inc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_head_0_do_cond_inc
  stateful tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg:
    p4: { name: A2AIngress.combine_ctrl.queue_head_0_reg, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: ig_md.tx_loc_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_queue_head_0_ra_cond_inc:
      - equ lo, lo, -phv_lo
      - equ hi, lo, -63
      - alu_a (cmphi & cmplo), lo, 0
      - add (!cmphi & cmplo), lo, lo, 1
      - output mem_lo
      combine_ctrl_queue_head_0_ra_inc:
      - equ lo, lo, -63
      - alu_a cmplo, lo, 0
      - add !cmplo, lo, lo, 1
  hash_action tbl_combine_ctrl_queue_head_0_do_inc 4:
    p4: { name: tbl_combine_ctrl_queue_head_0_do_inc, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-132
      input_xbar:
        exact group 1: { 32: ig_md.root_rank_id }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.root_rank_id(0..7), 8: ig_md.root_rank_id(8..15), 16: ig_md.root_rank_id(16..23), 24: ig_md.root_rank_id(24..31) }
      0x00000000:
        next:  cond-133
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.root_rank_id == 0)"
        true:  cond-133
        false:  cond-133
    next:  cond-133
    stateful: tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_head_0_do_inc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_head_0_do_inc(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000073
      - next_table: 0
      - tbl_combine_ctrl_queue_head_0_do_cond_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(combine_ctrl_queue_head_0_ra_inc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_head_0_do_inc
stage 15 ingress:
  dependency: match
  ternary_match tbl_combine_control601 0:
    p4: { name: tbl_combine_control601, hidden: true }
    gateway:
      name: cond-131
      input_xbar:
        exact group 0: { 0: ig_md.tx_loc_val, 32: ig_md.tmp_c }
      row: 0
      bus: 0
      unit: 0
      match: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      xor: { 0: ig_md.tx_loc_val(0..7), 8: ig_md.tx_loc_val(8..15), 16: ig_md.tx_loc_val(16..23), 24: ig_md.tx_loc_val(24..31) }
      0x00000000:
        next:  tbl_combine_control602
      miss:
        run_table: true
      condition: 
        expression: "(ig_md.tmp_c != ig_md.tx_loc_val)"
        true:  tbl_combine_control601
        false:  tbl_combine_control602
    hit: [  cond-133 ]
    miss:  cond-133
    indirect: tbl_combine_control601$tind
  ternary_indirect tbl_combine_control601$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control601$tind(action, $DEFAULT)
    actions:
      combine_control601(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000077
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control601
  ternary_match tbl_combine_control602 1:
    p4: { name: tbl_combine_control602, hidden: true }
    hit: [  cond-133 ]
    miss:  cond-133
    indirect: tbl_combine_control602$tind
  ternary_indirect tbl_combine_control602$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control602$tind(action, $DEFAULT)
    actions:
      combine_control602(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000076
      - next_table: 0
      - set ig_intr_md_for_tm.mcast_grp_b, 200
    default_action: combine_control602
stage 16 ingress:
  dependency: match
  gateway cond-133 0:
    name: cond-133
    input_xbar:
      exact group 0: { 3: combine_ctrl_hasReturned }
    row: 1
    bus: 1
    unit: 1
    match: { 3: combine_ctrl_hasReturned }
    0x1:
      next:  tbl_a2a_ingress_control138
    miss:
      next:  tbl_combine_ctrl_addr_0_do_write_hi
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  tbl_a2a_ingress_control138
      false:  tbl_combine_ctrl_addr_0_do_write_hi
  hash_action tbl_combine_ctrl_addr_0_do_write_hi 1:
    p4: { name: tbl_combine_ctrl_addr_0_do_write_hi, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tmp_b(8..31), 32: ig_md.tmp_b(0..7) }
      hash 0:
        0..7: ig_md.tmp_b(0..7)
        8..15: ig_md.tmp_b(8..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-134
      input_xbar:
        exact group 0: { 96: ig_md.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x3:
        next:  tbl_combine_ctrl_addr_0_do_write_lo
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_ctrl_addr_0_do_write_lo
        false:  cond-135
    next:  cond-135
    stateful: tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_addr_0_do_write_hi(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_write_hi(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000079
      - next_table: 0
      - tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(combine_ctrl_addr_0_ra_hi_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_write_hi
  gateway cond-135 2:
    name: cond-135
    input_xbar:
      exact group 0: { 96: ig_md.conn_semantics }
    row: 1
    bus: 0
    unit: 0
    match: { 0: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_ctrl_addr_0_do_read_hi
    miss:
      next:  tbl_a2a_ingress_control138
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_ctrl_addr_0_do_read_hi
      false:  tbl_a2a_ingress_control138
  hash_action tbl_combine_ctrl_addr_0_do_read_hi 3:
    p4: { name: tbl_combine_ctrl_addr_0_do_read_hi, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tmp_b(8..31), 32: ig_md.tmp_b(0..7) }
      hash 0:
        0..7: ig_md.tmp_b(0..7)
        8..15: ig_md.tmp_b(8..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-136
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_ctrl_addr_0_do_read_lo
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_ctrl_addr_0_do_read_lo
        false:  tbl_combine_control644
    next:  tbl_combine_control644
    action_bus: { 96..99 : tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(0..31) }
    stateful: tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_addr_0_do_read_hi(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_read_hi(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007b
      - next_table: 0
      - set W48(0..31), tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi
      - tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(combine_ctrl_addr_0_ra_hi_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_read_hi
  stateful tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi:
    p4: { name: A2AIngress.combine_ctrl.addr_0_reg_hi, size: 512 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 0: { 64: ig_md.tmp_e }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_addr_0_ra_hi_write:
      - alu_a lo, phv_lo
      combine_ctrl_addr_0_ra_hi_read:
      - output mem_lo
  hash_action tbl_combine_ctrl_addr_0_do_read_lo 4:
    p4: { name: tbl_combine_ctrl_addr_0_do_read_lo, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tmp_b(8..31), 32: ig_md.tmp_b(0..7) }
      hash 0:
        0..7: ig_md.tmp_b(0..7)
        8..15: ig_md.tmp_b(8..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_addr_0_do_read_lo-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_combine_control644
      miss:  tbl_combine_control644
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control644
        false:  tbl_combine_control644
    next: []
    action_bus: { 104..107 : tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(0..31) }
    stateful: tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_addr_0_do_read_lo($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_read_lo(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007a
      - next_table: 0
      - set W47(0..31), tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo
      - tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(combine_ctrl_addr_0_ra_lo_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_read_lo
  stateful tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo:
    p4: { name: A2AIngress.combine_ctrl.addr_0_reg_lo, size: 512 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 1: { 64: ig_md.tmp_d }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_addr_0_ra_lo_write:
      - alu_a lo, phv_lo
      combine_ctrl_addr_0_ra_lo_read:
      - output mem_lo
  hash_action tbl_combine_ctrl_addr_0_do_write_lo 5:
    p4: { name: tbl_combine_ctrl_addr_0_do_write_lo, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: ig_md.tmp_b(8..31), 32: ig_md.tmp_b(0..7) }
      hash 0:
        0..7: ig_md.tmp_b(0..7)
        8..15: ig_md.tmp_b(8..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_addr_0_do_write_lo-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_a2a_ingress_control138
      miss:  tbl_a2a_ingress_control138
      condition: 
        expression: "true(always hit)"
        true:  tbl_a2a_ingress_control138
        false:  tbl_a2a_ingress_control138
    next: []
    stateful: tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_addr_0_do_write_lo($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_write_lo(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000078
      - next_table: 0
      - tbl_combine_ctrl_addr_0_do_read_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(combine_ctrl_addr_0_ra_lo_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_write_lo
stage 17 ingress:
  dependency: match
  ternary_match tbl_combine_control644 0:
    p4: { name: tbl_combine_control644, hidden: true }
    hit: [  tbl_combine_control643 ]
    miss:  tbl_combine_control643
    indirect: tbl_combine_control644$tind
  ternary_indirect tbl_combine_control644$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control644$tind(action, $DEFAULT)
    actions:
      combine_control644(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007d
      - next_table: 0
      - set ig_md.next_token_addr.32-63, ig_md.tmp_e
    default_action: combine_control644
  ternary_match tbl_combine_control643 1:
    p4: { name: tbl_combine_control643, hidden: true }
    hit: [  tbl_a2a_ingress_control138 ]
    miss:  tbl_a2a_ingress_control138
    indirect: tbl_combine_control643$tind
  ternary_indirect tbl_combine_control643$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control643$tind(action, $DEFAULT)
    actions:
      combine_control643(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007c
      - next_table: 0
      - set ig_md.next_token_addr.0-31, ig_md.tmp_d
    default_action: combine_control643
  ternary_match tbl_a2a_ingress_control138 2:
    p4: { name: tbl_a2a_ingress_control138, hidden: true }
    hit: [  tbl_a2a_ingress_control154 ]
    miss:  tbl_a2a_ingress_control154
    indirect: tbl_a2a_ingress_control138$tind
  ternary_indirect tbl_a2a_ingress_control138$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control138$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control138(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007f
      - next_table: 0
      - set hdr.bridge.$valid, 1
      - set hdr.bridge.root_rank_id(0..15), ig_md.root_rank_id(0..15)
    default_action: a2a_ingress_control138
stage 18 ingress:
  dependency: match
  ternary_match tbl_a2a_ingress_control154 0:
    p4: { name: tbl_a2a_ingress_control154, hidden: true }
    hit: [  tbl_a2a_ingress_control152 ]
    miss:  tbl_a2a_ingress_control152
    indirect: tbl_a2a_ingress_control154$tind
  ternary_indirect tbl_a2a_ingress_control154$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control154$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control154(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000081
      - next_table: 0
      - set hdr.bridge.next_token_addr.0-31, ig_md.next_token_addr.0-31
    default_action: a2a_ingress_control154
  ternary_match tbl_a2a_ingress_control152 1:
    p4: { name: tbl_a2a_ingress_control152, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_a2a_ingress_control152$tind
  ternary_indirect tbl_a2a_ingress_control152$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control152$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control152(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000080
      - next_table: 0
      - set hdr.bridge.root_rank_id(16..31), ig_md.root_rank_id(16..31)
      - set hdr.bridge.next_token_addr.32-63, ig_md.next_token_addr.32-63
    default_action: a2a_ingress_control152
stage 0 egress:
  ternary_match tbl_a2a_egress_control13 3:
    p4: { name: tbl_a2a_egress_control13, hidden: true }
    hit: [  tbl_a2a_egress_control30 ]
    miss:  tbl_a2a_egress_control30
    indirect: tbl_a2a_egress_control13$tind
  ternary_indirect tbl_a2a_egress_control13$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_egress_control13$tind(action, $DEFAULT)
    actions:
      a2a_egress_control13(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000083
      - next_table: 0
      - set eg_md.channel_id, hdr.bridge.channel_id
      - set eg_md.tx_loc_val.16-31, hdr.bridge.tx_loc_val(16..31)
      - set eg_md.tx_offset_val.0-15, hdr.bridge.tx_offset_val(0..15)
      - deposit-field W25(0..15), W16(0..15), W18
    default_action: a2a_egress_control13
  ternary_match tbl_a2a_egress_control30 4:
    p4: { name: tbl_a2a_egress_control30, hidden: true }
    hit: [  dispatch_egress_dispatch_rank_info ]
    miss:  dispatch_egress_dispatch_rank_info
    indirect: tbl_a2a_egress_control30$tind
  ternary_indirect tbl_a2a_egress_control30$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_egress_control30$tind(action, $DEFAULT)
    actions:
      a2a_egress_control30(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000084
      - next_table: 0
      - set eg_md.egress_rid(0..15), eg_intr_md.egress_rid
    default_action: a2a_egress_control30
  exact_match dispatch_egress_dispatch_rank_info 5:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rank_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      eg_intr_md.egress_port: { type: exact, size: 9, full_size: 9 }
    row: 4
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 4 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[4, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[4, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[4, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[4, 5]] }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id, 32: eg_intr_md.egress_port }
      hash 2:
        0: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        1..8: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..7)
        9: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        11: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        12..19: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..7)
        10: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        22: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        23..29: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..6)
        20: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(7)
        21: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        33: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        34..39: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..5)
        30..31: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(6..7)
        32: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
      hash group 1:
        table: [2]
        seed: 0xee95f84ee9
    format: { action(0): 0..1, immediate(0): 2..33, version(0): 112..115, match(0): [ 65..71, 40..63 ] }
    match: [ hdr.bridge.channel_id(1..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    gateway:
      name: cond-137
      input_xbar:
        exact group 0: { 114: hdr.bridge.conn_phase }
      row: 3
      bus: 1
      unit: 1
      match: { 2: hdr.bridge.conn_phase }
      0x1:
        run_table: true
      miss:
        next:  cond-159
      condition: 
        expression: "(hdr.bridge.conn_phase == 1)"
        true:  dispatch_egress_dispatch_rank_info
        false:  cond-159
    hit: [  tbl_dispatch_egress_set_ack_egress ]
    miss:  tbl_dispatch_egress_set_ack_egress
    action_bus: { 112..115 : immediate(0..31) }
    instruction: dispatch_egress_dispatch_rank_info(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.get_rank_id(1, 3):
      - p4_param_order: { rank_id: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000085
      - next_table: 0
      - { rank_id: immediate(0..31) }
      - set eg_md.eg_rank_id, rank_id
      NoAction(2, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000086
      - next_table: 0
      - {  }
    default_action: NoAction
  gateway cond-159 6:
    name: cond-159
    input_xbar:
      exact group 0: { 114: hdr.bridge.conn_phase }
    row: 3
    bus: 0
    unit: 0
    match: { 2: hdr.bridge.conn_phase }
    0x2:
      next:  cond-160
    miss:
      next:  END
    condition: 
      expression: "(hdr.bridge.conn_phase == 2)"
      true:  cond-160
      false:  END
  gateway cond-160 7:
    name: cond-160
    input_xbar:
      exact group 0: { 112: hdr.bridge.conn_semantics }
    row: 2
    bus: 1
    unit: 1
    match: { 0: hdr.bridge.conn_semantics }
    0x1:
      next:  tbl_combine_control753
    miss:
      next:  tbl_combine_control887
    condition: 
      expression: "(hdr.bridge.conn_semantics == 1)"
      true:  tbl_combine_control753
      false:  tbl_combine_control887
  ternary_match tbl_combine_control753 8:
    p4: { name: tbl_combine_control753, hidden: true }
    gateway:
      name: cond-161
      input_xbar:
        exact group 1: { 32: eg_intr_md.egress_port }
      row: 2
      bus: 0
      unit: 0
      match: { 0: eg_intr_md.egress_port(0..7), 8: eg_intr_md.egress_port(8) }
      0x0c0:
        run_table: true
      miss:
        next:  tbl_combine_egress_step2_calc_buffer_idx
      condition: 
        expression: "(eg_intr_md.egress_port == 192)"
        true:  tbl_combine_control753
        false:  tbl_combine_egress_step2_calc_buffer_idx
    hit: [  tbl_combine_egress_set_write_first_len ]
    miss:  tbl_combine_egress_set_write_first_len
    indirect: tbl_combine_control753$tind
  ternary_indirect tbl_combine_control753$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control753$tind(action, $DEFAULT)
    actions:
      combine_control753(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b4
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: combine_control753
  ternary_match tbl_combine_egress_set_write_first_len 15:
    p4: { name: tbl_combine_egress_set_write_first_len, hidden: true }
    hit: [  tbl_combine_control745 ]
    miss:  tbl_combine_control745
    indirect: tbl_combine_egress_set_write_first_len$tind
  ternary_indirect tbl_combine_egress_set_write_first_len$tind:
    row: 4
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 116..119 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_first_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_first_len(0, 11):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b3
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1064 }
      - set hdr.ipv4.total_len, 1084
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_first_len
  ternary_match tbl_dispatch_egress_set_ack_egress 9:
    p4: { name: tbl_dispatch_egress_set_ack_egress, hidden: true }
    gateway:
      name: cond-138
      input_xbar:
        exact group 0: { 112: hdr.bridge.conn_semantics }
      row: 1
      bus: 1
      unit: 1
      match: { 0: hdr.bridge.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  cond-139
      condition: 
        expression: "(hdr.bridge.conn_semantics == 0)"
        true:  tbl_dispatch_egress_set_ack_egress
        false:  cond-139
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_egress_set_ack_egress$tind
  ternary_indirect tbl_dispatch_egress_set_ack_egress$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_egress_set_ack_egress$tind(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_ack_egress(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000087
      - next_table: 0
      - set hdr.reth.$valid, 0
      - set hdr.payload.$valid, 0
      - set hdr.bth.opcode, 17
      - set hdr.ipv4.total_len, 48
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set W31(0..31), 1835008
      - deposit-field W53(0..31), W53(16), W53
    default_action: A2AEgress.dispatch_egress.set_ack_egress
  gateway cond-139 10:
    name: cond-139
    input_xbar:
      exact group 0: { 112: hdr.bridge.conn_semantics }
    row: 1
    bus: 0
    unit: 0
    match: { 0: hdr.bridge.conn_semantics }
    0x1:
      next:  tbl_dispatch_egress_set_ack_egress_0
    miss:
      next:  END
    condition: 
      expression: "(hdr.bridge.conn_semantics == 1)"
      true:  tbl_dispatch_egress_set_ack_egress_0
      false:  END
  ternary_match tbl_dispatch_egress_set_ack_egress_0 11:
    p4: { name: tbl_dispatch_egress_set_ack_egress_0, hidden: true }
    gateway:
      name: cond-140
      input_xbar:
        exact group 1: { 48: eg_md.cmp(16..31), 64: eg_md.cmp(0..15) }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.cmp(0..7), 8: eg_md.cmp(8..15), 16: eg_md.cmp(16..23), 24: eg_md.cmp(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control621
      condition: 
        expression: "(eg_md.cmp == 0)"
        true:  tbl_dispatch_egress_set_ack_egress_0
        false:  tbl_dispatch_control621
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_egress_set_ack_egress_0$tind
  ternary_indirect tbl_dispatch_egress_set_ack_egress_0$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_egress_set_ack_egress_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_ack_egress(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000088
      - next_table: 0
      - set hdr.reth.$valid, 0
      - set hdr.payload.$valid, 0
      - set hdr.bth.opcode, 17
      - set hdr.ipv4.total_len, 48
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set W31(0..31), 1835008
      - deposit-field W53(0..31), W53(16), W53
    default_action: A2AEgress.dispatch_egress.set_ack_egress
  ternary_match tbl_dispatch_control621 12:
    p4: { name: tbl_dispatch_control621, hidden: true }
    gateway:
      name: cond-141
      input_xbar:
        exact group 1: { 48: eg_md.cmp(16..31), 64: eg_md.cmp(0..15) }
      row: 0
      bus: 0
      unit: 0
      match: { 0: eg_md.cmp(0..7), 8: eg_md.cmp(8..15), 16: eg_md.cmp(16..23), 24: eg_md.cmp(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control624
      condition: 
        expression: "(eg_md.cmp == 0)"
        true:  tbl_dispatch_control621
        false:  tbl_dispatch_control624
    hit: [  cond-150 ]
    miss:  cond-150
    indirect: tbl_dispatch_control621$tind
  ternary_indirect tbl_dispatch_control621$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control621$tind(action, $DEFAULT)
    actions:
      dispatch_control621(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ad
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: dispatch_control621
  ternary_match tbl_dispatch_control624 14:
    p4: { name: tbl_dispatch_control624, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control624$tind
  ternary_indirect tbl_dispatch_control624$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control624$tind(action, $DEFAULT)
    actions:
      dispatch_control624(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ae
      - next_table: 0
      - set eg_intr_md_for_dprsr.drop_ctl, 1
    default_action: dispatch_control624
  gateway cond-150 13:
    name: cond-150
    input_xbar:
      exact group 1: { 83: hdr.reth.$valid, 88: hdr.bth.opcode }
    row: 4
    bus: 0
    unit: 0
    match: { 11: hdr.reth.$valid, 0: hdr.bth.opcode }
    0b1***00000110:
      next:  tbl_dispatch_control345
    0b1***00001010:
      next:  tbl_dispatch_control345
    miss:
      next:  tbl_dispatch_control286
    condition: 
      expression: "(hdr.reth.$valid == 1 && (hdr.bth.opcode == 6 || hdr.bth.opcode == 10))"
      true:  tbl_dispatch_control345
      false:  tbl_dispatch_control286
stage 1 egress:
  dependency: match
  ternary_match tbl_combine_egress_step2_calc_buffer_idx 3:
    p4: { name: tbl_combine_egress_step2_calc_buffer_idx, hidden: true }
    hit: [  tbl_combine_egress_step1_calc_buffer_idx ]
    miss:  tbl_combine_egress_step1_calc_buffer_idx
    indirect: tbl_combine_egress_step2_calc_buffer_idx$tind
  ternary_indirect tbl_combine_egress_step2_calc_buffer_idx$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step2_calc_buffer_idx$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step2_calc_buffer_idx(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b6
      - next_table: 0
      - shl eg_md.tmp_b, eg_md.channel_id, 6
    default_action: A2AEgress.combine_egress.step2_calc_buffer_idx
  ternary_match tbl_combine_egress_step1_calc_buffer_idx 4:
    p4: { name: tbl_combine_egress_step1_calc_buffer_idx, hidden: true }
    hit: [  tbl_combine_egress_step3_calc_buffer_idx ]
    miss:  tbl_combine_egress_step3_calc_buffer_idx
    indirect: tbl_combine_egress_step1_calc_buffer_idx$tind
  ternary_indirect tbl_combine_egress_step1_calc_buffer_idx$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step1_calc_buffer_idx$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step1_calc_buffer_idx(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b5
      - next_table: 0
      - shl eg_md.tmp_a, eg_md.channel_id, 9
    default_action: A2AEgress.combine_egress.step1_calc_buffer_idx
  ternary_match tbl_dispatch_control345 7:
    p4: { name: tbl_dispatch_control345, hidden: true }
    gateway:
      name: cond-151
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 3
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_0
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_dispatch_control345
        false:  tbl_dispatch_control345_0
    hit: [  tbl_dispatch_control347 ]
    miss:  tbl_dispatch_control347
    indirect: tbl_dispatch_control345$tind
  ternary_indirect tbl_dispatch_control345$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345$tind(action, $DEFAULT)
    actions:
      dispatch_control345(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000094
      - next_table: 0
      - set dispatch_egress_addr_slot_0_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_0_add_val.16-31, 0
    default_action: dispatch_control345
  ternary_match tbl_dispatch_control345_0 8:
    p4: { name: tbl_dispatch_control345_0, hidden: true }
    gateway:
      name: cond-152
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 3
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000001:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_1
      condition: 
        expression: "(eg_md.eg_rank_id == 1)"
        true:  tbl_dispatch_control345_0
        false:  tbl_dispatch_control345_1
    hit: [  tbl_dispatch_control347_0 ]
    miss:  tbl_dispatch_control347_0
    indirect: tbl_dispatch_control345_0$tind
  ternary_indirect tbl_dispatch_control345_0$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_0$tind(action, $DEFAULT)
    actions:
      dispatch_control345_0(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000097
      - next_table: 0
      - set dispatch_egress_addr_slot_1_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_1_add_val.16-31, 0
    default_action: dispatch_control345_0
  ternary_match tbl_dispatch_control345_1 9:
    p4: { name: tbl_dispatch_control345_1, hidden: true }
    gateway:
      name: cond-153
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 2
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000002:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_2
      condition: 
        expression: "(eg_md.eg_rank_id == 2)"
        true:  tbl_dispatch_control345_1
        false:  tbl_dispatch_control345_2
    hit: [  tbl_dispatch_control347_1 ]
    miss:  tbl_dispatch_control347_1
    indirect: tbl_dispatch_control345_1$tind
  ternary_indirect tbl_dispatch_control345_1$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_1$tind(action, $DEFAULT)
    actions:
      dispatch_control345_1(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000009a
      - next_table: 0
      - set dispatch_egress_addr_slot_2_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_2_add_val.16-31, 0
    default_action: dispatch_control345_1
  ternary_match tbl_dispatch_control345_2 10:
    p4: { name: tbl_dispatch_control345_2, hidden: true }
    gateway:
      name: cond-154
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 2
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000003:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_3
      condition: 
        expression: "(eg_md.eg_rank_id == 3)"
        true:  tbl_dispatch_control345_2
        false:  tbl_dispatch_control345_3
    hit: [  tbl_dispatch_control347_2 ]
    miss:  tbl_dispatch_control347_2
    indirect: tbl_dispatch_control345_2$tind
  ternary_indirect tbl_dispatch_control345_2$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_2$tind(action, $DEFAULT)
    actions:
      dispatch_control345_2(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000009d
      - next_table: 0
      - set dispatch_egress_addr_slot_3_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_3_add_val.16-31, 0
    default_action: dispatch_control345_2
  ternary_match tbl_dispatch_control345_3 11:
    p4: { name: tbl_dispatch_control345_3, hidden: true }
    gateway:
      name: cond-155
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000004:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_4
      condition: 
        expression: "(eg_md.eg_rank_id == 4)"
        true:  tbl_dispatch_control345_3
        false:  tbl_dispatch_control345_4
    hit: [  tbl_dispatch_control347_3 ]
    miss:  tbl_dispatch_control347_3
    indirect: tbl_dispatch_control345_3$tind
  ternary_indirect tbl_dispatch_control345_3$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_3$tind(action, $DEFAULT)
    actions:
      dispatch_control345_3(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a0
      - next_table: 0
      - set dispatch_egress_addr_slot_4_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_4_add_val.16-31, 0
    default_action: dispatch_control345_3
  ternary_match tbl_dispatch_control345_4 12:
    p4: { name: tbl_dispatch_control345_4, hidden: true }
    gateway:
      name: cond-156
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 1
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000005:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_5
      condition: 
        expression: "(eg_md.eg_rank_id == 5)"
        true:  tbl_dispatch_control345_4
        false:  tbl_dispatch_control345_5
    hit: [  tbl_dispatch_control347_4 ]
    miss:  tbl_dispatch_control347_4
    indirect: tbl_dispatch_control345_4$tind
  ternary_indirect tbl_dispatch_control345_4$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_4$tind(action, $DEFAULT)
    actions:
      dispatch_control345_4(1, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a3
      - next_table: 0
      - set dispatch_egress_addr_slot_5_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_5_add_val.16-31, 0
    default_action: dispatch_control345_4
  ternary_match tbl_dispatch_control345_5 13:
    p4: { name: tbl_dispatch_control345_5, hidden: true }
    gateway:
      name: cond-157
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000006:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_6
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_dispatch_control345_5
        false:  tbl_dispatch_control345_6
    hit: [  tbl_dispatch_control347_5 ]
    miss:  tbl_dispatch_control347_5
    indirect: tbl_dispatch_control345_5$tind
  ternary_indirect tbl_dispatch_control345_5$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_5$tind(action, $DEFAULT)
    actions:
      dispatch_control345_5(1, 14):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a6
      - next_table: 0
      - set dispatch_egress_addr_slot_6_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_6_add_val.16-31, 0
    default_action: dispatch_control345_5
  ternary_match tbl_dispatch_control345_6 14:
    p4: { name: tbl_dispatch_control345_6, hidden: true }
    gateway:
      name: cond-158
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id(16..31), 32: eg_md.eg_rank_id(0..15) }
      row: 0
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000007:
        run_table: true
      miss:
        next:  tbl_dispatch_control618
      condition: 
        expression: "(eg_md.eg_rank_id == 7)"
        true:  tbl_dispatch_control345_6
        false:  tbl_dispatch_control618
    hit: [  tbl_dispatch_control347_6 ]
    miss:  tbl_dispatch_control347_6
    indirect: tbl_dispatch_control345_6$tind
  ternary_indirect tbl_dispatch_control345_6$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_6$tind(action, $DEFAULT)
    actions:
      dispatch_control345_6(1, 16):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a9
      - next_table: 0
      - set dispatch_egress_addr_slot_7_add_val.16-31, 0
      - set W26(16..31), 1024
    default_action: dispatch_control345_6
  hash_action tbl_dispatch_control347_6 15:
    p4: { name: tbl_dispatch_control347_6, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 48: hdr.bridge.channel_id(16..31), 64: hdr.bridge.channel_id(0..15) }
      hash 0:
        0..15: 0
        32..38: hdr.bridge.channel_id(16..22)
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_6-gateway
      row: 6
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_6
      miss:  tbl_dispatch_control346_6
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_6
        false:  tbl_dispatch_control346_6
    next: []
    action_bus: { 96..99 : tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_6($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_6(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ab
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi
      - tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(dispatch_egress_addr_slot_7_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_6
  stateful tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_7_ra_hi_read:
      - output mem_lo
stage 2 egress:
  dependency: match
  ternary_match tbl_combine_egress_step3_calc_buffer_idx 14:
    p4: { name: tbl_combine_egress_step3_calc_buffer_idx, hidden: true }
    hit: [  tbl_combine_egress_step4a_set_loc_from_tx_loc ]
    miss:  tbl_combine_egress_step4a_set_loc_from_tx_loc
    indirect: tbl_combine_egress_step3_calc_buffer_idx$tind
  ternary_indirect tbl_combine_egress_step3_calc_buffer_idx$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step3_calc_buffer_idx$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step3_calc_buffer_idx(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b7
      - next_table: 0
      - sub W28, W28, W20
    default_action: A2AEgress.combine_egress.step3_calc_buffer_idx
  ternary_match tbl_combine_egress_step4a_set_loc_from_tx_loc 15:
    p4: { name: tbl_combine_egress_step4a_set_loc_from_tx_loc, hidden: true }
    hit: [  tbl_combine_egress_step4b_calc_loc_mul ]
    miss:  tbl_combine_egress_step4b_calc_loc_mul
    indirect: tbl_combine_egress_step4a_set_loc_from_tx_loc$tind
  ternary_indirect tbl_combine_egress_step4a_set_loc_from_tx_loc$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step4a_set_loc_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step4a_set_loc_from_tx_loc(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b8
      - next_table: 0
      - deposit-field W20(16..31), W19(16..31), W25
    default_action: A2AEgress.combine_egress.step4a_set_loc_from_tx_loc
stage 3 egress:
  dependency: action
  ternary_match tbl_combine_egress_step4b_calc_loc_mul 13:
    p4: { name: tbl_combine_egress_step4b_calc_loc_mul, hidden: true }
    hit: [  tbl_combine_egress_step5_calc_loc_mul ]
    miss:  tbl_combine_egress_step5_calc_loc_mul
    indirect: tbl_combine_egress_step4b_calc_loc_mul$tind
  ternary_indirect tbl_combine_egress_step4b_calc_loc_mul$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step4b_calc_loc_mul$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step4b_calc_loc_mul_8(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b9
      - next_table: 0
      - shl eg_md.tmp_c, eg_md.tmp_b, 3
    default_action: A2AEgress.combine_egress.step4b_calc_loc_mul_8
stage 4 egress:
  dependency: match
  ternary_match tbl_combine_egress_step5_calc_loc_mul 7:
    p4: { name: tbl_combine_egress_step5_calc_loc_mul, hidden: true }
    hit: [  tbl_combine_egress_step7a_set_offset_from_rid ]
    miss:  tbl_combine_egress_step7a_set_offset_from_rid
    indirect: tbl_combine_egress_step5_calc_loc_mul$tind
  ternary_indirect tbl_combine_egress_step5_calc_loc_mul$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step5_calc_loc_mul$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step5_calc_loc_mul_7(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ba
      - next_table: 0
      - sub W27, W27, W20
    default_action: A2AEgress.combine_egress.step5_calc_loc_mul_7
  ternary_match tbl_combine_egress_step7a_set_offset_from_rid 8:
    p4: { name: tbl_combine_egress_step7a_set_offset_from_rid, hidden: true }
    gateway:
      name: cond-163
      input_xbar:
        exact group 0: { 4: hdr.bridge.is_loopback }
      row: 0
      bus: 0
      unit: 0
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        run_table: true
      miss:
        next:  tbl_combine_egress_step7a_set_offset_from_eg
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_egress_step7a_set_offset_from_rid
        false:  tbl_combine_egress_step7a_set_offset_from_eg
    hit: [  tbl_combine_egress_step6_calc_buffer_idx ]
    miss:  tbl_combine_egress_step6_calc_buffer_idx
    indirect: tbl_combine_egress_step7a_set_offset_from_rid$tind
  ternary_indirect tbl_combine_egress_step7a_set_offset_from_rid$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step7a_set_offset_from_rid$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step7a_set_offset_from_rid(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000bc
      - next_table: 0
      - set eg_md.tmp_b, eg_md.egress_rid
    default_action: A2AEgress.combine_egress.step7a_set_offset_from_rid
  ternary_match tbl_combine_egress_step7a_set_offset_from_eg 9:
    p4: { name: tbl_combine_egress_step7a_set_offset_from_eg, hidden: true }
    hit: [  tbl_combine_egress_step6_calc_buffer_idx ]
    miss:  tbl_combine_egress_step6_calc_buffer_idx
    indirect: tbl_combine_egress_step7a_set_offset_from_eg$tind
  ternary_indirect tbl_combine_egress_step7a_set_offset_from_eg$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step7a_set_offset_from_eg$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step7a_set_offset_from_eg(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000bd
      - next_table: 0
      - deposit-field W20(16..31), W25(16..31), W26
    default_action: A2AEgress.combine_egress.step7a_set_offset_from_eg
  hash_action tbl_dispatch_control346_6 11:
    p4: { name: tbl_dispatch_control346_6, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_6-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 96..99 : tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_6($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_6(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000aa
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo
      - tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(dispatch_egress_addr_slot_7_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_6
  stateful tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 8: dispatch_egress_addr_slot_7_add_val.16-31(8..15), 16: dispatch_egress_addr_slot_7_add_val.0-15, 32: dispatch_egress_addr_slot_7_add_val.16-31(0..7) }
      hash 0:
        24..31: dispatch_egress_addr_slot_7_add_val.16-31(8..15)
        0..15: dispatch_egress_addr_slot_7_add_val.0-15
        16..23: dispatch_egress_addr_slot_7_add_val.16-31(0..7)
      hash group 0:
        table: [0]
        seed: 0x0
    hash_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_7_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_5 12:
    p4: { name: tbl_dispatch_control347_5, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_5-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_5
      miss:  tbl_dispatch_control346_5
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_5
        false:  tbl_dispatch_control346_5
    next: []
    action_bus: { 104..107 : tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_5($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_5(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a8
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi
      - tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(dispatch_egress_addr_slot_6_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_5
  stateful tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_6_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_5 13:
    p4: { name: tbl_dispatch_control346_5, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_5-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 112..115 : tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_5($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_5(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a7
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo
      - tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(dispatch_egress_addr_slot_6_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_5
  stateful tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_6_add_val.0-15, 80: dispatch_egress_addr_slot_6_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_6_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_4 14:
    p4: { name: tbl_dispatch_control347_4, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_4-gateway
      row: 0
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_4
      miss:  tbl_dispatch_control346_4
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_4
        false:  tbl_dispatch_control346_4
    next: []
    action_bus: { 120..123 : tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_4($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_4(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a5
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi
      - tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(dispatch_egress_addr_slot_5_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_4
  stateful tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_5_ra_hi_read:
      - output mem_lo
stage 5 egress:
  dependency: action
  ternary_match tbl_combine_egress_step6_calc_buffer_idx 7:
    p4: { name: tbl_combine_egress_step6_calc_buffer_idx, hidden: true }
    hit: [  tbl_combine_egress_step7b_add_offset ]
    miss:  tbl_combine_egress_step7b_add_offset
    indirect: tbl_combine_egress_step6_calc_buffer_idx$tind
  ternary_indirect tbl_combine_egress_step6_calc_buffer_idx$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step6_calc_buffer_idx$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step6_calc_buffer_idx(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000bb
      - next_table: 0
      - add W28, W27, W28
    default_action: A2AEgress.combine_egress.step6_calc_buffer_idx
  ternary_match tbl_combine_control887 0:
    p4: { name: tbl_combine_control887, hidden: true }
    gateway:
      name: cond-169
      input_xbar:
        exact group 0: { 0: hdr.bridge.conn_semantics }
      row: 0
      bus: 0
      unit: 0
      match: { 0: hdr.bridge.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  tbl_combine_control899
      condition: 
        expression: "(hdr.bridge.conn_semantics == 0)"
        true:  tbl_combine_control887
        false:  tbl_combine_control899
    hit: [  tbl_combine_control891 ]
    miss:  tbl_combine_control891
    indirect: tbl_combine_control887$tind
  ternary_indirect tbl_combine_control887$tind:
    row: 5
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 96..99 : immediate(0..31) }
    instruction: tbl_combine_control887$tind(action, $DEFAULT)
    actions:
      combine_control887(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ce
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 156 }
      - set hdr.ipv4.total_len, 176
      - set W31(0..31), $data0
    default_action: combine_control887
  ternary_match tbl_combine_control891 14:
    p4: { name: tbl_combine_control891, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4_0 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4_0
    indirect: tbl_combine_control891$tind
  ternary_indirect tbl_combine_control891$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control891$tind(action, $DEFAULT)
    actions:
      combine_control891(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000d0
      - next_table: 0
      - set hdr.reth.$valid, 0
      - set hdr.payload.$valid, 1
      - set hdr.bth.opcode, 16
    default_action: combine_control891
  ternary_match tbl_combine_egress_swap_l2_l3_l4_0 15:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4_0, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4_0$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4_0$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000cf
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W53(0..31), W53(16), W53
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  hash_action tbl_dispatch_control346_4 8:
    p4: { name: tbl_dispatch_control346_4, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: hdr.bridge.channel_id(8..31), 32: hdr.bridge.channel_id(0..7) }
      hash 0:
        0..7: hdr.bridge.channel_id(0..7)
        8..15: hdr.bridge.channel_id(8..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_4-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 64..67 : tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_4($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_4(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a4
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo
      - tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(dispatch_egress_addr_slot_5_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_4
  stateful tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: dispatch_egress_addr_slot_5_add_val.0-15, 80: dispatch_egress_addr_slot_5_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_5_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_3 9:
    p4: { name: tbl_dispatch_control347_3, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: hdr.bridge.channel_id(8..31), 32: hdr.bridge.channel_id(0..7) }
      hash 0:
        0..7: hdr.bridge.channel_id(0..7)
        8..15: hdr.bridge.channel_id(8..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_3-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_3
      miss:  tbl_dispatch_control346_3
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_3
        false:  tbl_dispatch_control346_3
    next: []
    action_bus: { 72..75 : tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_3($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_3(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a2
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi
      - tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(dispatch_egress_addr_slot_4_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_3
  stateful tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_4_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_3 10:
    p4: { name: tbl_dispatch_control346_3, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: hdr.bridge.channel_id(8..31), 32: hdr.bridge.channel_id(0..7) }
      hash 0:
        0..7: hdr.bridge.channel_id(0..7)
        8..15: hdr.bridge.channel_id(8..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_3-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 80..83 : tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_3($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_3(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000a1
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo
      - tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(dispatch_egress_addr_slot_4_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_3
  stateful tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_4_add_val.0-15, 80: dispatch_egress_addr_slot_4_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_4_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_2 11:
    p4: { name: tbl_dispatch_control347_2, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 8: hdr.bridge.channel_id(8..31), 32: hdr.bridge.channel_id(0..7) }
      hash 0:
        0..7: hdr.bridge.channel_id(0..7)
        8..15: hdr.bridge.channel_id(8..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_2-gateway
      row: 0
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_2
      miss:  tbl_dispatch_control346_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_2
        false:  tbl_dispatch_control346_2
    next: []
    action_bus: { 88..91 : tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_2($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_2(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000009f
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi
      - tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(dispatch_egress_addr_slot_3_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_2
  stateful tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_3_ra_hi_read:
      - output mem_lo
stage 6 egress:
  dependency: match
  ternary_match tbl_combine_egress_step7b_add_offset 13:
    p4: { name: tbl_combine_egress_step7b_add_offset, hidden: true }
    hit: [  tbl_combine_control771 ]
    miss:  tbl_combine_control771
    indirect: tbl_combine_egress_step7b_add_offset$tind
  ternary_indirect tbl_combine_egress_step7b_add_offset$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_step7b_add_offset$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.step7b_add_offset(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000be
      - next_table: 0
      - add W28, W20, W28
    default_action: A2AEgress.combine_egress.step7b_add_offset
  ternary_match tbl_combine_control771 14:
    p4: { name: tbl_combine_control771, hidden: true }
    hit: [  tbl_combine_control775 ]
    miss:  tbl_combine_control775
    indirect: tbl_combine_control771$tind
  ternary_indirect tbl_combine_control771$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control771$tind(action, $DEFAULT)
    actions:
      combine_control771(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000bf
      - next_table: 0
      - set hdr.payload_first_word.$valid, 1
      - set eg_md.tmp_b, hdr.payload_first_word.data
    default_action: combine_control771
  ternary_match tbl_combine_control745 0:
    p4: { name: tbl_combine_control745, hidden: true }
    hit: [  tbl_combine_control750 ]
    miss:  tbl_combine_control750
    indirect: tbl_combine_control745$tind
  ternary_indirect tbl_combine_control745$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control745$tind(action, $DEFAULT)
    actions:
      combine_control745(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000af
      - next_table: 0
      - set hdr.bth.opcode, 6
      - set hdr.reth.$valid, 1
      - set hdr.reth.addr.0-31, hdr.bridge.next_token_addr.0-31
      - set hdr.reth.addr.32-63, hdr.bridge.next_token_addr.32-63
      - set hdr.reth.len, 7168
      - set hdr.payload.$valid, 1
    default_action: combine_control745
  hash_action tbl_dispatch_control346_2 15:
    p4: { name: tbl_dispatch_control346_2, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 40: hdr.bridge.channel_id(8..31), 96: hdr.bridge.channel_id(0..7) }
      hash 0:
        0..7: 0
        8..15: hdr.bridge.channel_id(8..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash 1:
        0..7: hdr.bridge.channel_id(0..7)
        8..15: 0
        32..38: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_2-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 96..99 : tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_2($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_2(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000009e
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo
      - tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(dispatch_egress_addr_slot_3_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_2
  stateful tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: dispatch_egress_addr_slot_3_add_val.0-15, 80: dispatch_egress_addr_slot_3_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_3_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 7 egress:
  dependency: concurrent
  ternary_match tbl_combine_control750 0:
    p4: { name: tbl_combine_control750, hidden: true }
    gateway:
      name: cond-162
      input_xbar:
        exact group 0: { 4: hdr.bridge.is_loopback }
      row: 4
      bus: 0
      unit: 0
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  combine_egress_tbl_rx_info
      miss:
        run_table: true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  combine_egress_tbl_rx_info
        false:  tbl_combine_control750
    hit: [  combine_egress_tbl_rx_info ]
    miss:  combine_egress_tbl_rx_info
    indirect: tbl_combine_control750$tind
  ternary_indirect tbl_combine_control750$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control750$tind(action, $DEFAULT)
    actions:
      combine_control750(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000b0
      - next_table: 0
      - set hdr.payload_first_word.data, hdr.bridge.tx_loc_val
    default_action: combine_control750
  exact_match combine_egress_tbl_rx_info 13:
    p4: { name: A2AEgress.combine_egress.tbl_rx_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      hdr.bridge.root_rank_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.root_rank_id" }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 2, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 2, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 2, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 2, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 3: { 0: hdr.bridge.channel_id, 32: hdr.bridge.root_rank_id }
      hash 6:
        0..7: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(0..7)
        8..9: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(8..9)
        11..18: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(0..7)
        19: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(8)
        10: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(9)
        22..29: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(0..7)
        20..21: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(8..9)
        33..39: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(0..6)
        30: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(7)
        31..32: random(hdr.bridge.channel_id(10..31), hdr.bridge.root_rank_id) ^ hdr.bridge.channel_id(8..9)
      hash group 2:
        table: [6]
        seed: 0xb23e5124e3
    format: { action(0): 0..0, immediate(0): 1..16, version(0): 112..115, match(0): [ 82..87, 32..79 ] }
    match: [ hdr.bridge.channel_id(10..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31), hdr.bridge.root_rank_id(0..7), hdr.bridge.root_rank_id(8..15), hdr.bridge.root_rank_id(16..23), hdr.bridge.root_rank_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  END ]
    miss:  END
    action_bus: { 32..33 : immediate(0..15) }
    action: combine_egress_tbl_rx_info$action_data($DIRECT, $DEFAULT)
    instruction: combine_egress_tbl_rx_info(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_rx_info(0, 3):
      - p4_param_order: { dst_mac: 48, dst_ip: 32, dst_qp: 32, rkey: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x200000b1
      - next_table: 0
      - { dst_mac_2.0-31: $adf_f0(0..31), dst_mac.0-31: dst_mac_2.0-31, dst_ip_2: $adf_f1(0..31), dst_ip: dst_ip_2, rkey_3: $adf_f2(0..31), rkey: rkey_3, dst_qp_3: $adf_f3(0..31), dst_qp: dst_qp_3, dst_mac_2.32-47: immediate(0..15), dst_mac.32-47: dst_mac_2.32-47 }
      - set hdr.eth.dst_addr.0-31, dst_mac.0-31
      - set hdr.eth.dst_addr.32-47, dst_mac.32-47
      - set hdr.ipv4.dst_addr, dst_ip
      - set hdr.bth.dst_qp, dst_qp
      - set hdr.reth.rkey, rkey
      NoAction(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x200000b2
      - next_table: 0
      - {  }
    default_action: NoAction
  action combine_egress_tbl_rx_info$action_data:
    p4: { name: A2AEgress.combine_egress.tbl_rx_info$action }
    row: 13
    logical_bus: A
    column: [ 0, 1, 2, 3 ]
    vpns: [ 0, 1, 2, 3 ]
    home_row:
    - 13
    format A2AEgress.combine_egress.set_rx_info: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 64..67 : $adf_f2, 68..71 : $adf_f3, 72..75 : $adf_f0, 76..79 : $adf_f1 }
  ternary_match tbl_combine_control899 14:
    p4: { name: tbl_combine_control899, hidden: true }
    gateway:
      name: cond-170
      input_xbar:
        exact group 2: { 64: hdr.bridge.conn_semantics }
      row: 2
      bus: 0
      unit: 0
      match: { 0: hdr.bridge.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  END
      condition: 
        expression: "(hdr.bridge.conn_semantics == 3)"
        true:  tbl_combine_control899
        false:  END
    hit: [  tbl_combine_egress_set_ack_len_0 ]
    miss:  tbl_combine_egress_set_ack_len_0
    indirect: tbl_combine_control899$tind
  ternary_indirect tbl_combine_control899$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control899$tind(action, $DEFAULT)
    actions:
      combine_control899(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000d3
      - next_table: 0
      - set hdr.reth.$valid, 0
      - set hdr.payload.$valid, 0
      - set hdr.bth.opcode, 17
    default_action: combine_control899
  ternary_match tbl_combine_egress_set_ack_len_0 15:
    p4: { name: tbl_combine_egress_set_ack_len_0, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4_1 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4_1
    indirect: tbl_combine_egress_set_ack_len_0$tind
  ternary_indirect tbl_combine_egress_set_ack_len_0$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_set_ack_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_ack_len(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000d2
      - next_table: 0
      - set hdr.ipv4.total_len, 48
      - set W31(0..31), 1835008
    default_action: A2AEgress.combine_egress.set_ack_len
  hash_action tbl_dispatch_control347_1 11:
    p4: { name: tbl_dispatch_control347_1, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      3: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 2: { 0: hdr.bridge.channel_id }
      hash 4:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [4]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_1-gateway
      row: 4
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_1
      miss:  tbl_dispatch_control346_1
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_1
        false:  tbl_dispatch_control346_1
    next: []
    action_bus: { 120..123 : tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(hash_dist 3, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_1($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_1(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000009c
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi
      - tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(dispatch_egress_addr_slot_2_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_1
  stateful tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_2_ra_hi_read:
      - output mem_lo
stage 8 egress:
  dependency: concurrent
  ternary_match tbl_combine_egress_swap_l2_l3_l4_1 14:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4_1, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4_1$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4_1$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4_1$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000d1
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W53(0..31), W53(16), W53
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  hash_action tbl_dispatch_control346_1 8:
    p4: { name: tbl_dispatch_control346_1, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_1-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 104..107 : tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_1($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_1(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000009b
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo
      - tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(dispatch_egress_addr_slot_2_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_1
  stateful tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_2_add_val.0-15, 80: dispatch_egress_addr_slot_2_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_2_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_0 9:
    p4: { name: tbl_dispatch_control347_0, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_0-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_0
      miss:  tbl_dispatch_control346_0
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_0
        false:  tbl_dispatch_control346_0
    next: []
    action_bus: { 112..115 : tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_0($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_0(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000099
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi
      - tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(dispatch_egress_addr_slot_1_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_0
  stateful tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_1_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_0 10:
    p4: { name: tbl_dispatch_control346_0, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_0-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 120..123 : tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_0($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_0(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000098
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo
      - tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(dispatch_egress_addr_slot_1_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_0
  stateful tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 2: { 64: dispatch_egress_addr_slot_1_add_val.0-15, 80: dispatch_egress_addr_slot_1_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_1_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 9 egress:
  dependency: concurrent
  hash_action tbl_dispatch_control347 14:
    p4: { name: tbl_dispatch_control347, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 1, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346
      miss:  tbl_dispatch_control346
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346
        false:  tbl_dispatch_control346
    next: []
    action_bus: { 112..115 : tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000096
      - next_table: 0
      - set W34(0..31), tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi
      - tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(dispatch_egress_addr_slot_0_ra_hi_read, $hash_dist)
    default_action: dispatch_control347
  stateful tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_0_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346 15:
    p4: { name: tbl_dispatch_control346, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 1, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 120..123 : tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000095
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo
      - tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(dispatch_egress_addr_slot_0_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346
  stateful tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_0_add_val.0-15, 80: dispatch_egress_addr_slot_0_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_0_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 10 egress:
  dependency: match
  hash_action tbl_combine_control775 6:
    p4: { name: tbl_combine_control775, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: eg_md.tmp_a }
      hash 0:
        0..15: eg_md.tmp_a(0..15)
        32..38: eg_md.tmp_a(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-164
      input_xbar:
        exact group 0: { 100: hdr.bridge.is_loopback }
      row: 2
      bus: 0
      unit: 0
      payload_row: 2
      payload_unit: 0
      payload: 0x30001
      format: { action: 0..0, meter_addr: 1..15, meter_pfe: 16..16, meter_type: 17..19 }
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  tbl_combine_control805
      miss:
        run_table : true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control805
        false:  tbl_combine_control778
    next:  tbl_combine_control778
    action_bus: { 112..115 : tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(0..31) }
    stateful: tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_control775(action, $DEFAULT)
    actions:
      combine_control775(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c0
      - next_table: 0
      - set W20(0..31), tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg
      - tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_read_agg, $hash_dist)
    default_action: combine_control775
  hash_action tbl_combine_control778 14:
    p4: { name: tbl_combine_control778, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: eg_md.tmp_a }
      hash 0:
        0..15: eg_md.tmp_a(0..15)
        32..38: eg_md.tmp_a(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-165
      input_xbar:
        exact group 0: { 104: hdr.bridge.agg_op }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x70001
      format: { action: 0..0, meter_addr: 1..15, meter_pfe: 16..16, meter_type: 17..19 }
      match: { 0: hdr.bridge.agg_op }
      0x00:
        next:  tbl_combine_control805
      miss:
        run_table : true
      condition: 
        expression: "(hdr.bridge.agg_op == 0)"
        true:  tbl_combine_control805
        false:  tbl_combine_control782
    next:  tbl_combine_control782
    stateful: tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_control778(action, $DEFAULT)
    actions:
      combine_control778(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c1
      - next_table: 0
      - tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_store, $hash_dist)
    default_action: combine_control778
  stateful tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg:
    p4: { name: A2AEgress.combine_egress.reg_agg, size: 28672 }
    row: [ 15, 13 ]
    logical_bus: [ S, O ]
    column:
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1 ]
    maprams: 
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: eg_md.tmp_b }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_egress_ra_read_agg:
      - output mem_lo
      combine_egress_ra_store:
      - alu_a lo, phv_lo
      combine_egress_ra_aggregate:
      - add lo, lo, phv_lo
  hash_action tbl_combine_control782 15:
    p4: { name: tbl_combine_control782, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: eg_md.tmp_a }
      hash 0:
        0..15: eg_md.tmp_a(0..15)
        32..38: eg_md.tmp_a(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_control782-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_combine_control805
      miss:  tbl_combine_control805
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control805
        false:  tbl_combine_control805
    next: []
    stateful: tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_control782($DEFAULT, $DEFAULT)
    actions:
      combine_control782(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c2
      - next_table: 0
      - tbl_combine_control778$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_aggregate, $hash_dist)
    default_action: combine_control782
  ternary_match tbl_dispatch_control618 7:
    p4: { name: tbl_dispatch_control618, hidden: true }
    hit: [  tbl_dispatch_control286 ]
    miss:  tbl_dispatch_control286
    indirect: tbl_dispatch_control618$tind
  ternary_indirect tbl_dispatch_control618$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control618$tind(action, $DEFAULT)
    actions:
      dispatch_control618(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ac
      - next_table: 0
      - set hdr.reth.addr.0-31, dispatch_egress_result_addr.0-31
      - set hdr.reth.addr.32-63, dispatch_egress_result_addr.32-63
    default_action: dispatch_control618
  hash_action tbl_dispatch_control286 8:
    p4: { name: tbl_dispatch_control286, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-142
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000000:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_0
    next:  tbl_dispatch_control286_0
    action_bus: { 120..123 : tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(0..31) }
    stateful: tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286(action, $DEFAULT)
    actions:
      dispatch_control286(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008b
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn
      - tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(dispatch_egress_psn_slot_0_ra_read_inc, $hash_dist)
    default_action: dispatch_control286
  stateful tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_0.reg_psn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_0_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_0 9:
    p4: { name: tbl_dispatch_control286_0, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-143
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000001:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 1)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_1
    next:  tbl_dispatch_control286_1
    action_bus: { 64..67 : tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_0(action, $DEFAULT)
    actions:
      dispatch_control286_0(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008c
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn
      - tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(dispatch_egress_psn_slot_1_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_0
  stateful tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_1.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_1_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_1 10:
    p4: { name: tbl_dispatch_control286_1, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-144
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000002:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 2)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_2
    next:  tbl_dispatch_control286_2
    action_bus: { 72..75 : tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_1(action, $DEFAULT)
    actions:
      dispatch_control286_1(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008d
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn
      - tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(dispatch_egress_psn_slot_2_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_1
  stateful tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_2.reg_psn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_2_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 11 egress:
  dependency: action
  hash_action tbl_dispatch_control286_2 10:
    p4: { name: tbl_dispatch_control286_2, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 24: hdr.bridge.channel_id(24..31), 32: hdr.bridge.channel_id(0..23) }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-145
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000003:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 3)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_3
    next:  tbl_dispatch_control286_3
    action_bus: { 96..99 : tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_2(action, $DEFAULT)
    actions:
      dispatch_control286_2(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008e
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn
      - tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(dispatch_egress_psn_slot_3_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_2
  stateful tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_3.reg_psn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_3_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_3 11:
    p4: { name: tbl_dispatch_control286_3, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 24: hdr.bridge.channel_id(24..31), 32: hdr.bridge.channel_id(0..23) }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-146
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000004:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 4)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_4
    next:  tbl_dispatch_control286_4
    action_bus: { 104..107 : tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_3(action, $DEFAULT)
    actions:
      dispatch_control286_3(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008f
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn
      - tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(dispatch_egress_psn_slot_4_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_3
  stateful tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_4.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_4_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_4 12:
    p4: { name: tbl_dispatch_control286_4, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 24: hdr.bridge.channel_id(24..31), 32: hdr.bridge.channel_id(0..23) }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-147
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000005:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 5)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_5
    next:  tbl_dispatch_control286_5
    action_bus: { 112..115 : tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_4(action, $DEFAULT)
    actions:
      dispatch_control286_4(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000090
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn
      - tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(dispatch_egress_psn_slot_5_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_4
  stateful tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_5.reg_psn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_5_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_5 13:
    p4: { name: tbl_dispatch_control286_5, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 24: hdr.bridge.channel_id(24..31), 32: hdr.bridge.channel_id(0..23) }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-148
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000006:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  dispatch_egress_dispatch_rx_info
        false:  tbl_dispatch_control286_6
    next:  tbl_dispatch_control286_6
    action_bus: { 120..123 : tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_5(action, $DEFAULT)
    actions:
      dispatch_control286_5(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000091
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn
      - tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(dispatch_egress_psn_slot_6_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_5
  stateful tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_6.reg_psn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_6_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 12 egress:
  dependency: match
  ternary_match tbl_combine_control805 6:
    p4: { name: tbl_combine_control805, hidden: true }
    gateway:
      name: cond-166
      input_xbar:
        exact group 0: { 100: hdr.bridge.is_loopback }
      row: 2
      bus: 0
      unit: 0
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        run_table: true
      miss:
        next:  tbl_combine_control810
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control805
        false:  tbl_combine_control810
    hit: [  tbl_combine_control786 ]
    miss:  tbl_combine_control786
    indirect: tbl_combine_control805$tind
  ternary_indirect tbl_combine_control805$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control805$tind(action, $DEFAULT)
    actions:
      combine_control805(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000ca
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: combine_control805
  ternary_match tbl_combine_control810 7:
    p4: { name: tbl_combine_control810, hidden: true }
    hit: [  tbl_combine_egress_set_ack_len ]
    miss:  tbl_combine_egress_set_ack_len
    indirect: tbl_combine_control810$tind
  ternary_indirect tbl_combine_control810$tind:
    row: 5
    bus: 0
    format: { action: 0..0, immediate: 1..16 }
    action_bus: { 16 : immediate(0..7), 17 : immediate(8..15) }
    instruction: tbl_combine_control810$tind(action, $DEFAULT)
    actions:
      combine_control810(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000cd
      - next_table: 0
      - { $data0: immediate(5..7), $constant0: $data0(0..0), $constant0: 1, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(13..15), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - set hdr.reth.$valid, 0
      - bitmasked-set B20, $data0, B20
    default_action: combine_control810
  ternary_match tbl_combine_egress_set_ack_len 8:
    p4: { name: tbl_combine_egress_set_ack_len, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4
    indirect: tbl_combine_egress_set_ack_len$tind
  ternary_indirect tbl_combine_egress_set_ack_len$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_set_ack_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_ack_len(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000cc
      - next_table: 0
      - set hdr.ipv4.total_len, 48
      - set W31(0..31), 1835008
    default_action: A2AEgress.combine_egress.set_ack_len
  ternary_match tbl_combine_egress_swap_l2_l3_l4 9:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000cb
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W53(0..31), W53(16), W53
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  ternary_match tbl_combine_control786 10:
    p4: { name: tbl_combine_control786, hidden: true }
    hit: [  tbl_combine_egress_set_write_first_len_0 ]
    miss:  tbl_combine_egress_set_write_first_len_0
    indirect: tbl_combine_control786$tind
  ternary_indirect tbl_combine_control786$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control786$tind(action, $DEFAULT)
    actions:
      combine_control786(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c3
      - next_table: 0
      - set hdr.payload_first_word.data, eg_md.tmp_b
      - add W24, W21, W24
    default_action: combine_control786
  ternary_match tbl_combine_egress_set_write_first_len_0 11:
    p4: { name: tbl_combine_egress_set_write_first_len_0, hidden: true }
    gateway:
      name: cond-167
      input_xbar:
        exact group 1: { 32: eg_md.eg_rank_id }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_combine_egress_set_write_middle_len
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_combine_egress_set_write_first_len_0
        false:  tbl_combine_egress_set_write_middle_len
    hit: [  tbl_combine_control792 ]
    miss:  tbl_combine_control792
    indirect: tbl_combine_egress_set_write_first_len_0$tind
  ternary_indirect tbl_combine_egress_set_write_first_len_0$tind:
    row: 3
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_first_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_first_len(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c5
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1064 }
      - set hdr.ipv4.total_len, 1084
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_first_len
  ternary_match tbl_combine_egress_set_write_middle_len 13:
    p4: { name: tbl_combine_egress_set_write_middle_len, hidden: true }
    gateway:
      name: cond-168
      input_xbar:
        exact group 1: { 32: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000006:
        run_table: true
      miss:
        next:  tbl_combine_egress_set_write_middle_len_0
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_combine_egress_set_write_middle_len
        false:  tbl_combine_egress_set_write_middle_len_0
    hit: [  tbl_combine_control797 ]
    miss:  tbl_combine_control797
    indirect: tbl_combine_egress_set_write_middle_len$tind
  ternary_indirect tbl_combine_egress_set_write_middle_len$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_middle_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_middle_len(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c7
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1048 }
      - set hdr.ipv4.total_len, 1068
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_middle_len
  ternary_match tbl_combine_egress_set_write_middle_len_0 14:
    p4: { name: tbl_combine_egress_set_write_middle_len_0, hidden: true }
    hit: [  tbl_combine_control801 ]
    miss:  tbl_combine_control801
    indirect: tbl_combine_egress_set_write_middle_len_0$tind
  ternary_indirect tbl_combine_egress_set_write_middle_len_0$tind:
    row: 1
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 64..67 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_middle_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_middle_len(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c9
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1048 }
      - set hdr.ipv4.total_len, 1068
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_middle_len
  ternary_match tbl_combine_control801 15:
    p4: { name: tbl_combine_control801, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control801$tind
  ternary_indirect tbl_combine_control801$tind:
    row: 6
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control801$tind(action, $DEFAULT)
    actions:
      combine_control801(0, 11):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c8
      - next_table: 0
      - set hdr.bth.opcode, 7
      - set hdr.reth.$valid, 0
    default_action: combine_control801
  ternary_match tbl_combine_control792 12:
    p4: { name: tbl_combine_control792, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control792$tind
  ternary_indirect tbl_combine_control792$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control792$tind(action, $DEFAULT)
    actions:
      combine_control792(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c4
      - next_table: 0
      - set hdr.bth.opcode, 6
      - set hdr.reth.$valid, 1
      - set hdr.reth.len, 7168
    default_action: combine_control792
  hash_action tbl_dispatch_control286_6 3:
    p4: { name: tbl_dispatch_control286_6, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-149
      input_xbar:
        exact group 1: { 32: eg_md.eg_rank_id }
      row: 7
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000007:
        next:  dispatch_egress_dispatch_rx_info
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 7)"
        true:  dispatch_egress_dispatch_rx_info
        false:  dispatch_egress_dispatch_rx_info
    next:  dispatch_egress_dispatch_rx_info
    action_bus: { 104..107 : tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_6(action, $DEFAULT)
    actions:
      dispatch_control286_6(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000092
      - next_table: 0
      - set W20(0..31), tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn
      - tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(dispatch_egress_psn_slot_7_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_6
  stateful tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_7.reg_psn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_7_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  exact_match dispatch_egress_dispatch_rx_info 5:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rx_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      eg_md.eg_rank_id: { type: exact, size: 32, full_size: 32 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 1: { 32: eg_md.eg_rank_id, 64: hdr.bridge.channel_id }
      hash 2:
        0..9: random(eg_md.eg_rank_id)
        10..19: random(eg_md.eg_rank_id)
        20..29: random(eg_md.eg_rank_id)
        30..39: random(eg_md.eg_rank_id)
      hash 3:
        0..7: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(0..7)
        8..9: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(8..9)
        11..18: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(0..7)
        19: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(8)
        10: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(9)
        22..29: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(0..7)
        20..21: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(8..9)
        33..39: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(0..6)
        30: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(7)
        31..32: random(hdr.bridge.channel_id(10..31)) ^ hdr.bridge.channel_id(8..9)
      hash group 1:
        table: [2, 3]
        seed: 0x5115527562
    format: { action(0): 0..0, immediate(0): 1..16, version(0): 112..115, match(0): [ 82..87, 32..79 ] }
    match: [ hdr.bridge.channel_id(10..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31), eg_md.eg_rank_id(0..7), eg_md.eg_rank_id(8..15), eg_md.eg_rank_id(16..23), eg_md.eg_rank_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_dispatch_control585 ]
    miss:  tbl_dispatch_control585
    action_bus: { 32..33 : immediate(0..15) }
    action: dispatch_egress_dispatch_rx_info$action_data($DIRECT, $DEFAULT)
    instruction: dispatch_egress_dispatch_rx_info(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_rx_info(0, 2):
      - p4_param_order: { dst_mac: 48, dst_ip: 32, dst_qp: 32, rkey: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000089
      - next_table: 0
      - { dst_mac.0-31: $adf_f0(0..31), dst_ip: $adf_f1(0..31), rkey_2: $adf_f2(0..31), rkey: rkey_2, dst_qp_2: $adf_f3(0..31), dst_qp: dst_qp_2, dst_mac.32-47: immediate(0..15) }
      - set hdr.eth.dst_addr.0-31, dst_mac.0-31
      - set hdr.eth.dst_addr.32-47, dst_mac.32-47
      - set hdr.ipv4.dst_addr, dst_ip
      - set hdr.bth.dst_qp, dst_qp
      - set hdr.reth.rkey, rkey
      NoAction(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x2000008a
      - next_table: 0
      - {  }
    default_action: NoAction
  action dispatch_egress_dispatch_rx_info$action_data:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rx_info$action }
    row: 13
    logical_bus: A
    column: [ 0, 1, 2, 3 ]
    vpns: [ 0, 1, 2, 3 ]
    home_row:
    - 13
    format A2AEgress.dispatch_egress.set_rx_info: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 112..115 : $adf_f2, 116..119 : $adf_f3, 120..123 : $adf_f0, 124..127 : $adf_f1 }
stage 13 egress:
  dependency: match
  ternary_match tbl_combine_control797 1:
    p4: { name: tbl_combine_control797, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control797$tind
  ternary_indirect tbl_combine_control797$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control797$tind(action, $DEFAULT)
    actions:
      combine_control797(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x200000c6
      - next_table: 0
      - set hdr.bth.opcode, 8
      - set hdr.reth.$valid, 0
    default_action: combine_control797
  ternary_match tbl_dispatch_control585 2:
    p4: { name: tbl_dispatch_control585, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control585$tind
  ternary_indirect tbl_dispatch_control585$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control585$tind(action, $DEFAULT)
    actions:
      dispatch_control585(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000093
      - next_table: 0
      - set hdr.bth.psn, dispatch_egress_result_psn
    default_action: dispatch_control585


primitives: "a2a.prim.json"
dynhash: "a2a.dynhash.json"
