============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:35 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk    900.0 
VCLK   900.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk             0.6   0.0          0 
default    No paths   0.0            
VCLK           19.4   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             119 
Physical Instance count           0 
Sequential Instance Count        26 
Combinational Instance Count     93 
Hierarchical Instance Count       0 

Area
----
Cell Area                          893.142
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    893.142
Net Area                           0.000
Total Area (Cell+Physical+Net)     893.142

Runtime                            0.0 seconds
Elapsed Runtime                    25 seconds
Genus peak memory usage            740.75 
Innovus peak memory usage          no_value 
Hostname                           localhost
