{
  "DESIGN_NAME": "Murax",
  "VERILOG_FILES": "dir::src/Murax.v",
  "TOP_LEVEL": "Murax",
  "CLOCK_PORT": "io_mainClk",
  "CLOCK_NET": "io_mainClk",
  "CLOCK_PERIOD": 10.0,
  "DEFAULT_CORNER": "tt",
  "FP_CORE_UTIL": 50,
  "FP_IO_PCT": 5,
  "PL_TARGET_DENSITY": 0.6,
  "GLB_RT_MAXLAYER": 5,
  "PL_BASIC_PLACEMENT": true,
  "SYNTH_STRATEGY": "SPEED",
  "CELL_PAD": 2,
  "DIE_AREA": "0 0 3000 3000",
  "CORE_AREA": "100 100 2900 2900",
  "DIODE_INSERTION_STRATEGY": "5",
  "ROUTING_STRATEGY": "BOTH",
  "ROUTING_CORES": 8,
  "LVS_RUN": true,
  "DRC_RUN": true,
  "SYNTH_MAX_FANOUT": 4,
  "FP_PDN_VPITCH": 50,
  "FP_PDN_HPITCH": 50,
  "FP_PDN_VWIDTH": 5,
  "FP_PDN_HWIDTH": 5,
  "FP_PIN_ORDER_CFG": "dir::src/pin_order.cfg",
  "GDS_FILES": "dir::gds/Murax.gds",
  "LIB_SYNTH": "dir::libs/mylib.db",
  "LIB_FASTEST": "dir::libs/mylib_fast.db",
  "LIB_SLOWEST": "dir::libs/mylib_slow.db",
  "LIB_TYPICAL": "dir::libs/mylib_typical.db",
  "LIB_ALL": "dir::libs/mylib__all.db",
  "LIB_NAME": "mylib",
  "LEF_FILES": "dir::lef/mylib.lef",
  "SPICE_FILES": "dir::spice/mylib.sp",
  "VERILOG_INCLUDE_DIRS": "dir::includes/",
  "MACRO_PLACEMENT_CFG": "dir::config/macro.cfg"
}

