Design Assistant report for rare-gba
Sun May 24 03:30:02 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sun May 24 03:30:02 2020 ;
; Revision Name                     ; rare-gba                            ;
; Top-level Entity Name             ; DE10_Nano_golden_top                ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 70                                  ;
; - Rule D101                       ; 70                                  ;
; Total Medium Violations           ; 4                                   ;
; - Rule C104                       ; 3                                   ;
; - Rule R102                       ; 1                                   ;
; Total Information only Violations ; 95                                  ;
; - Rule T101                       ; 45                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                        ; Name                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[9]~DUPLICATE                                                                        ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[7]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg7   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg8  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg7  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg11 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[6]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[4]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[2]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg2  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a102~portb_address_reg2  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a87~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a72~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg2    ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a16~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a46~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a118~portb_address_reg2  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a103~portb_address_reg2  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[1]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg1  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a102~portb_address_reg1  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a87~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a72~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg1    ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a16~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a46~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a118~portb_address_reg1  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a103~portb_address_reg1  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[0]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg0  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a102~portb_address_reg0  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a87~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a72~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0    ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a16~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a46~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a118~portb_address_reg0  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a103~portb_address_reg0  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[7]~DUPLICATE                                                                        ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                                      ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[5]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[9]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[8]~DUPLICATE                                                                        ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[5]~DUPLICATE                                                                        ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg7   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg5  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg8  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelH[9]~DUPLICATE                                                                        ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg12 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg11 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a102~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a102~portb_address_reg10 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[8]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[7]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[6]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[5]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg0   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg1   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg2   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[4]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg12 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg8  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg11 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[3]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg7   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg12 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg8  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[2]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg7   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg12 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[1]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg7   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg10 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                                     ;                                                                                                            ;
;  Source node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; vgaHdmi:vgaHdmi|pixelV[0]                                                                                  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg9   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg4   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg10  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg12  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg5   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg8   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg6   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg7   ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a68~portb_address_reg11  ;
;  Destination node(s) from clock "FPGA_CLK1_50"                                                                                                   ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a117~portb_address_reg9  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                                     ;                                                                                                            ;
;  Source node(s) from clock "FPGA_CLK1_50"                                                                                                        ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[2]                   ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[23]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[22]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[21]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[9]                                                                            ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[17]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[18]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[16]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[15]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[14]                                                                           ;
;  Destination node(s) from clock "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; vgaHdmi:vgaHdmi|o_RGBchannel[13]                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[2]"                                                                                                           ; gba_fb:gba_fb|v_count[6]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[11]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[12]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[10]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[13]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[14]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[15]                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[2]"                                                                                                           ; gba_fb:gba_fb|v_count[5]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[9]                                                                                  ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[11]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[12]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[10]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[13]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[14]                                                                                 ;
;  Destination node(s) from clock "GPIO_0[0]"                                                                                                      ; gba_fb:gba_fb|o_wraddr[15]                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[1]"                                                                                                           ; gba_fb:gba_fb|lp_count[4]                                                                                  ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[7]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[0]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[1]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[2]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[3]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[4]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[5]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[6]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[1]"                                                                                                           ; gba_fb:gba_fb|lp_count[3]                                                                                  ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[7]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[0]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[1]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[2]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[3]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[4]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[5]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[6]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[1]"                                                                                                           ; gba_fb:gba_fb|lp_count[2]                                                                                  ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[7]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[0]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[1]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[2]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[3]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[4]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[5]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[6]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[1]"                                                                                                           ; gba_fb:gba_fb|lp_count[1]                                                                                  ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[7]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[0]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[1]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[2]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[3]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[4]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[5]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[6]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                                     ;                                                                                                            ;
;  Source node(s) from clock "GPIO_0[1]"                                                                                                           ; gba_fb:gba_fb|lp_count[0]                                                                                  ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[7]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[0]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[1]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[2]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[3]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[4]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[5]                                                                                   ;
;  Destination node(s) from clock "GPIO_0[2]"                                                                                                      ; gba_fb:gba_fb|v_count[6]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                                     ;                                                                                                            ;
;  Structure 31                                                                                                                                    ; gba_fb:gba_fb|lp_count[6]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                                     ;                                                                                                            ;
;  Structure 32                                                                                                                                    ; gba_fb:gba_fb|lp_count[5]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                                     ;                                                                                                            ;
;  Structure 33                                                                                                                                    ; gba_fb:gba_fb|lp_count[7]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                                     ;                                                                                                            ;
;  Structure 34                                                                                                                                    ; gba_fb:gba_fb|v_count[4]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                                     ;                                                                                                            ;
;  Structure 35                                                                                                                                    ; gba_fb:gba_fb|v_count[3]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                                     ;                                                                                                            ;
;  Structure 36                                                                                                                                    ; gba_fb:gba_fb|v_count[2]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                                     ;                                                                                                            ;
;  Structure 37                                                                                                                                    ; gba_fb:gba_fb|v_count[1]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                                     ;                                                                                                            ;
;  Structure 38                                                                                                                                    ; gba_fb:gba_fb|v_count[0]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                                     ;                                                                                                            ;
;  Structure 39                                                                                                                                    ; gba_fb:gba_fb|v_count[7]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                                     ;                                                                                                            ;
;  Structure 40                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[2]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                                     ;                                                                                                            ;
;  Structure 41                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[1]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                                     ;                                                                                                            ;
;  Structure 42                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[7]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                                     ;                                                                                                            ;
;  Structure 43                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[4]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                                     ;                                                                                                            ;
;  Structure 44                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[10]                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                                     ;                                                                                                            ;
;  Structure 45                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[12]                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                                     ;                                                                                                            ;
;  Structure 46                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[8]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                                     ;                                                                                                            ;
;  Structure 47                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[0]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                                     ;                                                                                                            ;
;  Structure 48                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[5]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                                     ;                                                                                                            ;
;  Structure 49                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[11]                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                                     ;                                                                                                            ;
;  Structure 50                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[9]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                                     ;                                                                                                            ;
;  Structure 51                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[3]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                                     ;                                                                                                            ;
;  Structure 52                                                                                                                                    ; gba_fb:gba_fb|o_wraddr[6]                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                                     ;                                                                                                            ;
;  Structure 53                                                                                                                                    ; vgaHdmi:vgaHdmi|pixelH[3]~DUPLICATE                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                                     ;                                                                                                            ;
;  Structure 54                                                                                                                                    ; gba_fb:gba_fb|o_data[7]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                                     ;                                                                                                            ;
;  Structure 55                                                                                                                                    ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[0]                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                                     ;                                                                                                            ;
;  Structure 56                                                                                                                                    ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[1]                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                                     ;                                                                                                            ;
;  Structure 57                                                                                                                                    ; gba_fb:gba_fb|o_data[8]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                                     ;                                                                                                            ;
;  Structure 58                                                                                                                                    ; gba_fb:gba_fb|o_data[9]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                                     ;                                                                                                            ;
;  Structure 59                                                                                                                                    ; gba_fb:gba_fb|o_data[5]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                                     ;                                                                                                            ;
;  Structure 60                                                                                                                                    ; gba_fb:gba_fb|o_data[6]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                                     ;                                                                                                            ;
;  Structure 61                                                                                                                                    ; gba_fb:gba_fb|o_data[2]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                                     ;                                                                                                            ;
;  Structure 62                                                                                                                                    ; gba_fb:gba_fb|o_data[3]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                                     ;                                                                                                            ;
;  Structure 63                                                                                                                                    ; gba_fb:gba_fb|o_data[4]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                                     ;                                                                                                            ;
;  Structure 64                                                                                                                                    ; gba_fb:gba_fb|o_data[0]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65                                     ;                                                                                                            ;
;  Structure 65                                                                                                                                    ; gba_fb:gba_fb|o_data[1]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66                                     ;                                                                                                            ;
;  Structure 66                                                                                                                                    ; gba_fb:gba_fb|o_data[12]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67                                     ;                                                                                                            ;
;  Structure 67                                                                                                                                    ; gba_fb:gba_fb|o_data[13]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68                                     ;                                                                                                            ;
;  Structure 68                                                                                                                                    ; gba_fb:gba_fb|o_data[14]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69                                     ;                                                                                                            ;
;  Structure 69                                                                                                                                    ; gba_fb:gba_fb|o_data[10]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70                                     ;                                                                                                            ;
;  Structure 70                                                                                                                                    ; gba_fb:gba_fb|o_data[11]                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Rule name                                                                             ; Name                                                                                                     ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only clock input ports                    ; FPGA_CLK1_50                                                                                             ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[2]                 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~portb_address_reg3 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_address_reg6 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg12 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg2  ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg14 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg11 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg10 ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg0  ;
;  Clock ports destination node(s) list                                                 ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a52~porta_datain_reg15 ;
;  Non-clock ports destination node(s) list                                             ; pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|general[0].gpll                   ;
;  Non-clock ports destination node(s) list                                             ; pll_gba_xtal:pll_gba_xtal|pll_gba_xtal_0002:pll_gba_xtal_inst|altera_pll:altera_pll_i|general[0].gpll    ;
; Rule C104: Clock signal source should drive only clock input ports                    ; GPIO_0[2]                                                                                                ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[6]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[5]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[4]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[3]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[2]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[1]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[0]                                                                                 ;
;  Clock ports destination node(s) list                                                 ; gba_fb:gba_fb|v_count[7]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|o_wraddr[15]                                                                               ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[7]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[6]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[5]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[4]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[3]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[2]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[1]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|h_count[0]                                                                                 ;
;  Non-clock ports destination node(s) list                                             ; gba_fb:gba_fb|o_wraddr[14]                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                    ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK                                                            ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[0]                             ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[4]                             ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[3]                             ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[2]                              ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[0]                            ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[3]                              ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[0]                              ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[4]                              ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_GO~DUPLICATE                                                        ;
;  Clock ports destination node(s) list                                                 ; I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[1]                                                             ;
;  Non-clock ports destination node(s) list                                             ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK~0                                                          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers ; KEY[0]                                                                                                   ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[5]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[4]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[3]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[2]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[1]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[0]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[10]                                                         ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[9]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[8]                                                          ;
;  Reset signal destination node(s) list                                                ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[7]                                                          ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                          ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; FPGA_CLK1_50~inputCLKENA0                                                                     ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; GPIO_0[0]~inputCLKENA0                                                                        ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[2]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[1]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[7]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[4]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[10]                                                                    ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[12]                                                                    ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[8]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[0]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[5]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[11]                                                                    ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[9]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[3]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_wraddr[6]                                                                     ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[9]~10                                                                ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[3]~4                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[4]~5                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[10]~11                                                               ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[12]~13                                                               ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[5]~6                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[8]~9                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[0]~1                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[1]~2                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[2]~3                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[6]~7                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[7]~8                                                                 ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vgaHdmi:vgaHdmi|o_rdaddr[11]~12                                                               ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[7]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[8]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[9]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[5]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[6]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[2]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[3]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[4]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[0]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[1]                                                                       ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[12]                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[13]                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[14]                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[10]                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; gba_fb:gba_fb|o_data[11]                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK                                                 ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; FPGA_CLK1_50~inputCLKENA0                                                                     ; 141     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[4]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[0]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[6]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[3]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[13]                                                                      ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[12]                                                                      ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[9]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[1]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[10]                                                                      ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[8]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[5]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[14]                                                                      ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[7]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[2]                                                                       ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_data[11]                                                                      ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[1]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[2]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[6]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[9]~10                                                                ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[3]~4                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[4]~5                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[12]~13                                                               ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[5]~6                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[10]                                                                    ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[8]~9                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[0]~1                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[1]~2                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[2]~3                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[7]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[6]~7                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[11]~12                                                               ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[5]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[11]                                                                    ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[9]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[7]~8                                                                 ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[4]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[0]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[8]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[3]                                                                     ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_rdaddr[10]~11                                                               ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; gba_fb:gba_fb|o_wraddr[12]                                                                    ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK                                                 ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; 53      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; GPIO_0[0]~inputCLKENA0                                                                        ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[0]      ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[1]      ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|always1~2                                                                     ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[2]                   ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vgaHdmi:vgaHdmi|o_RGBchannel[0]~1                                                             ; 24      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 24 03:30:00 2020
Info: Command: quartus_drc rare-gba -c rare-gba
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332104): Reading SDC File: 'DE10_Nano_golden_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name {pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 100 -duty_cycle 50.00 -name {pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_0[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register gba_fb:gba_fb|o_wraddr[15] is being clocked by GPIO_0[0]
Warning (332060): Node: GPIO_0[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register gba_fb:gba_fb|v_count[6] is being clocked by GPIO_0[2]
Warning (332060): Node: GPIO_0[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register gba_fb:gba_fb|lp_count[4] is being clocked by GPIO_0[1]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_25|pll_50_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_gba_xtal|pll_gba_xtal_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 70 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[9]~DUPLICATE" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[7]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[6]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[4]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[7]~DUPLICATE" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[5]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[9]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[8]~DUPLICATE" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[5]~DUPLICATE" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelH[9]~DUPLICATE" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[8]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[7]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[6]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[5]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[4]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[3]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "vgaHdmi:vgaHdmi|pixelV[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 32
    Critical Warning (308012): Node  "ram_infer:ram_infer|altsyncram:ram_rtl_0|altsyncram_cgn1:auto_generated|address_reg_b[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/db/altsyncram_cgn1.tdf Line: 41
    Critical Warning (308012): Node  "gba_fb:gba_fb|v_count[6]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 60
    Critical Warning (308012): Node  "gba_fb:gba_fb|v_count[5]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 60
    Critical Warning (308012): Node  "gba_fb:gba_fb|lp_count[4]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 51
    Critical Warning (308012): Node  "gba_fb:gba_fb|lp_count[3]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 51
    Critical Warning (308012): Node  "gba_fb:gba_fb|lp_count[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 51
    Critical Warning (308012): Node  "gba_fb:gba_fb|lp_count[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 51
    Critical Warning (308012): Node  "gba_fb:gba_fb|lp_count[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 51
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 3 nodes related to this rule.
    Warning (308010): Node  "FPGA_CLK1_50" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 16
    Warning (308010): Node  "GPIO_0[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (308010): Node  "I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK" File: C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v Line: 36
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "KEY[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 91
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 45 node(s) with highest fan-out.
    Info (308011): Node  "pll_50_25:pll_25|pll_50_25_0002:pll_50_25_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "FPGA_CLK1_50~inputCLKENA0" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 16
    Info (308011): Node  "GPIO_0[0]~inputCLKENA0" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[7]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[4]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[10]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[12]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[8]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[5]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[11]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[9]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[3]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[6]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[9]~10" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[3]~4" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[4]~5" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[10]~11" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[12]~13" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[5]~6" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[8]~9" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[0]~1" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[1]~2" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[2]~3" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[6]~7" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[7]~8" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[11]~12" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "gba_fb:gba_fb|o_data[7]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "FPGA_CLK1_50~inputCLKENA0" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 16
    Info (308011): Node  "gba_fb:gba_fb|o_data[4]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[6]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[3]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[13]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[12]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[9]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[10]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[8]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[5]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[14]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[7]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_data[11]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[6]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[9]~10" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[3]~4" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[4]~5" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[12]~13" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[5]~6" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[10]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[8]~9" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[0]~1" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[1]~2" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "vgaHdmi:vgaHdmi|o_rdaddr[2]~3" File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 6
    Info (308011): Node  "gba_fb:gba_fb|o_wraddr[7]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 33
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 95 information messages and 74 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Sun May 24 03:30:02 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


