Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'EvalBoardSandbox' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'EvalBoardSandbox' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/61||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRam.vhd'.||EvalBoardSandbox.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/65||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/66||CGraphDmDacRam.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRam.vhd'/linenumber/54
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/73||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/75||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/114||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/116||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/118||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/120||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/122||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/124||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/128||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/160||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/162||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/164||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/166||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/168||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/170||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/174||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/188||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/284||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/327||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/328||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/329||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/330||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/331||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/351||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/352||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/353||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/354||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/355||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/356||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/357||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/373||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/374||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/375||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/376||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/377||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||EvalBoardSandbox.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/395||EvalBoardSandbox.v(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/256
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/411||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/422||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/423||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/424||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/425||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/426||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/433||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/440||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/447||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/454||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/464||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/465||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/466||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/467||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/468||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/469||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/470||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/471||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/472||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/473||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/475||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/476||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/477||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/478||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/480||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/481||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/482||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/483||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/490||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/491||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/492||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/494||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/495||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/496||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/499||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/500||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/501||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/502||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/503||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/504||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/505||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/506||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/507||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/508||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/509||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/510||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/511||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/512||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/513||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/514||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/515||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/516||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/517||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/518||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/540||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/541||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/542||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/543||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/544||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/545||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/546||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/577||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/578||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/579||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/580||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||EvalBoardSandbox.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/584||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/585||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRam.vhd'.||EvalBoardSandbox.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/589||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/590||CGraphDmDacRam.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRam.vhd'/linenumber/54
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/597||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/599||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/600||DMMain.vhd(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/11
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/601||DMMain.vhd(1276);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1276
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/602||DMMain.vhd(1369);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1369
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/603||DMMain.vhd(1462);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1462
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/604||DMMain.vhd(1559);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1559
Implementation;Synthesis||CD638||@W:Signal masterreset is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/605||DMMain.vhd(545);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/545
Implementation;Synthesis||CD638||@W:Signal buildnumber is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/606||DMMain.vhd(547);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/547
Implementation;Synthesis||CD638||@W:Signal rambuslatch_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/607||DMMain.vhd(551);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/551
Implementation;Synthesis||CD638||@W:Signal dacselectmaxti is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/608||DMMain.vhd(568);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/568
Implementation;Synthesis||CD638||@W:Signal ncsdacbda_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/609||DMMain.vhd(569);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/569
Implementation;Synthesis||CD638||@W:Signal ncsdacbdb_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/610||DMMain.vhd(570);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/570
Implementation;Synthesis||CD638||@W:Signal ncsdacbdc_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/611||DMMain.vhd(571);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/571
Implementation;Synthesis||CD638||@W:Signal ncsdacbdd_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/612||DMMain.vhd(572);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/572
Implementation;Synthesis||CD638||@W:Signal ncsdacbde_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/613||DMMain.vhd(573);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/573
Implementation;Synthesis||CD638||@W:Signal ncsdacbdf_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/614||DMMain.vhd(574);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/574
Implementation;Synthesis||CD638||@W:Signal mosidacbda_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/615||DMMain.vhd(575);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/575
Implementation;Synthesis||CD638||@W:Signal mosidacbdb_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/616||DMMain.vhd(576);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/576
Implementation;Synthesis||CD638||@W:Signal mosidacbdc_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/617||DMMain.vhd(577);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/577
Implementation;Synthesis||CD638||@W:Signal mosidacbdd_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/618||DMMain.vhd(578);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/578
Implementation;Synthesis||CD638||@W:Signal mosidacbde_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/619||DMMain.vhd(579);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/579
Implementation;Synthesis||CD638||@W:Signal mosidacbdf_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/620||DMMain.vhd(580);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/580
Implementation;Synthesis||CD638||@W:Signal misodacbda_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/621||DMMain.vhd(581);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/581
Implementation;Synthesis||CD638||@W:Signal misodacbdb_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/622||DMMain.vhd(582);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/582
Implementation;Synthesis||CD638||@W:Signal misodacbdc_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/623||DMMain.vhd(583);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/583
Implementation;Synthesis||CD638||@W:Signal misodacbdd_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/624||DMMain.vhd(584);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/584
Implementation;Synthesis||CD638||@W:Signal misodacbde_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/625||DMMain.vhd(585);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/585
Implementation;Synthesis||CD638||@W:Signal misodacbdf_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/626||DMMain.vhd(586);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/586
Implementation;Synthesis||CD638||@W:Signal dacbdareadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/627||DMMain.vhd(594);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/594
Implementation;Synthesis||CD638||@W:Signal dacbdbreadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/628||DMMain.vhd(595);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/595
Implementation;Synthesis||CD638||@W:Signal dacbdcreadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/629||DMMain.vhd(596);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/596
Implementation;Synthesis||CD638||@W:Signal dacbddreadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/630||DMMain.vhd(597);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/597
Implementation;Synthesis||CD638||@W:Signal dacbdereadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/631||DMMain.vhd(598);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/598
Implementation;Synthesis||CD638||@W:Signal dacbdfreadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/632||DMMain.vhd(599);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/599
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/633||DMMain.vhd(600);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/600
Implementation;Synthesis||CD638||@W:Signal dactransfercompletea is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/634||DMMain.vhd(601);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/601
Implementation;Synthesis||CD638||@W:Signal dactransfercompleteb is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/635||DMMain.vhd(602);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/602
Implementation;Synthesis||CD638||@W:Signal dactransfercompletec is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/636||DMMain.vhd(603);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/603
Implementation;Synthesis||CD638||@W:Signal dactransfercompleted is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/637||DMMain.vhd(604);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/604
Implementation;Synthesis||CD638||@W:Signal dactransfercompletee is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/638||DMMain.vhd(605);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/605
Implementation;Synthesis||CD638||@W:Signal dactransfercompletef is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/639||DMMain.vhd(606);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/606
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/640||DMMain.vhd(636);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/636
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/641||DMMain.vhd(649);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/649
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/642||DMMain.vhd(656);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/656
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/643||DMMain.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/669
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/644||DMMain.vhd(676);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/676
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/645||DMMain.vhd(689);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/689
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/646||DMMain.vhd(696);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/696
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/647||DMMain.vhd(709);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/709
Implementation;Synthesis||CD638||@W:Signal clkdacreadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/648||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/725
Implementation;Synthesis||CD638||@W:Signal ncsxo_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/649||DMMain.vhd(726);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/726
Implementation;Synthesis||CD638||@W:Signal sckxo_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/650||DMMain.vhd(727);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/727
Implementation;Synthesis||CD638||@W:Signal mosixo_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/651||DMMain.vhd(728);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/728
Implementation;Synthesis||CD796||@W:Bit 0 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/652||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 1 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/653||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 2 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/654||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 3 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/655||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 4 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/656||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 5 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/657||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 6 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/658||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 7 of signal ProtoDacReadbacks_0 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/659||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 0 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/660||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 1 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/661||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 2 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/662||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 3 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/663||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 4 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/664||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 5 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/665||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 6 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/666||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 7 of signal ProtoDacReadbacks_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/667||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 0 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/668||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 1 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/669||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 2 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/670||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 3 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/671||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 4 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/672||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 5 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/673||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 6 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/674||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 7 of signal ProtoDacReadbacks_2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/675||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 0 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/676||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 1 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/677||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 2 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/678||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 3 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/679||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 4 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/680||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 5 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/681||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 6 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/682||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 7 of signal ProtoDacReadbacks_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/683||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 0 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/684||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 1 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/685||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 2 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/686||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 3 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/687||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 4 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/688||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 5 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/689||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 6 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/690||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 7 of signal ProtoDacReadbacks_4 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/691||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 0 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/692||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 1 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/693||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 2 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/694||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 3 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/695||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 4 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/696||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 5 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/697||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 6 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/698||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD796||@W:Bit 7 of signal ProtoDacReadbacks_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||EvalBoardSandbox.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/699||DMMain.vhd(733);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/733
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||EvalBoardSandbox.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/700||PPSCount.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/706||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/710||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/711||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/712||UartTxFifoExtClk.vhd(273);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/273
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||EvalBoardSandbox.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/713||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||EvalBoardSandbox.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/714||UartTx.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/96
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||EvalBoardSandbox.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/718||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||EvalBoardSandbox.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/719||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||EvalBoardSandbox.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/722||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/732||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||EvalBoardSandbox.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/733||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||EvalBoardSandbox.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/734||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||EvalBoardSandbox.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/746||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||EvalBoardSandbox.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/750||ClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||EvalBoardSandbox.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/754||VariableClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||EvalBoardSandbox.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/758||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||EvalBoardSandbox.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/759||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||EvalBoardSandbox.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/767||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/768||RegisterSpace.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/306
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/769||RegisterSpace.vhd(307);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/307
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/770||RegisterSpace.vhd(325);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/325
Implementation;Synthesis||CL240||@W:Signal DacBdFSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/773||RegisterSpace.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/58
Implementation;Synthesis||CL240||@W:Signal DacBdESetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/774||RegisterSpace.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/57
Implementation;Synthesis||CL240||@W:Signal DacBdDSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/775||RegisterSpace.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/56
Implementation;Synthesis||CL240||@W:Signal DacBdCSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/776||RegisterSpace.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/55
Implementation;Synthesis||CL240||@W:Signal DacBdBSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/777||RegisterSpace.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/54
Implementation;Synthesis||CL240||@W:Signal DacBdASetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/778||RegisterSpace.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/53
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/779||RegisterSpace.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/387
Implementation;Synthesis||CL169||@W:Pruning unused register DacDSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/780||RegisterSpace.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/387
Implementation;Synthesis||CL169||@W:Pruning unused register DacCSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/781||RegisterSpace.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/387
Implementation;Synthesis||CL169||@W:Pruning unused register DacBSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/782||RegisterSpace.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/387
Implementation;Synthesis||CL169||@W:Pruning unused register DacASetpoint_i_5(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/783||RegisterSpace.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/387
Implementation;Synthesis||CD630||@N: Synthesizing work.dmdacramports.dmdacram.||EvalBoardSandbox.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/815||CGraphDmDacRam.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRam.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||EvalBoardSandbox.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/884||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal MosiXO_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/890||DMMain.vhd(728);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/728
Implementation;Synthesis||CL240||@W:Signal SckXO_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/891||DMMain.vhd(727);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/727
Implementation;Synthesis||CL240||@W:Signal nCsXO_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/892||DMMain.vhd(726);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/726
Implementation;Synthesis||CL240||@W:Signal DacTransferCompleteF is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/893||DMMain.vhd(606);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/606
Implementation;Synthesis||CL240||@W:Signal DacTransferCompleteE is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/894||DMMain.vhd(605);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/605
Implementation;Synthesis||CL240||@W:Signal DacTransferCompleteD is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/895||DMMain.vhd(604);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/604
Implementation;Synthesis||CL240||@W:Signal DacTransferCompleteC is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/896||DMMain.vhd(603);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/603
Implementation;Synthesis||CL240||@W:Signal DacTransferCompleteB is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/897||DMMain.vhd(602);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/602
Implementation;Synthesis||CL240||@W:Signal DacTransferCompleteA is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/898||DMMain.vhd(601);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/601
Implementation;Synthesis||CL240||@W:Signal MasterReset is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/899||DMMain.vhd(545);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/545
Implementation;Synthesis||CL167||@W:Input rst of instance Uart3TxBitClockDiv is floating||EvalBoardSandbox.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/900||DMMain.vhd(1515);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1515
Implementation;Synthesis||CL167||@W:Input rst of instance Uart3BitClockDiv is floating||EvalBoardSandbox.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/901||DMMain.vhd(1502);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1502
Implementation;Synthesis||CL167||@W:Input rst of instance Uart2TxBitClockDiv is floating||EvalBoardSandbox.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/902||DMMain.vhd(1418);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1418
Implementation;Synthesis||CL167||@W:Input rst of instance Uart2BitClockDiv is floating||EvalBoardSandbox.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/903||DMMain.vhd(1404);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1404
Implementation;Synthesis||CL167||@W:Input rst of instance Uart1TxBitClockDiv is floating||EvalBoardSandbox.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/904||DMMain.vhd(1328);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1328
Implementation;Synthesis||CL167||@W:Input rst of instance Uart1BitClockDiv is floating||EvalBoardSandbox.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/905||DMMain.vhd(1314);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1314
Implementation;Synthesis||CL167||@W:Input rst of instance Uart0TxBitClockDiv is floating||EvalBoardSandbox.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/906||DMMain.vhd(1232);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1232
Implementation;Synthesis||CL167||@W:Input rst of instance Uart0BitClockDiv is floating||EvalBoardSandbox.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/907||DMMain.vhd(1219);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1219
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsF_i is floating||EvalBoardSandbox.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/908||DMMain.vhd(1179);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1179
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsE_i is floating||EvalBoardSandbox.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/909||DMMain.vhd(1159);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1159
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsD_i is floating||EvalBoardSandbox.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/910||DMMain.vhd(1139);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1139
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsC_i is floating||EvalBoardSandbox.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/911||DMMain.vhd(1119);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1119
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsB_i is floating||EvalBoardSandbox.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/912||DMMain.vhd(1099);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1099
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsA_i is floating||EvalBoardSandbox.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/913||DMMain.vhd(1079);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1079
Implementation;Synthesis||CL167||@W:Input rst of instance RegisterSpace is floating||EvalBoardSandbox.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/914||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 0 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/915||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 1 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/916||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 2 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/917||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 3 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/918||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 4 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/919||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 5 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/920||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 6 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/921||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 7 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/922||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 8 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/923||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 9 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/924||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 10 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/925||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 11 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/926||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 12 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/927||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 13 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/928||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 14 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/929||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 15 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/930||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 16 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/931||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 17 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/932||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 18 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/933||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 19 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/934||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 20 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/935||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 21 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/936||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 22 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/937||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 23 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/938||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 24 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/939||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 25 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/940||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 26 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/941||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 27 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/942||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 28 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/943||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 29 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/944||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 30 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/945||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 31 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/946||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 0 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/947||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 1 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/948||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 2 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/949||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 3 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/950||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 4 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/951||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 5 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/952||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 6 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/953||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 7 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/954||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 8 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/955||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 9 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/956||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 10 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/957||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 11 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/958||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 12 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/959||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 13 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/960||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 14 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/961||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 15 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/962||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 16 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/963||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 17 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/964||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 18 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/965||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 19 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/966||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 20 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/967||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 21 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/968||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 22 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/969||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 23 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/970||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 24 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/971||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 25 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/972||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 26 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/973||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 27 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/974||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 28 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/975||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 29 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/976||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 30 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/977||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 31 of input dacbdareadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/978||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 0 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/979||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 1 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/980||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 2 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/981||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 3 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/982||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 4 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/983||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 5 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/984||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 6 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/985||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 7 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/986||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 8 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/987||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 9 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/988||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 10 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/989||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 11 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/990||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 12 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/991||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 13 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/992||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 14 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/993||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 15 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/994||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 16 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/995||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 17 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/996||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 18 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/997||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 19 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/998||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 20 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/999||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 21 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1000||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 22 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1001||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 23 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1002||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 24 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1003||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 25 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1004||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 26 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1005||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 27 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1006||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 28 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1007||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 29 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1008||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 30 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1009||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 31 of input dacbdbreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1010||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 0 of input dacbdcreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1011||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 1 of input dacbdcreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1012||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 2 of input dacbdcreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1013||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL245||@W:Bit 3 of input dacbdcreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1014||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input dactransfercompletea of instance RegisterSpace is floating||EvalBoardSandbox.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1017||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input dactransfercompleteb of instance RegisterSpace is floating||EvalBoardSandbox.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1018||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input dactransfercompletec of instance RegisterSpace is floating||EvalBoardSandbox.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1019||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input dactransfercompleted of instance RegisterSpace is floating||EvalBoardSandbox.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1020||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input dactransfercompletee of instance RegisterSpace is floating||EvalBoardSandbox.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1021||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input dactransfercompletef of instance RegisterSpace is floating||EvalBoardSandbox.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1022||DMMain.vhd(874);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/874
Implementation;Synthesis||CL167||@W:Input rst of instance DmDacRam is floating||EvalBoardSandbox.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1023||DMMain.vhd(852);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/852
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of protodacsetpoints_5(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1024||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of protodacsetpoints_4(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1025||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of protodacsetpoints_3(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1026||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of protodacsetpoints_2(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1027||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of protodacsetpoints_1(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1028||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of protodacsetpoints_0(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1029||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL169||@W:Pruning unused register DacSetpointReadAddressChannel(5 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1030||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL169||@W:Pruning unused register DacSetpointReadAddressController(2 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1031||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL168||@W:Removing instance DmDacRam because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1032||DMMain.vhd(852);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/852
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteB is unused.||EvalBoardSandbox.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1039||RegisterSpace.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteC is unused.||EvalBoardSandbox.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1040||RegisterSpace.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteD is unused.||EvalBoardSandbox.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1041||RegisterSpace.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteE is unused.||EvalBoardSandbox.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1042||RegisterSpace.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteF is unused.||EvalBoardSandbox.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1043||RegisterSpace.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1044||RegisterSpace.vhd(107);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/107
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||EvalBoardSandbox.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1045||RegisterSpace.vhd(120);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||EvalBoardSandbox.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1046||RegisterSpace.vhd(133);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||EvalBoardSandbox.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1047||RegisterSpace.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/146
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1058||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1063||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1080||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1081||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1082||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1083||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1084||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1085||DMMain.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/13
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1086||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1087||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1088||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1089||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1090||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1091||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1092||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1093||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1094||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1095||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1096||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1097||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1098||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1099||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1100||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1101||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1102||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1103||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1104||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1105||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1106||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1107||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1108||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1109||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL189||@N: Register bit DacSetpointReadAddressDac(0) is always 0.||EvalBoardSandbox.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1110||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of DacSetpointReadAddressDac(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1111||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL305||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||EvalBoardSandbox.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1112||DMMain.vhd(1663);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1663
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||EvalBoardSandbox.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1113||DMMain.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/78
Implementation;Synthesis||CL158||@W:Inout Ux1SelJmp is unused||EvalBoardSandbox.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1114||DMMain.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1259||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.WriteDacs_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1260||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1261||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1262||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1263||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1264||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1265||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1266||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1267||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1268||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1269||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1270||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1271||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1272||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1273||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1274||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[7] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1275||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1276||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1277||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1278||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1279||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1280||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1281||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1282||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1283||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1284||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1285||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1286||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1287||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1288||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1289||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1290||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1291||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1292||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1293||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1294||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1295||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1296||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1297||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1298||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1305||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1306||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1307||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1308||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1309||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1310||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1311||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1312||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1313||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1314||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1315||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1316||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1317||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1318||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1319||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1320||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1321||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1322||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1323||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1324||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1331||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1332||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1333||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1334||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1335||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1336||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1337||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1338||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1339||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1340||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1341||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1342||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1343||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1344||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1345||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1346||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1347||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1348||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1349||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1350||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1351||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1352||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1353||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSAccum[31:0] (in view: work.PPSCountPorts_work_dmmainports_dmmain_0layer1(ppscount)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1354||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[15:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1355||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[15:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1356||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[15:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1357||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[15:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1358||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[15:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1359||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[15:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1360||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1361||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1362||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1363||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1364||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1365||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1366||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1367||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1368||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1369||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1370||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1371||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1372||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1373||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1374||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1375||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1376||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1377||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1378||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1379||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1380||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1381||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1382||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1383||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1384||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1385||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1389||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1390||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1391||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1456||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1457||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1458||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1459||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1460||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1461||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1462||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1463||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1465||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1483||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1540||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1541||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1542||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1543||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1544||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1545||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1546||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1547||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1548||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSAccumulator.InvalidatePPSCount (in view: work.DMMainPorts(dmmain)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1549||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1550||EvalSandbox_MSS.v(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/450
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1551||EvalSandbox_MSS.v(338);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/338
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1556||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[15] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1557||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[14:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1558||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[15] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1559||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[14:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1560||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[15] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1561||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[14:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1562||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[15] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1563||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[14:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1564||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[15] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1565||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[14:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1566||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[15] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1567||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[14:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1568||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance PPSAccumulator.PPSAccum_i[31:0] ||EvalBoardSandbox.srr(1572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1572||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1573||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart1BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1574||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart2BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1575||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1576||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO160||@W:Register bit WriteDacs_i (in view view:work.RegisterSpacePorts_14(registerspace)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1577||RegisterSpace.vhd(374);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/374
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1579||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1580||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1581||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1582||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1584||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1585||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1586||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1587||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1589||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1590||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1591||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1592||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1594||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1595||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1596||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1597||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1599||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1600||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1601||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1602||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1604||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1605||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1606||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1607||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1609||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1610||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1611||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1612||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1614||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1615||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1616||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1617||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsF_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsE_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1621||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsE_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsD_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1622||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsD_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsC_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1623||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsC_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsB_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1624||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsB_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsA_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1625||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1626||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1627||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1628||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1629||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1630||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1631||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1632||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1634||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1636||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1638||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1640||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1642||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance DMDacsA_i.LastWriteDac (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1644||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1649||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1650||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1651||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1652||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1653||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1654||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1655||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1656||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1657||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1658||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1659||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1660||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1661||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1662||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1663||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1664||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1665||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1666||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1667||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1668||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1669||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1670||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1671||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1672||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1673||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1674||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1675||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1676||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1677||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1678||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1679||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1680||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1681||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1682||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1683||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1684||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1685||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1686||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1687||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1688||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1689||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1690||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1691||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1692||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1693||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1694||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1695||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1696||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1697||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1698||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1699||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1700||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1701||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Spi.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1702||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.SpiBitPos[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1703||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.SpiBitPos[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1704||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.SpiBitPos[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1705||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsF_i.Spi.SpiBitPos[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1706||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.SpiBitPos[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1707||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.SpiBitPos[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1708||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.SpiBitPos[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1709||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsE_i.Spi.SpiBitPos[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1710||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.SpiBitPos[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1711||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.SpiBitPos[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1712||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.SpiBitPos[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1713||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsD_i.Spi.SpiBitPos[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1714||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.SpiBitPos[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1715||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.SpiBitPos[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1716||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.SpiBitPos[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1717||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsC_i.Spi.SpiBitPos[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1718||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.SpiBitPos[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1719||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.SpiBitPos[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1720||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsB_i.Spi.SpiBitPos[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1721||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart3FifoReset_arst on CLKINT  I_180 ||EvalBoardSandbox.srr(1753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1753||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart2FifoReset_arst on CLKINT  I_181 ||EvalBoardSandbox.srr(1754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1754||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart1FifoReset_arst on CLKINT  I_182 ||EvalBoardSandbox.srr(1755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1755||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart0FifoReset_arst on CLKINT  I_183 ||EvalBoardSandbox.srr(1756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1756||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_184 ||EvalBoardSandbox.srr(1757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1757||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_185 ||EvalBoardSandbox.srr(1758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1758||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_186 ||EvalBoardSandbox.srr(1759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1759||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_187 ||EvalBoardSandbox.srr(1760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1760||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_188 ||EvalBoardSandbox.srr(1761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1761||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_189 ||EvalBoardSandbox.srr(1762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1762||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_190 ||EvalBoardSandbox.srr(1763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1763||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_191 ||EvalBoardSandbox.srr(1764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1764||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1792||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1793||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1794||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1795||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1796||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1797||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1798||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1799||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1810||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1811||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 9.80ns ||EvalBoardSandbox.srr(1812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1812||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1813||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3TxBitClockDiv.div_i_2.||EvalBoardSandbox.srr(1814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1814||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3BitClockDiv.clko_i_2.||EvalBoardSandbox.srr(1815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1815||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2TxBitClockDiv.div_i_1.||EvalBoardSandbox.srr(1816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1816||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2BitClockDiv.clko_i_1.||EvalBoardSandbox.srr(1817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1817||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1TxBitClockDiv.div_i_0.||EvalBoardSandbox.srr(1818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1818||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1BitClockDiv.clko_i_0.||EvalBoardSandbox.srr(1819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1819||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0TxBitClockDiv.div_i.||EvalBoardSandbox.srr(1820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1820||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0BitClockDiv.clko_i.||EvalBoardSandbox.srr(1821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1821||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1864||synthesis.fdc(7);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/7
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2807||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2808||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2809||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2810||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2811||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2812||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/17
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Warning(s) , 6 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
