<stg><name>sobel_filter</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([262144 x i8]* %in_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([262144 x i8]* %out_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i9 [ 1, %0 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln6 = icmp eq i9 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 510, i64 510, i64 510) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln6, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.preheader:0  %shl_ln8 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:1  %or_ln8 = or i18 %shl_ln8, 511

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader:2  %zext_ln8 = zext i18 %or_ln8 to i19

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:3  %or_ln8_1 = or i18 %shl_ln8, 1

]]></Node>
<StgValue><ssdm name="or_ln8_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader:4  %zext_ln8_1 = zext i18 %or_ln8_1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i9 [ %j, %2 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
.preheader:1  %zext_ln7 = zext i9 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="9">
<![CDATA[
.preheader:2  %zext_ln7_1 = zext i9 %j_0 to i19

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="9">
<![CDATA[
.preheader:3  %zext_ln7_2 = zext i9 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %icmp_ln7 = icmp eq i9 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 510, i64 510, i64 510) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln7, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln8 = add i11 -513, %zext_ln7_2

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="11">
<![CDATA[
:1  %sext_ln8 = sext i11 %add_ln8 to i18

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %add_ln8_1 = add i18 %sext_ln8, %shl_ln8

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="18">
<![CDATA[
:3  %zext_ln8_2 = zext i18 %add_ln8_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %in_addr = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_2

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="18">
<![CDATA[
:5  %in_load = load i8* %in_addr, align 1

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %add_ln8_2 = add i9 -1, %j_0

]]></Node>
<StgValue><ssdm name="add_ln8_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
:8  %add_ln8_3 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 %add_ln8_2)

]]></Node>
<StgValue><ssdm name="add_ln8_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="18">
<![CDATA[
:9  %zext_ln8_4 = zext i18 %add_ln8_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %in_addr_1 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_4

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="18">
<![CDATA[
:11  %in_load_1 = load i8* %in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:14  %add_ln8_4 = add i19 %zext_ln8, %zext_ln7_1

]]></Node>
<StgValue><ssdm name="add_ln8_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:27  %add_ln8_7 = add i19 %zext_ln8_1, %zext_ln7_1

]]></Node>
<StgValue><ssdm name="add_ln8_7"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %i = add i9 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="18">
<![CDATA[
:5  %in_load = load i8* %in_addr, align 1

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="18">
<![CDATA[
:11  %in_load_1 = load i8* %in_addr_1, align 1

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="19">
<![CDATA[
:15  %zext_ln8_6 = zext i19 %add_ln8_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_6"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %in_addr_2 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_6

]]></Node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="18">
<![CDATA[
:17  %in_load_2 = load i8* %in_addr_2, align 1

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %add_ln8_5 = add i10 -511, %zext_ln7

]]></Node>
<StgValue><ssdm name="add_ln8_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="10">
<![CDATA[
:20  %sext_ln8_1 = sext i10 %add_ln8_5 to i18

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:21  %add_ln8_6 = add i18 %sext_ln8_1, %shl_ln8

]]></Node>
<StgValue><ssdm name="add_ln8_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="18">
<![CDATA[
:22  %zext_ln8_8 = zext i18 %add_ln8_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_8"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %in_addr_3 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_8

]]></Node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="18">
<![CDATA[
:24  %in_load_3 = load i8* %in_addr_3, align 1

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
:6  %zext_ln8_3 = zext i8 %in_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln8_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:12  %shl_ln8_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln8_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
:13  %zext_ln8_5 = zext i9 %shl_ln8_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln8_5"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="18">
<![CDATA[
:17  %in_load_2 = load i8* %in_addr_2, align 1

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
:18  %zext_ln8_7 = zext i8 %in_load_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln8_7"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="18">
<![CDATA[
:24  %in_load_3 = load i8* %in_addr_3, align 1

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="19">
<![CDATA[
:28  %zext_ln8_10 = zext i19 %add_ln8_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_10"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %in_addr_4 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_10

]]></Node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="18">
<![CDATA[
:30  %in_load_4 = load i8* %in_addr_4, align 1

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="10">
<![CDATA[
:33  %zext_ln8_14 = zext i10 %add_ln8_5 to i18

]]></Node>
<StgValue><ssdm name="zext_ln8_14"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:34  %add_ln8_8 = add i18 %zext_ln8_14, %shl_ln8

]]></Node>
<StgValue><ssdm name="add_ln8_8"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="18">
<![CDATA[
:35  %zext_ln8_11 = zext i18 %add_ln8_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_11"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %in_addr_5 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_11

]]></Node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="18">
<![CDATA[
:37  %in_load_5 = load i8* %in_addr_5, align 1

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:40  %add_ln8_9 = add i9 %zext_ln8_3, %zext_ln8_7

]]></Node>
<StgValue><ssdm name="add_ln8_9"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="9">
<![CDATA[
:41  %zext_ln8_17 = zext i9 %add_ln8_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln8_17"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:42  %add_ln8_10 = add i10 %zext_ln8_17, %zext_ln8_5

]]></Node>
<StgValue><ssdm name="add_ln8_10"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:64  %sub_ln9 = sub i9 %zext_ln8_3, %zext_ln8_7

]]></Node>
<StgValue><ssdm name="sub_ln9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="18">
<![CDATA[
:30  %in_load_4 = load i8* %in_addr_4, align 1

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="18">
<![CDATA[
:37  %in_load_5 = load i8* %in_addr_5, align 1

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
:49  %or_ln9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 true, i9 %j_0)

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="10">
<![CDATA[
:50  %sext_ln9 = sext i10 %or_ln9 to i18

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:51  %add_ln9 = add i18 %sext_ln9, %shl_ln8

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="18">
<![CDATA[
:52  %zext_ln9 = zext i18 %add_ln9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %in_addr_6 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="18">
<![CDATA[
:54  %in_load_6 = load i8* %in_addr_6, align 1

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="10">
<![CDATA[
:57  %zext_ln9_2 = zext i10 %or_ln9 to i18

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:58  %add_ln9_1 = add i18 %zext_ln9_2, %shl_ln8

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="18">
<![CDATA[
:59  %zext_ln9_3 = zext i18 %add_ln9_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %in_addr_7 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln9_3

]]></Node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="18">
<![CDATA[
:61  %in_load_7 = load i8* %in_addr_7, align 1

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8">
<![CDATA[
:25  %zext_ln8_9 = zext i8 %in_load_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln8_9"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="8">
<![CDATA[
:39  %zext_ln8_16 = zext i8 %in_load_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln8_16"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="18">
<![CDATA[
:54  %in_load_6 = load i8* %in_addr_6, align 1

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="18">
<![CDATA[
:61  %in_load_7 = load i8* %in_addr_7, align 1

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="9">
<![CDATA[
:65  %sext_ln9_1 = sext i9 %sub_ln9 to i10

]]></Node>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:66  %add_ln9_2 = add i10 %sext_ln9_1, %zext_ln8_9

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:67  %sub_ln9_1 = sub i10 %add_ln9_2, %zext_ln8_16

]]></Node>
<StgValue><ssdm name="sub_ln9_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="8">
<![CDATA[
:26  %zext_ln8_12 = zext i8 %in_load_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln8_12"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:31  %shl_ln8_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln8_2"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="9">
<![CDATA[
:32  %zext_ln8_13 = zext i9 %shl_ln8_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln8_13"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="8">
<![CDATA[
:38  %zext_ln8_15 = zext i8 %in_load_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln8_15"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="10">
<![CDATA[
:43  %zext_ln8_18 = zext i10 %add_ln8_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln8_18"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:44  %sub_ln8 = sub i11 %zext_ln8_12, %zext_ln8_18

]]></Node>
<StgValue><ssdm name="sub_ln8"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %shl_ln8_3 = shl i8 %in_load_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln8_3"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="11">
<![CDATA[
:46  %trunc_ln8 = trunc i11 %sub_ln8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:47  %add_ln8_11 = add i11 %sub_ln8, %zext_ln8_15

]]></Node>
<StgValue><ssdm name="add_ln8_11"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48  %gx_sum = add i11 %add_ln8_11, %zext_ln8_13

]]></Node>
<StgValue><ssdm name="gx_sum"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:55  %shl_ln9_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln9_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="9">
<![CDATA[
:56  %zext_ln9_1 = zext i9 %shl_ln9_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:62  %shl_ln9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="9">
<![CDATA[
:63  %zext_ln9_4 = zext i9 %shl_ln9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln9_4"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="10">
<![CDATA[
:68  %sext_ln9_2 = sext i10 %sub_ln9_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:69  %add_ln9_3 = add i11 %zext_ln9_1, %sext_ln9_2

]]></Node>
<StgValue><ssdm name="add_ln9_3"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:70  %gy_sum = sub i11 %add_ln9_3, %zext_ln9_4

]]></Node>
<StgValue><ssdm name="gy_sum"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:71  %tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %gx_sum, i32 10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:72  %add_ln10_1 = add i8 %trunc_ln8, %shl_ln8_3

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:73  %add_ln10 = add i8 %add_ln10_1, %in_load_5

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %sub_ln10 = sub i8 0, %add_ln10

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:75  %select_ln10 = select i1 %tmp, i8 %sub_ln10, i8 %add_ln10

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:76  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %gy_sum, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="11">
<![CDATA[
:77  %trunc_ln11 = trunc i11 %gy_sum to i8

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:78  %sub_ln11 = sub i8 0, %trunc_ln11

]]></Node>
<StgValue><ssdm name="sub_ln11"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:79  %select_ln11 = select i1 %tmp_1, i8 %sub_ln11, i8 %trunc_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:80  %add_ln12 = add i8 %select_ln11, %select_ln10

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
:81  %add_ln12_1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 %j_0)

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="18">
<![CDATA[
:82  %zext_ln12 = zext i18 %add_ln12_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %out_addr = getelementptr [262144 x i8]* %out_r, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:84  store i8 %add_ln12, i8* %out_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:85  %j = add i9 1, %j_0

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:86  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
