# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \dynports 1
attribute \src "dut.sv:1.1-36.10"
attribute \cells_not_processed 1
module \simple_memory
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \ADDR_WIDTH 4
  wire width 4 $memwr$\memory$addr$1
  wire width 8 $memwr$\memory$data$2
  wire $memwr$\memory$en$3
  attribute \src "dut.sv:9.34-9.38"
  wire width 4 input 4 \addr
  attribute \src "dut.sv:6.34-6.37"
  wire input 1 \clk
  attribute \src "dut.sv:10.34-10.41"
  wire width 8 input 5 \data_in
  attribute \src "dut.sv:11.34-11.42"
  wire width 8 output 6 \data_out
  attribute \src "dut.sv:18.13-18.14"
  wire width 32 \i
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:7.34-7.37"
  wire input 2 \rst
  attribute \src "dut.sv:8.34-8.36"
  wire input 3 \we
  attribute \src "dut.sv:15.21-15.27"
  memory width 8 size 16 \memory
  attribute \src "dut.sv:32.32-32.36"
  cell $memrd \memrd_memory
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:19.5-34.8"
  process $proc$dut.sv:19$1
    assign $memwr$\memory$en$3 1'0
    attribute \src "dut.sv:20.9-33.12"
    switch \rst
      attribute \src "dut.sv:20.9-33.12"
      case 1'1
        assign \data_out 8'00000000
      attribute \src "dut.sv:20.9-33.12"
      case 
        assign \data_out \memrd_memory_DATA
        attribute \src "dut.sv:27.13-29.16"
        switch \we
          attribute \src "dut.sv:27.13-29.16"
          case 1'1
            assign $memwr$\memory$addr$1 \addr
            assign $memwr$\memory$data$2 \data_in
            assign $memwr$\memory$en$3 1'1
          attribute \src "dut.sv:27.13-29.16"
          case 
        end
    end
    sync posedge \clk
      memwr \memory $memwr$\memory$addr$1 $memwr$\memory$data$2 { $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 } 0'x
  end
end
