MIG: 08:34:50 : ################# RUNNING MIG BATCH ###################
MIG: 08:34:51 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/memory_ip/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 08:34:51 : synp_flow:  -- synthesis_mode: Other
MIG: 08:34:51 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/memory_ip/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 08:34:51 : vivado_mode: xpg_pa
MIG: 08:34:51 :  locked false  
MIG: 08:34:51 : HDL Language: VHDL
MIG: 08:34:51 : compInfo: false
MIG: 08:34:51 : Vivado Options xc7a100t csg324 -1
MIG: 08:34:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:34:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:34:51 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 08:34:51 : I am in catch area
MIG: 08:34:51 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/memory_ip/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/memory_ip/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 08:35:00 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/memory_ip/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 08:35:00 : Component_Name: mig_7series_0
MIG: 08:35:00 : Moving mig_7series_0 ...
MIG: 08:35:00 : Moving mig_7series_0.vho ...
MIG: 08:35:00 : Moving mig_7series_0_xmdf.tcl ...
MIG: 08:35:01 : Running synthesis.xit
MIG: 08:35:01 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 08:35:01 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 08:35:01 : Running vhdl_synth_rpr.xit
MIG: 08:35:01 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 08:35:01 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 08:35:02 : Running simulation.xit
MIG: 08:35:02 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 08:35:02 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 08:35:02 : Running vhdl_sim_rpr.xit
MIG: 08:35:02 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 08:35:02 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 08:35:03 : Running implementation.xit
MIG: 08:35:03 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 08:35:03 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
