;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #201
	SUB -207, <-120
	SUB -207, <-120
	CMP @127, 106
	CMP @127, 106
	JMP 100, -100
	JMP 100, -100
	CMP 207, <-120
	SLT 12, @10
	SUB -301, <20
	SUB -207, <-120
	DJN <121, 106
	SUB -207, <-120
	MOV -301, <20
	JMZ <121, 106
	JMP @12, #201
	SUB 520, @12
	SUB @-127, 100
	SUB @-127, 100
	SUB 520, @12
	MOV -1, <-20
	SUB @1, @1
	DJN <-127, 100
	SUB 520, @12
	SUB @121, 106
	ADD #670, <-0
	MOV -301, <20
	JMZ <121, 106
	JMZ 12, #10
	JMZ 12, #10
	SPL 152, -101
	SUB @121, 106
	SUB @421, -186
	SLT #270, <1
	MOV -1, <-20
	JMP <-167, 100
	ADD #670, <-0
	SUB @121, 106
	CMP -207, <-120
	MOV -1, <-20
	JMZ 300, 90
	SPL 0, <-67
	SUB @121, 106
	SPL 0, <-67
	CMP -702, <-0
	ADD -61, <-20
	CMP -702, <-0
	DJN <-127, 100
	SPL @-1, -20
