// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1911[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1951[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception11963[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<317>;
	.reg .b16 	%rs<213>;
	.reg .b32 	%r<3042>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<329>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r279, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r288, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r288, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r280, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	mul.lo.s32 	%r4, %r3, 192;
	mov.u32 	%r289, %tid.x;
	add.s32 	%r290, %r2, %r4;
	or.b32  	%r291, %r290, %r289;
	mul.wide.u32 	%rd20, %r291, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r292, 1;
	st.global.u32 	[%rd6], %r292;
	setp.gt.u32 	%p5, %r280, 511;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r281, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r281, %r280;
	setp.gt.s32 	%p7, %r281, 1023;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r282, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r281, %r280;
	mad.lo.s32 	%r293, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r294, %r293, %r293, 4;
	setp.gt.u32 	%p9, %r294, 89478484;
	setp.gt.u32 	%p10, %r282, 511;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r283, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r283, %r282;
	setp.lt.s32 	%p13, %r283, 1024;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r295, %r283, %r282;
	shr.s32 	%r296, %r6, 31;
	shr.u32 	%r297, %r296, 30;
	add.s32 	%r298, %r6, %r297;
	shr.s32 	%r299, %r298, 2;
	setp.eq.s32 	%p15, %r295, %r299;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r284, 0;
	@%p16 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r285, %r284;
	setp.gt.s32 	%p18, %r285, 2048;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r285, %r284;
	and.b32  	%r300, %r7, 63;
	setp.ne.s32 	%p20, %r300, 0;
	setp.lt.s32 	%p21, %r286, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r287, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r287, %r286;
	setp.gt.s32 	%p24, %r287, 4096;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r301, %r287, %r286;
	and.b32  	%r302, %r301, 63;
	setp.eq.s32 	%p26, %r302, 0;
	setp.eq.s32 	%p27, %r301, %r7;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_175;
	bra.uni 	$L__BB0_13;
$L__BB0_175:                            // %pass162
	and.b32  	%r143, %r289, 3;
	shr.u32 	%r144, %r289, 2;
	mul.lo.s32 	%r303, %r143, %r144;
	and.b32  	%r304, %r303, 7;
	cvt.rn.f32.s32 	%f205, %r304;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p29, %f788, 0f40000000;
	setp.gtu.f32 	%p316, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p29 bra 	$L__BB0_187;
// %bb.176:
	@%p316 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_177;
$L__BB0_183:
	mov.b32 	%r146, %f788;
	and.b32  	%r305, %r146, 8388607;
	or.b32  	%r3025, %r305, 1065353216;
	mov.b32 	%f783, %r3025;
	add.s32 	%r306, %r146, -1073741824;
	and.b32  	%r3026, %r306, -8388608;
	setp.eq.s32 	%p36, %r3026, 0;
	@%p36 bra 	$L__BB0_186;
// %bb.184:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_185:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r307, %r3026, 192937984;
	add.s32 	%r308, %r3025, %r307;
	mov.b32 	%f217, %r308;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3026, %r3026, %r307;
	mov.b32 	%r3025, %f783;
	setp.ne.s32 	%p37, %r3026, 0;
	setp.ne.s32 	%p38, %r3025, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_185;
$L__BB0_186:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p40, %r146, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p40;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_187;
$L__BB0_177:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r145, %f172;
	setp.lt.u32 	%p31, %r145, 1073741824;
	@%p31 bra 	$L__BB0_182;
// %bb.178:
	setp.lt.u32 	%p32, %r145, -2147483647;
	@%p32 bra 	$L__BB0_180;
// %bb.179:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p35, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p35;
	bra.uni 	$L__BB0_182;
$L__BB0_180:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p33, %f172, 0f40800000;
	@%p33 bra 	$L__BB0_182;
// %bb.181:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p34, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p34;
$L__BB0_182:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_187:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p41, %f226, 0f7F800000;
	mov.b32 	%r309, %f169;
	and.b32  	%r153, %r309, -2147483648;
	@%p41 bra 	$L__BB0_189;
// %bb.188:
	mov.b32 	%r310, %f784;
	or.b32  	%r311, %r153, %r310;
	mov.b32 	%f784, %r311;
$L__BB0_189:                            // %__nv_fmodf.exit
	shl.b32 	%r156, %r289, 1;
	and.b32  	%r157, %r156, 2;
	mul.lo.s32 	%r326, %r157, %r144;
	cvt.rn.f32.s32 	%f259, %r326;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p49, %f734, 0f40000000;
	@%p49 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p50, %f734, 0f4B800000;
	@%p50 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f734;
	and.b32  	%r327, %r9, 8388607;
	or.b32  	%r2975, %r327, 1065353216;
	mov.b32 	%f733, %r2975;
	add.s32 	%r328, %r9, -1073741824;
	and.b32  	%r2976, %r328, -8388608;
	setp.eq.s32 	%p56, %r2976, 0;
	@%p56 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i1988.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i1988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r329, %r2976, 192937984;
	add.s32 	%r330, %r2975, %r329;
	mov.b32 	%f271, %r330;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r2976, %r2976, %r329;
	mov.b32 	%r2975, %f733;
	setp.ne.s32 	%p57, %r2976, 0;
	setp.ne.s32 	%p58, %r2975, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i1990
	setp.gt.u32 	%p60, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i1967
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p51, %r8, 1073741824;
	@%p51 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p52, %r8, -2147483647;
	@%p52 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p55, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p55;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p53, %f2, 0f40800000;
	@%p53 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i1971
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p54, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p54;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i1974
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i1993
	or.b32  	%r158, %r157, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p61, %f280, 0f7F800000;
	@%p61 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r331, %f186;
	and.b32  	%r332, %r331, -2147483648;
	mov.b32 	%r333, %f734;
	or.b32  	%r334, %r332, %r333;
	mov.b32 	%f734, %r334;
$L__BB0_27:                             // %__nv_fmodf.exit1994
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p69, %r158, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p69 bra 	$L__BB0_43;
// %bb.28:                              // %L531
	mul.lo.s32 	%r343, %r158, %r144;
	mul.hi.u32 	%r344, %r343, -1431655765;
	shr.u32 	%r345, %r344, 4;
	mul.lo.s32 	%r346, %r345, 24;
	sub.s32 	%r347, %r343, %r346;
	cvt.rn.f32.s32 	%f311, %r347;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p70, %f738, 0f40000000;
	@%p70 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p71, %f738, 0f4B800000;
	@%p71 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r17, %f738;
	and.b32  	%r348, %r17, 8388607;
	or.b32  	%r2977, %r348, 1065353216;
	mov.b32 	%f737, %r2977;
	add.s32 	%r349, %r17, -1073741824;
	and.b32  	%r2978, %r349, -8388608;
	setp.eq.s32 	%p77, %r2978, 0;
	@%p77 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i2019.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i2019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r350, %r2978, 192937984;
	add.s32 	%r351, %r2977, %r350;
	mov.b32 	%f323, %r351;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r2978, %r2978, %r350;
	mov.b32 	%r2977, %f737;
	setp.ne.s32 	%p78, %r2978, 0;
	setp.ne.s32 	%p79, %r2977, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i2021
	setp.gt.u32 	%p81, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i1998
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p72, %r16, 1073741824;
	@%p72 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p73, %r16, -2147483647;
	@%p73 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p76, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p76;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p74, %f21, 0f40800000;
	@%p74 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i2002
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p75, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p75;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i2005
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i2024
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p82, %f332, 0f7F800000;
	@%p82 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r352, %f18;
	and.b32  	%r353, %r352, -2147483648;
	mov.b32 	%r354, %f738;
	or.b32  	%r355, %r353, %r354;
	mov.b32 	%f738, %r355;
$L__BB0_42:                             // %__nv_fmodf.exit2025
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r356, %f333;
	and.b32  	%r357, %r356, -2147483648;
	or.b32  	%r358, %r357, 1056964608;
	mov.b32 	%f334, %r358;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p83, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p83;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p84, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p84;
	cvt.rzi.s32.f32 	%r359, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r360, %r359, 1;
	setp.eq.b32 	%p85, %r360, 1;
	selp.f32 	%f352, %f350, %f351, %p85;
	selp.f32 	%f353, %f351, %f350, %p85;
	and.b32  	%r361, %r359, 2;
	setp.eq.s32 	%p86, %r361, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p86;
	add.s32 	%r362, %r359, 1;
	and.b32  	%r363, %r362, 2;
	setp.eq.s32 	%p87, %r363, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p87;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p88, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p88;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p89, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p89;
$L__BB0_43:                             // %L565
	and.b32  	%r26, %r144, 3;
	setp.eq.s32 	%p90, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p90 bra 	$L__BB0_59;
// %bb.44:                              // %L603
	mul.lo.s32 	%r370, %r157, %r26;
	cvt.u16.u32 	%rs9, %r370;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p91, %f744, 0f40000000;
	@%p91 bra 	$L__BB0_56;
// %bb.45:
	setp.gtu.f32 	%p92, %f744, 0f4B800000;
	@%p92 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_46;
$L__BB0_52:
	mov.b32 	%r28, %f744;
	and.b32  	%r371, %r28, 8388607;
	or.b32  	%r2979, %r371, 1065353216;
	mov.b32 	%f743, %r2979;
	add.s32 	%r372, %r28, -1073741824;
	and.b32  	%r2980, %r372, -8388608;
	setp.eq.s32 	%p98, %r2980, 0;
	@%p98 bra 	$L__BB0_55;
// %bb.53:                              // %__nv_fmaf_rn.exit4.i.i.i2050.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_54:                             // %__nv_fmaf_rn.exit4.i.i.i2050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r373, %r2980, 192937984;
	add.s32 	%r374, %r2979, %r373;
	mov.b32 	%f376, %r374;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r2980, %r2980, %r373;
	mov.b32 	%r2979, %f743;
	setp.ne.s32 	%p99, %r2980, 0;
	setp.ne.s32 	%p100, %r2979, 0;
	and.pred  	%p101, %p99, %p100;
	@%p101 bra 	$L__BB0_54;
$L__BB0_55:                             // %__internal_fmodf_slowpath_mod.exit.i.i2052
	setp.gt.u32 	%p102, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p102;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_56;
$L__BB0_46:                             // %__nv_fast_fdividef.exit.i.i.i2029
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p93, %r27, 1073741824;
	@%p93 bra 	$L__BB0_51;
// %bb.47:
	setp.lt.u32 	%p94, %r27, -2147483647;
	@%p94 bra 	$L__BB0_49;
// %bb.48:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p97, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p97;
	bra.uni 	$L__BB0_51;
$L__BB0_49:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p95, %f42, 0f40800000;
	@%p95 bra 	$L__BB0_51;
// %bb.50:                              // %__nv_fmaf_rn.exit.i.i.i2033
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p96, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p96;
$L__BB0_51:                             // %__internal_fmodf_fastpath_quot.exit.i.i2036
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_56:                             // %__internal_fmodf_kernel.exit.i2055
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p103, %f385, 0f7F800000;
	@%p103 bra 	$L__BB0_58;
// %bb.57:
	mov.b32 	%r375, %f39;
	and.b32  	%r376, %r375, -2147483648;
	mov.b32 	%r377, %f744;
	or.b32  	%r378, %r376, %r377;
	mov.b32 	%f744, %r378;
$L__BB0_58:                             // %__nv_fmodf.exit2056
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r379, %f386;
	and.b32  	%r380, %r379, -2147483648;
	or.b32  	%r381, %r380, 1056964608;
	mov.b32 	%f387, %r381;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p104, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p104;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p105, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p105;
	cvt.rzi.s32.f32 	%r382, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r383, %r382, 1;
	setp.eq.b32 	%p106, %r383, 1;
	selp.f32 	%f405, %f403, %f404, %p106;
	selp.f32 	%f406, %f404, %f403, %p106;
	and.b32  	%r384, %r382, 2;
	setp.eq.s32 	%p107, %r384, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p107;
	add.s32 	%r385, %r382, 1;
	and.b32  	%r386, %r385, 2;
	setp.eq.s32 	%p108, %r386, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p108;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p109, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p109;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p110, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p110;
$L__BB0_59:                             // %L637
	or.pred  	%p113, %p69, %p90;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p113 bra 	$L__BB0_75;
// %bb.60:                              // %L645
	mul.lo.s32 	%r387, %r158, %r26;
	mul.hi.u32 	%r388, %r387, -1431655765;
	shr.u32 	%r389, %r388, 1;
	mul.lo.s32 	%r390, %r389, 3;
	sub.s32 	%r391, %r387, %r390;
	cvt.rn.f32.s32 	%f417, %r391;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p114, %f750, 0f40000000;
	@%p114 bra 	$L__BB0_72;
// %bb.61:
	setp.gtu.f32 	%p115, %f750, 0f4B800000;
	@%p115 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_62;
$L__BB0_68:
	mov.b32 	%r36, %f750;
	and.b32  	%r392, %r36, 8388607;
	or.b32  	%r2981, %r392, 1065353216;
	mov.b32 	%f749, %r2981;
	add.s32 	%r393, %r36, -1073741824;
	and.b32  	%r2982, %r393, -8388608;
	setp.eq.s32 	%p121, %r2982, 0;
	@%p121 bra 	$L__BB0_71;
// %bb.69:                              // %__nv_fmaf_rn.exit4.i.i.i2081.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_70:                             // %__nv_fmaf_rn.exit4.i.i.i2081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r394, %r2982, 192937984;
	add.s32 	%r395, %r2981, %r394;
	mov.b32 	%f429, %r395;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r2982, %r2982, %r394;
	mov.b32 	%r2981, %f749;
	setp.ne.s32 	%p122, %r2982, 0;
	setp.ne.s32 	%p123, %r2981, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_70;
$L__BB0_71:                             // %__internal_fmodf_slowpath_mod.exit.i.i2083
	setp.gt.u32 	%p125, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_72;
$L__BB0_62:                             // %__nv_fast_fdividef.exit.i.i.i2060
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p116, %r35, 1073741824;
	@%p116 bra 	$L__BB0_67;
// %bb.63:
	setp.lt.u32 	%p117, %r35, -2147483647;
	@%p117 bra 	$L__BB0_65;
// %bb.64:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p120, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p120;
	bra.uni 	$L__BB0_67;
$L__BB0_65:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p118, %f63, 0f40800000;
	@%p118 bra 	$L__BB0_67;
// %bb.66:                              // %__nv_fmaf_rn.exit.i.i.i2064
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p119, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p119;
$L__BB0_67:                             // %__internal_fmodf_fastpath_quot.exit.i.i2067
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_72:                             // %__internal_fmodf_kernel.exit.i2086
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p126, %f438, 0f7F800000;
	@%p126 bra 	$L__BB0_74;
// %bb.73:
	mov.b32 	%r396, %f60;
	and.b32  	%r397, %r396, -2147483648;
	mov.b32 	%r398, %f750;
	or.b32  	%r399, %r397, %r398;
	mov.b32 	%f750, %r399;
$L__BB0_74:                             // %__nv_fmodf.exit2087
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r400, %f439;
	and.b32  	%r401, %r400, -2147483648;
	or.b32  	%r402, %r401, 1056964608;
	mov.b32 	%f440, %r402;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p127, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p127;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p128, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p128;
	cvt.rzi.s32.f32 	%r403, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r404, %r403, 1;
	setp.eq.b32 	%p129, %r404, 1;
	selp.f32 	%f458, %f456, %f457, %p129;
	selp.f32 	%f459, %f457, %f456, %p129;
	and.b32  	%r405, %r403, 2;
	setp.eq.s32 	%p130, %r405, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p130;
	add.s32 	%r406, %r403, 1;
	and.b32  	%r407, %r406, 2;
	setp.eq.s32 	%p131, %r407, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p131;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p132, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p132;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p133, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p133;
$L__BB0_75:                             // %L679
	and.b32  	%r43, %r289, 2;
	setp.eq.s32 	%p134, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p134 bra 	$L__BB0_77;
// %bb.76:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_77:                             // %L690
	@%p29 bra 	$L__BB0_197;
// %bb.78:
	@%p316 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_79;
$L__BB0_193:
	mov.b32 	%r160, %f788;
	and.b32  	%r414, %r160, 8388607;
	or.b32  	%r3027, %r414, 1065353216;
	mov.b32 	%f787, %r3027;
	add.s32 	%r415, %r160, -1073741824;
	and.b32  	%r3028, %r415, -8388608;
	setp.eq.s32 	%p142, %r3028, 0;
	@%p142 bra 	$L__BB0_196;
// %bb.194:                             // %__nv_fmaf_rn.exit4.i.i.i2112.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_195:                            // %__nv_fmaf_rn.exit4.i.i.i2112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r416, %r3028, 192937984;
	add.s32 	%r417, %r3027, %r416;
	mov.b32 	%f479, %r417;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3028, %r3028, %r416;
	mov.b32 	%r3027, %f787;
	setp.ne.s32 	%p143, %r3028, 0;
	setp.ne.s32 	%p144, %r3027, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_195;
$L__BB0_196:                            // %__internal_fmodf_slowpath_mod.exit.i.i2114
	setp.gt.u32 	%p146, %r160, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_197;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2091
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r159, %f189;
	setp.lt.u32 	%p137, %r159, 1073741824;
	@%p137 bra 	$L__BB0_192;
// %bb.80:
	setp.lt.u32 	%p138, %r159, -2147483647;
	@%p138 bra 	$L__BB0_190;
// %bb.81:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p141, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p141;
	bra.uni 	$L__BB0_192;
$L__BB0_190:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p139, %f189, 0f40800000;
	@%p139 bra 	$L__BB0_192;
// %bb.191:                             // %__nv_fmaf_rn.exit.i.i.i2095
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p140, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p140;
$L__BB0_192:                            // %__internal_fmodf_fastpath_quot.exit.i.i2098
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_197:                            // %__internal_fmodf_kernel.exit.i2117
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p147, %f488, 0f7F800000;
	@%p147 bra 	$L__BB0_199;
// %bb.198:
	mov.b32 	%r418, %f788;
	or.b32  	%r419, %r153, %r418;
	mov.b32 	%f788, %r419;
$L__BB0_199:                            // %__nv_fmodf.exit2118
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p155, %f760, 0f40000000;
	@%p155 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p156, %f760, 0f4B800000;
	@%p156 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r47, %f760;
	and.b32  	%r434, %r47, 8388607;
	or.b32  	%r2983, %r434, 1065353216;
	mov.b32 	%f759, %r2983;
	add.s32 	%r435, %r47, -1073741824;
	and.b32  	%r2984, %r435, -8388608;
	setp.eq.s32 	%p162, %r2984, 0;
	@%p162 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i2143.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i2143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r436, %r2984, 192937984;
	add.s32 	%r437, %r2983, %r436;
	mov.b32 	%f532, %r437;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r2984, %r2984, %r436;
	mov.b32 	%r2983, %f759;
	setp.ne.s32 	%p163, %r2984, 0;
	setp.ne.s32 	%p164, %r2983, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i2145
	setp.gt.u32 	%p166, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i2122
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p157, %r46, 1073741824;
	@%p157 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p158, %r46, -2147483647;
	@%p158 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p161;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i2126
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p160;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i2129
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i2148
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p167, %f541, 0f7F800000;
	@%p167 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r438, %f203;
	and.b32  	%r439, %r438, -2147483648;
	mov.b32 	%r440, %f760;
	or.b32  	%r441, %r439, %r440;
	mov.b32 	%f760, %r441;
$L__BB0_95:                             // %__nv_fmodf.exit2149
	cvt.rn.f32.s32 	%f572, %r144;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p175, %f764, 0f40000000;
	@%p175 bra 	$L__BB0_107;
// %bb.96:
	setp.gtu.f32 	%p176, %f764, 0f4B800000;
	@%p176 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_97;
$L__BB0_103:
	mov.b32 	%r55, %f764;
	and.b32  	%r450, %r55, 8388607;
	or.b32  	%r2985, %r450, 1065353216;
	mov.b32 	%f763, %r2985;
	add.s32 	%r451, %r55, -1073741824;
	and.b32  	%r2986, %r451, -8388608;
	setp.eq.s32 	%p182, %r2986, 0;
	@%p182 bra 	$L__BB0_106;
// %bb.104:                             // %__nv_fmaf_rn.exit4.i.i.i2174.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_105:                            // %__nv_fmaf_rn.exit4.i.i.i2174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r452, %r2986, 192937984;
	add.s32 	%r453, %r2985, %r452;
	mov.b32 	%f584, %r453;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r2986, %r2986, %r452;
	mov.b32 	%r2985, %f763;
	setp.ne.s32 	%p183, %r2986, 0;
	setp.ne.s32 	%p184, %r2985, 0;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_105;
$L__BB0_106:                            // %__internal_fmodf_slowpath_mod.exit.i.i2176
	setp.gt.u32 	%p186, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p186;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_107;
$L__BB0_97:                             // %__nv_fast_fdividef.exit.i.i.i2153
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p177, %r54, 1073741824;
	@%p177 bra 	$L__BB0_102;
// %bb.98:
	setp.lt.u32 	%p178, %r54, -2147483647;
	@%p178 bra 	$L__BB0_100;
// %bb.99:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p181, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p181;
	bra.uni 	$L__BB0_102;
$L__BB0_100:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p179, %f107, 0f40800000;
	@%p179 bra 	$L__BB0_102;
// %bb.101:                             // %__nv_fmaf_rn.exit.i.i.i2157
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p180, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p180;
$L__BB0_102:                            // %__internal_fmodf_fastpath_quot.exit.i.i2160
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_107:                            // %__internal_fmodf_kernel.exit.i2179
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p187, %f593, 0f7F800000;
	@%p187 bra 	$L__BB0_109;
// %bb.108:
	mov.b32 	%r454, %f104;
	and.b32  	%r455, %r454, -2147483648;
	mov.b32 	%r456, %f764;
	or.b32  	%r457, %r455, %r456;
	mov.b32 	%f764, %r457;
$L__BB0_109:                            // %__nv_fmodf.exit2180
	and.b32  	%r65, %r289, 1;
	shr.u32 	%r66, %r289, 4;
	setp.ne.s32 	%p195, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p195 bra 	$L__BB0_125;
// %bb.110:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p196, %f768, 0f40000000;
	@%p196 bra 	$L__BB0_122;
// %bb.111:
	setp.gtu.f32 	%p197, %f768, 0f4B800000;
	@%p197 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r68, %f768;
	and.b32  	%r472, %r68, 8388607;
	or.b32  	%r2987, %r472, 1065353216;
	mov.b32 	%f767, %r2987;
	add.s32 	%r473, %r68, -1073741824;
	and.b32  	%r2988, %r473, -8388608;
	setp.eq.s32 	%p203, %r2988, 0;
	@%p203 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2205.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r474, %r2988, 192937984;
	add.s32 	%r475, %r2987, %r474;
	mov.b32 	%f638, %r475;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r2988, %r2988, %r474;
	mov.b32 	%r2987, %f767;
	setp.ne.s32 	%p204, %r2988, 0;
	setp.ne.s32 	%p205, %r2987, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2207
	setp.gt.u32 	%p207, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2184
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p198, %r67, 1073741824;
	@%p198 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p199, %r67, -2147483647;
	@%p199 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p202, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p202;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p200, %f124, 0f40800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2188
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p201, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p201;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2191
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2210
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p208, %f647, 0f7F800000;
	@%p208 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r476, %f121;
	and.b32  	%r477, %r476, -2147483648;
	mov.b32 	%r478, %f768;
	or.b32  	%r479, %r477, %r478;
	mov.b32 	%f768, %r479;
$L__BB0_124:                            // %__nv_fmodf.exit2211
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r480, %f648;
	and.b32  	%r481, %r480, -2147483648;
	or.b32  	%r482, %r481, 1056964608;
	mov.b32 	%f649, %r482;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p209, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p209;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p210, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p210;
	cvt.rzi.s32.f32 	%r483, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r484, %r483, 1;
	setp.eq.b32 	%p211, %r484, 1;
	selp.f32 	%f667, %f665, %f666, %p211;
	selp.f32 	%f668, %f666, %f665, %p211;
	and.b32  	%r485, %r483, 2;
	setp.eq.s32 	%p212, %r485, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p212;
	add.s32 	%r486, %r483, 1;
	and.b32  	%r487, %r486, 2;
	setp.eq.s32 	%p213, %r487, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p213;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p214, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p214;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p215, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p215;
$L__BB0_125:                            // %L934
	and.b32  	%r64, %r144, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p195 bra 	$L__BB0_141;
// %bb.126:                             // %L937
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p217, %f774, 0f40000000;
	@%p217 bra 	$L__BB0_138;
// %bb.127:
	setp.gtu.f32 	%p218, %f774, 0f4B800000;
	@%p218 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_128;
$L__BB0_134:
	mov.b32 	%r76, %f774;
	and.b32  	%r488, %r76, 8388607;
	or.b32  	%r2989, %r488, 1065353216;
	mov.b32 	%f773, %r2989;
	add.s32 	%r489, %r76, -1073741824;
	and.b32  	%r2990, %r489, -8388608;
	setp.eq.s32 	%p224, %r2990, 0;
	@%p224 bra 	$L__BB0_137;
// %bb.135:                             // %__nv_fmaf_rn.exit4.i.i.i2236.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_136:                            // %__nv_fmaf_rn.exit4.i.i.i2236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r490, %r2990, 192937984;
	add.s32 	%r491, %r2989, %r490;
	mov.b32 	%f691, %r491;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r2990, %r2990, %r490;
	mov.b32 	%r2989, %f773;
	setp.ne.s32 	%p225, %r2990, 0;
	setp.ne.s32 	%p226, %r2989, 0;
	and.pred  	%p227, %p225, %p226;
	@%p227 bra 	$L__BB0_136;
$L__BB0_137:                            // %__internal_fmodf_slowpath_mod.exit.i.i2238
	setp.gt.u32 	%p228, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p228;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_138;
$L__BB0_128:                            // %__nv_fast_fdividef.exit.i.i.i2215
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p219, %r75, 1073741824;
	@%p219 bra 	$L__BB0_133;
// %bb.129:
	setp.lt.u32 	%p220, %r75, -2147483647;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p223, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p223;
	bra.uni 	$L__BB0_133;
$L__BB0_131:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p221, %f145, 0f40800000;
	@%p221 bra 	$L__BB0_133;
// %bb.132:                             // %__nv_fmaf_rn.exit.i.i.i2219
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p222, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p222;
$L__BB0_133:                            // %__internal_fmodf_fastpath_quot.exit.i.i2222
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_138:                            // %__internal_fmodf_kernel.exit.i2241
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p229, %f700, 0f7F800000;
	@%p229 bra 	$L__BB0_140;
// %bb.139:
	mov.b32 	%r492, %f142;
	and.b32  	%r493, %r492, -2147483648;
	mov.b32 	%r494, %f774;
	or.b32  	%r495, %r493, %r494;
	mov.b32 	%f774, %r495;
$L__BB0_140:                            // %__nv_fmodf.exit2242
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r496, %f701;
	and.b32  	%r497, %r496, -2147483648;
	or.b32  	%r498, %r497, 1056964608;
	mov.b32 	%f702, %r498;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p230, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p230;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p231, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p231;
	cvt.rzi.s32.f32 	%r499, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r500, %r499, 1;
	setp.eq.b32 	%p232, %r500, 1;
	selp.f32 	%f720, %f718, %f719, %p232;
	selp.f32 	%f721, %f719, %f718, %p232;
	and.b32  	%r501, %r499, 2;
	setp.eq.s32 	%p233, %r501, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p233;
	add.s32 	%r502, %r499, 1;
	and.b32  	%r503, %r502, 2;
	setp.eq.s32 	%p234, %r503, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p234;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p235, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p235;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p236, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p236;
$L__BB0_141:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p134 bra 	$L__BB0_143;
// %bb.142:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_143:                            // %L982
	setp.gt.u32 	%p238, %r289, 15;
	mov.u32 	%r169, 999999999;
	@%p238 bra 	$L__BB0_201;
// %bb.144:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r511, %r289, 6, %r1;
	cvt.u16.u32 	%rs15, %r511;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r512, %rs20;
	and.b32  	%r513, %r512, 255;
	mul.wide.u32 	%rd21, %r513, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r514, [%rd22];
	shl.b32 	%r515, %r514, 16;
	cvt.s32.s16 	%r85, %r514;
	shr.s32 	%r86, %r514, 16;
	or.b32  	%r516, %r515, 65535;
	setp.lt.u32 	%p239, %r516, 589823;
	setp.lt.u32 	%p240, %r514, 786432;
	and.pred  	%p241, %p239, %p240;
	@%p241 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_145;
$L__BB0_200:                            // %L1254
	mul.lo.s32 	%r520, %r86, 290;
	mad.lo.s32 	%r169, %r85, 33, %r520;
$L__BB0_201:                            // %pass533
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r318, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r319, %r318, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r426, %f489;
	or.b32  	%r320, %r319, 1056964608;
	mov.b32 	%r335, %f282;
	and.b32  	%r427, %r426, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r320;
	and.b32  	%r336, %r335, -2147483648;
	or.b32  	%r428, %r427, 1056964608;
	mov.b32 	%r442, %f542;
	mov.b32 	%r464, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r337, %r336, 1056964608;
	mov.b32 	%f490, %r428;
	and.b32  	%r443, %r442, -2147483648;
	and.b32  	%r465, %r464, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p42, %f231, 0f4B000000;
	mov.b32 	%f283, %r337;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r444, %r443, 1056964608;
	or.b32  	%r466, %r465, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p42;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p43, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p148, %f493, 0f4B000000;
	mov.b32 	%f543, %r444;
	mov.b32 	%f596, %r466;
	selp.f32 	%f234, %f233, %f232, %p43;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p62, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p148;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p149, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p62;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p63, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p149;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p168, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p188, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p63;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p168;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p169, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p188;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p189, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p169;
	selp.f32 	%f602, %f601, %f600, %p189;
	cvt.rzi.s32.f32 	%r321, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r322, %r321, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r429, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p44, %r322, 1;
	cvt.rzi.s32.f32 	%r338, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r430, %r429, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p44;
	and.b32  	%r323, %r321, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r339, %r338, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p150, %r430, 1;
	cvt.rzi.s32.f32 	%r445, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r467, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p45, %r323, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r324, %r321, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p64, %r339, 1;
	selp.f32 	%f508, %f506, %f507, %p150;
	and.b32  	%r431, %r429, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r446, %r445, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r468, %r467, 1;
	selp.f32 	%f247, %f245, %f244, %p44;
	selp.f32 	%f249, %f246, %f248, %p45;
	and.b32  	%r325, %r324, 2;
	setp.eq.f32 	%p47, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p64;
	and.b32  	%r340, %r338, 2;
	setp.eq.s32 	%p151, %r431, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r432, %r429, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p170, %r446, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p190, %r468, 1;
	setp.eq.s32 	%p46, %r325, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p47;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p65, %r340, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r341, %r338, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p150;
	selp.f32 	%f511, %f508, %f510, %p151;
	and.b32  	%r433, %r432, 2;
	setp.eq.f32 	%p153, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p170;
	and.b32  	%r447, %r445, 2;
	selp.f32 	%f614, %f612, %f613, %p190;
	and.b32  	%r469, %r467, 2;
	selp.f32 	%f252, %f247, %f251, %p46;
	setp.gt.f32 	%p48, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p64;
	selp.f32 	%f304, %f301, %f303, %p65;
	and.b32  	%r342, %r341, 2;
	setp.eq.f32 	%p67, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p152, %r433, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p153;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p171, %r447, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r448, %r445, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p191, %r469, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r470, %r467, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p48;
	setp.eq.s32 	%p66, %r342, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p67;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p152;
	setp.gt.f32 	%p154, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p170;
	selp.f32 	%f564, %f561, %f563, %p171;
	and.b32  	%r449, %r448, 2;
	setp.eq.f32 	%p173, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p190;
	selp.f32 	%f617, %f614, %f616, %p191;
	and.b32  	%r471, %r470, 2;
	setp.eq.f32 	%p193, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r314, %f258;
	mov.b32 	%r317, %f255;
	selp.f32 	%f306, %f302, %f305, %p66;
	setp.gt.f32 	%p68, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p154;
	setp.eq.s32 	%p172, %r449, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p173;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p192, %r471, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p193;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r313, %r317, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p68;
	mov.b32 	%r422, %f520;
	mov.b32 	%r425, %f517;
	selp.f32 	%f567, %f562, %f566, %p172;
	setp.gt.f32 	%p174, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p192;
	setp.gt.f32 	%p194, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r312, %r314, %r313;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r315, %r317, %r314;
	// end inline asm
	mov.b32 	%r365, %f17;
	mov.b32 	%r366, %f37;
	mov.b32 	%r368, %f16;
	mov.b32 	%r369, %f38;
	mov.b32 	%r409, %f83;
	mov.b32 	%r410, %f85;
	mov.b32 	%r412, %f755;
	mov.b32 	%r413, %f757;
	xor.b32  	%r421, %r425, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p174;
	selp.f32 	%f625, %f624, %f619, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r364, %r366, %r365;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r367, %r369, %r368;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r408, %r410, %r409;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r420, %r422, %r421;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r423, %r425, %r422;
	// end inline asm
	mov.b32 	%r460, %f625;
	mov.b32 	%r459, %f103;
	mov.b32 	%r463, %f622;
	mov.b32 	%r462, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r458, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r461, %r463, %r462;
	// end inline asm
	mov.b32 	%r505, %f165;
	mov.b32 	%r506, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r504, %r506, %r505;
	// end inline asm
	mov.b32 	%r508, %f779;
	mov.b32 	%r509, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r507, %r509, %r508;
	// end inline asm
	mul.lo.s32 	%r522, %r143, 24;
	shl.b32 	%r523, %r1, 1;
	and.b32  	%r524, %r523, 2;
	shr.u32 	%r170, %r289, 3;
	bfe.u32 	%r525, %r289, 3, 1;
	or.b32  	%r526, %r524, %r525;
	and.b32  	%r527, %r170, 2;
	or.b32  	%r171, %r64, %r527;
	cvt.u16.u32 	%rs23, %r171;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r528, %rs27;
	and.b32  	%r529, %r528, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r530, %rs28, 8;
	add.s32 	%r531, %r522, %r4;
	or.b32  	%r532, %r531, %r526;
	add.s32 	%r533, %r532, %r530;
	mul.wide.u32 	%rd28, %r533, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r172, [%rd29];
	or.b32  	%r534, %r526, 4;
	cvt.u64.u32 	%rd30, %r530;
	cvt.u64.u32 	%rd31, %r531;
	cvt.u64.u32 	%rd32, %r526;
	add.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.u32 	%r173, [%rd36+16];
	cvt.u64.u32 	%rd37, %r522;
	cvt.u64.u32 	%rd38, %r4;
	add.s64 	%rd39, %rd38, %rd37;
	add.s64 	%rd40, %rd39, %rd32;
	add.s64 	%rd41, %rd40, %rd30;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.u32 	%r174, [%rd43+384];
	cvt.u64.u32 	%rd44, %r534;
	add.s64 	%rd45, %rd39, %rd44;
	add.s64 	%rd46, %rd45, %rd30;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.u32 	%r175, [%rd48+384];
	shl.b32 	%r535, %r280, 16;
	shl.b32 	%r536, %r284, 5;
	add.s32 	%r176, %r536, %r535;
	shl.b32 	%r537, %r3, 5;
	shl.b32 	%r538, %r289, 2;
	shl.b32 	%r177, %r1, 2;
	and.b32  	%r539, %r538, 28;
	or.b32  	%r178, %r539, %r537;
	and.b32  	%r179, %r289, 4;
	shl.b32 	%r540, %r289, 4;
	and.b32  	%r541, %r156, 8;
	or.b32  	%r542, %r541, %r540;
	bfe.u32 	%r543, %r542, 3, 3;
	mul.lo.s32 	%r180, %r543, 260;
	cvt.u16.u32 	%rs29, %r289;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r544, %rs34;
	and.b32  	%r181, %r544, 255;
	add.s32 	%r545, %r1, 6;
	shr.u32 	%r546, %r545, 3;
	add.s32 	%r547, %r2, 192;
	and.b32  	%r548, %r547, 224;
	mad.lo.s32 	%r182, %r546, 260, %r548;
	add.s32 	%r549, %r1, 12;
	shr.u32 	%r550, %r549, 3;
	add.s32 	%r551, %r2, 128;
	and.b32  	%r552, %r551, 224;
	mad.lo.s32 	%r183, %r550, 260, %r552;
	add.s32 	%r553, %r1, 18;
	shr.u32 	%r554, %r553, 3;
	add.s32 	%r555, %r2, 64;
	and.b32  	%r556, %r555, 224;
	mad.lo.s32 	%r184, %r554, 260, %r556;
	or.b32  	%r185, %r2, 780;
	add.s32 	%r557, %r1, 30;
	shr.u32 	%r558, %r557, 3;
	mad.lo.s32 	%r186, %r558, 260, %r548;
	add.s32 	%r559, %r1, 36;
	shr.u32 	%r560, %r559, 3;
	mad.lo.s32 	%r187, %r560, 260, %r552;
	add.s32 	%r561, %r1, 42;
	shr.u32 	%r562, %r561, 3;
	mad.lo.s32 	%r188, %r562, 260, %r556;
	or.b32  	%r189, %r2, 1560;
	add.s32 	%r563, %r1, 54;
	shr.u32 	%r564, %r563, 3;
	mad.lo.s32 	%r190, %r564, 260, %r548;
	add.s32 	%r565, %r1, 60;
	bfe.u32 	%r566, %r565, 3, 3;
	mad.lo.s32 	%r191, %r566, 260, %r552;
	shr.u32 	%r567, %r1, 1;
	cvt.u16.u32 	%rs35, %r567;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r568, %rs40;
	and.b32  	%r192, %r568, 255;
	mul.lo.s32 	%r569, %r143, 870;
	mad.lo.s32 	%r570, %r526, 33, %r569;
	mad.lo.s32 	%r193, %r529, 290, %r570;
	add.s32 	%r194, %r193, 132;
	setp.lt.u32 	%p242, %r289, 4;
	setp.eq.s32 	%p243, %r144, 1;
	setp.eq.s32 	%p244, %r144, 4;
	setp.eq.s32 	%p245, %r144, 5;
	shr.u32 	%r571, %r1, 2;
	mul.lo.s32 	%r572, %r66, 784;
	and.b32  	%r573, %r1, 1;
	neg.s32 	%r574, %r573;
	and.b32  	%r575, %r574, 392;
	and.b32  	%r576, %r156, 6;
	bfe.s32 	%r577, %r1, 1, 1;
	and.b32  	%r578, %r577, 196;
	bfe.s32 	%r579, %r289, 3, 1;
	and.b32  	%r580, %r579, 1576;
	mad.lo.s32 	%r581, %r571, 98, %r572;
	add.s32 	%r582, %r581, %r576;
	or.b32  	%r583, %r582, %r64;
	add.s32 	%r584, %r583, %r575;
	add.s32 	%r585, %r584, %r578;
	add.s32 	%r195, %r585, %r580;
	add.s32 	%r196, %r195, 8;
	mul.lo.s32 	%r586, %r282, 786432;
	mad.lo.s32 	%r587, %r286, 192, %r586;
	and.b32  	%r588, %r289, 7;
	or.b32  	%r589, %r177, %r170;
	cvt.u16.u32 	%rs41, %r589;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r590, %rs47;
	and.b32  	%r591, %r590, 248;
	or.b32  	%r592, %r4, %r588;
	add.s32 	%r197, %r592, %r591;
	cvt.s64.s32 	%rd7, %r587;
	add.s32 	%r593, %r193, %r192;
	mul.wide.u32 	%rd49, %r593, 4;
	mov.u64 	%rd50, shmem;
	add.s64 	%rd8, %rd50, %rd49;
	add.s32 	%r594, %r194, %r192;
	mul.wide.u32 	%rd51, %r594, 4;
	add.s64 	%rd9, %rd50, %rd51;
	cvt.u64.u32 	%rd52, %r193;
	cvt.u64.u16 	%rd53, %rs40;
	and.b64  	%rd54, %rd53, 255;
	add.s64 	%rd55, %rd52, %rd54;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd10, %rd50, %rd56;
	cvt.u64.u32 	%rd57, %r194;
	add.s64 	%rd58, %rd57, %rd54;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd11, %rd50, %rd59;
	or.pred  	%p246, %p242, %p243;
	and.b32  	%r595, %r289, 24;
	setp.eq.s32 	%p247, %r595, 8;
	or.pred  	%p248, %p246, %p247;
	or.pred  	%p249, %p248, %p244;
	setp.eq.s32 	%p250, %r595, 24;
	or.pred  	%p251, %p245, %p250;
	selp.b32 	%r198, 1145324612, -286331154, %p248;
	or.pred  	%p1, %p249, %p251;
	selp.b32 	%r199, 1145324612, -286331154, %p246;
	add.s32 	%r596, %r144, -1;
	setp.lt.u32 	%p252, %r596, 3;
	or.pred  	%p2, %p242, %p252;
	setp.eq.s32 	%p253, %r595, 16;
	or.pred  	%p3, %p253, %p250;
	selp.b32 	%r200, 1145324612, -286331154, %p253;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 5;
	mov.u16 	%rs1, 29;
	selp.b32 	%r250, %r199, %r200, %p2;
	or.pred  	%p284, %p2, %p3;
	mov.u32 	%r108, %r88;
	mov.u32 	%r109, %r88;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_202;
$L__BB0_173:                            // %L24444
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r142, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p315, %r88, 432;
	mov.u32 	%r88, %r142;
	@%p315 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_174;
$L__BB0_202:                            // %L1937
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_163 Depth 2
                                        //     Child Loop BB0_167 Depth 2
	add.s32 	%r597, %r88, %r280;
	setp.lt.s32 	%p254, %r597, %r281;
	@%p254 bra 	$L__BB0_203;
	bra.uni 	$L__BB0_174;
$L__BB0_203:                            // %oksrem908
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.eq.s32 	%p255, %r179, 0;
	mul.hi.u32 	%r694, %r88, -1431655765;
	shr.u32 	%r695, %r694, 5;
	mul.lo.s32 	%r201, %r695, 48;
	add.s32 	%r696, %r201, %r177;
	or.b32  	%r697, %r696, %r170;
	shr.s32 	%r698, %r696, 31;
	shr.u32 	%r699, %r698, 23;
	add.s32 	%r700, %r697, %r699;
	and.b32  	%r701, %r700, 65024;
	sub.s32 	%r702, %r697, %r701;
	shl.b32 	%r703, %r702, 16;
	or.b32  	%r704, %r703, %r178;
	add.s32 	%r705, %r176, %r704;
	shr.s32 	%r706, %r705, 31;
	shr.u32 	%r707, %r706, 7;
	add.s32 	%r708, %r705, %r707;
	shr.s32 	%r709, %r708, 25;
	setp.lt.s32 	%p256, %r705, 0;
	and.b32  	%r710, %r708, -33554432;
	setp.ne.s32 	%p257, %r710, %r705;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r711, 1, 0, %p258;
	sub.s32 	%r712, %r711, %r709;
	shl.b32 	%r713, %r712, 25;
	add.s32 	%r714, %r713, %r705;
	mul.wide.s32 	%rd60, %r714, 4;
	add.s64 	%rd61, %rd3, %rd60;
	ld.global.v4.u32 	{%r715, %r716, %r717, %r718}, [%rd61];
	add.s32 	%r719, %r696, 24;
	or.b32  	%r720, %r719, %r170;
	shr.s32 	%r721, %r719, 31;
	shr.u32 	%r722, %r721, 23;
	add.s32 	%r723, %r720, %r722;
	and.b32  	%r724, %r723, 65024;
	sub.s32 	%r725, %r720, %r724;
	shl.b32 	%r726, %r725, 16;
	or.b32  	%r727, %r726, %r178;
	add.s32 	%r728, %r176, %r727;
	shr.s32 	%r729, %r728, 31;
	shr.u32 	%r730, %r729, 7;
	add.s32 	%r731, %r728, %r730;
	shr.s32 	%r732, %r731, 25;
	setp.lt.s32 	%p259, %r728, 0;
	and.b32  	%r733, %r731, -33554432;
	setp.ne.s32 	%p260, %r733, %r728;
	and.pred  	%p261, %p259, %p260;
	selp.u32 	%r734, 1, 0, %p261;
	sub.s32 	%r735, %r734, %r732;
	shl.b32 	%r736, %r735, 25;
	add.s32 	%r737, %r736, %r728;
	mul.wide.s32 	%rd62, %r737, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.v4.u32 	{%r738, %r739, %r740, %r741}, [%rd63];
	selp.b32 	%r742, %r717, %r715, %p255;
	shfl.sync.bfly.b32	%r743, %r742, 4, 31, -1;
	selp.b32 	%r600, %r715, %r743, %p255;
	selp.b32 	%r605, %r743, %r717, %p255;
	selp.b32 	%r744, %r718, %r716, %p255;
	shfl.sync.bfly.b32	%r745, %r744, 4, 31, -1;
	selp.b32 	%r608, %r716, %r745, %p255;
	selp.b32 	%r613, %r745, %r718, %p255;
	selp.b32 	%r746, %r740, %r738, %p255;
	shfl.sync.bfly.b32	%r747, %r746, 4, 31, -1;
	selp.b32 	%r616, %r738, %r747, %p255;
	selp.b32 	%r621, %r747, %r740, %p255;
	selp.b32 	%r748, %r741, %r739, %p255;
	shfl.sync.bfly.b32	%r749, %r748, 4, 31, -1;
	selp.b32 	%r624, %r739, %r749, %p255;
	selp.b32 	%r629, %r749, %r741, %p255;
	shl.b32 	%r601, %r605, 4;
	mov.u32 	%r599, 252645135;
	// begin inline asm
	lop3.b32 %r631, %r599, %r600, %r601, 202;
	// end inline asm
	shr.u32 	%r604, %r600, 4;
	// begin inline asm
	lop3.b32 %r647, %r599, %r604, %r605, 202;
	// end inline asm
	shl.b32 	%r609, %r613, 4;
	// begin inline asm
	lop3.b32 %r639, %r599, %r608, %r609, 202;
	// end inline asm
	shr.u32 	%r612, %r608, 4;
	// begin inline asm
	lop3.b32 %r655, %r599, %r612, %r613, 202;
	// end inline asm
	shl.b32 	%r617, %r621, 4;
	// begin inline asm
	lop3.b32 %r632, %r599, %r616, %r617, 202;
	// end inline asm
	shr.u32 	%r620, %r616, 4;
	// begin inline asm
	lop3.b32 %r648, %r599, %r620, %r621, 202;
	// end inline asm
	shl.b32 	%r625, %r629, 4;
	// begin inline asm
	lop3.b32 %r640, %r599, %r624, %r625, 202;
	// end inline asm
	shr.u32 	%r628, %r624, 4;
	// begin inline asm
	lop3.b32 %r656, %r599, %r628, %r629, 202;
	// end inline asm
	mov.u32 	%r633, 25152;
	// begin inline asm
	prmt.b32 %r663, %r631, %r632, %r633;
	// end inline asm
	mov.u32 	%r637, 29521;
	// begin inline asm
	prmt.b32 %r679, %r631, %r632, %r637;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r639, %r640, %r633;
	// end inline asm
	// begin inline asm
	prmt.b32 %r687, %r639, %r640, %r637;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r647, %r648, %r633;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r647, %r648, %r637;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r655, %r656, %r633;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r655, %r656, %r637;
	// end inline asm
	mov.u32 	%r665, 21520;
	// begin inline asm
	prmt.b32 %r662, %r663, %r664, %r665;
	// end inline asm
	mov.u32 	%r669, 30258;
	// begin inline asm
	prmt.b32 %r666, %r663, %r664, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r671, %r672, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r671, %r672, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r679, %r680, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r679, %r680, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r686, %r687, %r688, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r687, %r688, %r669;
	// end inline asm
	mul.hi.s32 	%r750, %r697, 715827883;
	shr.u32 	%r751, %r750, 31;
	shr.s32 	%r752, %r750, 2;
	add.s32 	%r753, %r752, %r751;
	mul.lo.s32 	%r754, %r753, 24;
	sub.s32 	%r755, %r697, %r754;
	add.s32 	%r756, %r755, %r180;
	mul.wide.s32 	%rd64, %r756, 4;
	add.s64 	%rd66, %rd50, %rd64;
	st.shared.u32 	[%rd66], %r662;
	add.s32 	%r757, %r756, 128;
	mul.wide.u32 	%rd67, %r757, 4;
	add.s64 	%rd68, %rd50, %rd67;
	st.shared.u32 	[%rd68], %r670;
	add.s32 	%r758, %r756, 64;
	mul.wide.u32 	%rd69, %r758, 4;
	add.s64 	%rd70, %rd50, %rd69;
	st.shared.u32 	[%rd70], %r666;
	add.s32 	%r759, %r756, 192;
	mul.wide.u32 	%rd71, %r759, 4;
	add.s64 	%rd72, %rd50, %rd71;
	st.shared.u32 	[%rd72], %r674;
	add.s32 	%r760, %r756, 32;
	mul.wide.u32 	%rd73, %r760, 4;
	add.s64 	%rd74, %rd50, %rd73;
	st.shared.u32 	[%rd74], %r678;
	add.s32 	%r761, %r756, 160;
	mul.wide.u32 	%rd75, %r761, 4;
	add.s64 	%rd76, %rd50, %rd75;
	st.shared.u32 	[%rd76], %r686;
	add.s32 	%r762, %r756, 96;
	mul.wide.u32 	%rd77, %r762, 4;
	add.s64 	%rd78, %rd50, %rd77;
	st.shared.u32 	[%rd78], %r682;
	add.s32 	%r763, %r756, 224;
	mul.wide.u32 	%rd79, %r763, 4;
	add.s64 	%rd80, %rd50, %rd79;
	st.shared.u32 	[%rd80], %r690;
	bar.sync 	0;
	add.s32 	%r764, %r201, %r181;
	cvt.u16.u32 	%rs48, %r764;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r202, %rs54;
	add.s32 	%r765, %r2, %r202;
	mul.wide.s32 	%rd81, %r765, 4;
	add.s64 	%rd82, %rd50, %rd81;
	ld.shared.u32 	%r203, [%rd82];
	add.s32 	%r766, %r182, %r202;
	mul.wide.s32 	%rd83, %r766, 4;
	add.s64 	%rd84, %rd50, %rd83;
	ld.shared.u32 	%r204, [%rd84];
	add.s32 	%r767, %r183, %r202;
	mul.wide.u32 	%rd85, %r767, 4;
	add.s64 	%rd86, %rd50, %rd85;
	ld.shared.u32 	%r205, [%rd86];
	add.s32 	%r768, %r184, %r202;
	mul.wide.u32 	%rd87, %r768, 4;
	add.s64 	%rd88, %rd50, %rd87;
	ld.shared.u32 	%r206, [%rd88];
	add.s32 	%r769, %r185, %r202;
	mul.wide.u32 	%rd89, %r769, 4;
	add.s64 	%rd90, %rd50, %rd89;
	ld.shared.u32 	%r207, [%rd90];
	add.s32 	%r770, %r186, %r202;
	mul.wide.u32 	%rd91, %r770, 4;
	add.s64 	%rd92, %rd50, %rd91;
	ld.shared.u32 	%r208, [%rd92];
	add.s32 	%r771, %r187, %r202;
	mul.wide.u32 	%rd93, %r771, 4;
	add.s64 	%rd94, %rd50, %rd93;
	ld.shared.u32 	%r209, [%rd94];
	add.s32 	%r772, %r188, %r202;
	mul.wide.u32 	%rd95, %r772, 4;
	add.s64 	%rd96, %rd50, %rd95;
	ld.shared.u32 	%r210, [%rd96];
	add.s32 	%r773, %r189, %r202;
	mul.wide.u32 	%rd97, %r773, 4;
	add.s64 	%rd98, %rd50, %rd97;
	ld.shared.u32 	%r211, [%rd98];
	add.s32 	%r774, %r190, %r202;
	mul.wide.u32 	%rd99, %r774, 4;
	add.s64 	%rd100, %rd50, %rd99;
	ld.shared.u32 	%r212, [%rd100];
	add.s32 	%r775, %r191, %r202;
	mul.wide.s32 	%rd101, %r775, 4;
	add.s64 	%rd102, %rd50, %rd101;
	ld.shared.u32 	%r213, [%rd102];
	bar.sync 	0;
	shfl.sync.idx.b32	%r214, %r169, 0, 31, -1;
	shfl.sync.idx.b32	%r215, %r169, 1, 31, -1;
	shfl.sync.idx.b32	%r216, %r169, 2, 31, -1;
	shfl.sync.idx.b32	%r217, %r169, 3, 31, -1;
	shfl.sync.idx.b32	%r218, %r169, 4, 31, -1;
	shfl.sync.idx.b32	%r219, %r169, 5, 31, -1;
	shfl.sync.idx.b32	%r220, %r169, 6, 31, -1;
	shfl.sync.idx.b32	%r221, %r169, 7, 31, -1;
	shfl.sync.idx.b32	%r222, %r169, 8, 31, -1;
	shfl.sync.idx.b32	%r223, %r169, 9, 31, -1;
	shfl.sync.idx.b32	%r224, %r169, 10, 31, -1;
	shfl.sync.idx.b32	%r225, %r169, 11, 31, -1;
	shfl.sync.idx.b32	%r226, %r169, 12, 31, -1;
	shfl.sync.idx.b32	%r227, %r169, 13, 31, -1;
	shfl.sync.idx.b32	%r228, %r169, 14, 31, -1;
	shfl.sync.idx.b32	%r229, %r169, 15, 31, -1;
	setp.eq.s32 	%p262, %r214, 999999999;
	@%p262 bra 	$L__BB0_146;
// %bb.204:                             // %oksrem2312
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r776, %r214, %r202;
	mul.wide.s32 	%rd103, %r776, 4;
	add.s64 	%rd105, %rd50, %rd103;
	st.shared.u32 	[%rd105], %r203;
	setp.eq.s32 	%p263, %r215, 999999999;
	@%p263 bra 	$L__BB0_147;
// %bb.205:                             // %oksrem2380
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r777, %r215, %r202;
	mul.wide.s32 	%rd106, %r777, 4;
	add.s64 	%rd108, %rd50, %rd106;
	st.shared.u32 	[%rd108], %r204;
	setp.eq.s32 	%p264, %r216, 999999999;
	@%p264 bra 	$L__BB0_148;
// %bb.206:                             // %oksrem2448
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r778, %r216, %r202;
	mul.wide.s32 	%rd109, %r778, 4;
	add.s64 	%rd111, %rd50, %rd109;
	st.shared.u32 	[%rd111], %r205;
	setp.eq.s32 	%p265, %r217, 999999999;
	@%p265 bra 	$L__BB0_149;
// %bb.207:                             // %oksrem2516
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r779, %r217, %r202;
	mul.wide.s32 	%rd112, %r779, 4;
	add.s64 	%rd114, %rd50, %rd112;
	st.shared.u32 	[%rd114], %r206;
	setp.eq.s32 	%p266, %r218, 999999999;
	@%p266 bra 	$L__BB0_150;
// %bb.208:                             // %oksrem2584
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r780, %r218, %r202;
	mul.wide.s32 	%rd115, %r780, 4;
	add.s64 	%rd117, %rd50, %rd115;
	st.shared.u32 	[%rd117], %r207;
	setp.eq.s32 	%p267, %r219, 999999999;
	@%p267 bra 	$L__BB0_151;
// %bb.209:                             // %oksrem2652
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r781, %r219, %r202;
	mul.wide.s32 	%rd118, %r781, 4;
	add.s64 	%rd120, %rd50, %rd118;
	st.shared.u32 	[%rd120], %r208;
	setp.eq.s32 	%p268, %r220, 999999999;
	@%p268 bra 	$L__BB0_152;
// %bb.210:                             // %oksrem2720
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r782, %r220, %r202;
	mul.wide.s32 	%rd121, %r782, 4;
	add.s64 	%rd123, %rd50, %rd121;
	st.shared.u32 	[%rd123], %r209;
	setp.eq.s32 	%p269, %r221, 999999999;
	@%p269 bra 	$L__BB0_153;
// %bb.211:                             // %oksrem2788
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r783, %r221, %r202;
	mul.wide.s32 	%rd124, %r783, 4;
	add.s64 	%rd126, %rd50, %rd124;
	st.shared.u32 	[%rd126], %r210;
	setp.eq.s32 	%p270, %r222, 999999999;
	@%p270 bra 	$L__BB0_154;
// %bb.212:                             // %oksrem2856
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r784, %r222, %r202;
	mul.wide.s32 	%rd127, %r784, 4;
	add.s64 	%rd129, %rd50, %rd127;
	st.shared.u32 	[%rd129], %r211;
	setp.eq.s32 	%p271, %r223, 999999999;
	@%p271 bra 	$L__BB0_155;
// %bb.213:                             // %oksrem2924
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r785, %r223, %r202;
	mul.wide.s32 	%rd130, %r785, 4;
	add.s64 	%rd132, %rd50, %rd130;
	st.shared.u32 	[%rd132], %r212;
	setp.eq.s32 	%p272, %r224, 999999999;
	@%p272 bra 	$L__BB0_156;
// %bb.214:                             // %oksrem2993
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.gt.u32 	%p273, %r1, 3;
	selp.b32 	%r786, 0, %r213, %p273;
	add.s32 	%r787, %r224, %r202;
	mul.wide.s32 	%rd133, %r787, 4;
	add.s64 	%rd135, %rd50, %rd133;
	st.shared.u32 	[%rd135], %r786;
	setp.eq.s32 	%p274, %r225, 999999999;
	@%p274 bra 	$L__BB0_157;
// %bb.215:                             // %oksrem3061
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r788, %r225, %r202;
	mul.wide.s32 	%rd136, %r788, 4;
	add.s64 	%rd138, %rd50, %rd136;
	mov.u32 	%r789, 0;
	st.shared.u32 	[%rd138], %r789;
	setp.eq.s32 	%p275, %r226, 999999999;
	@%p275 bra 	$L__BB0_158;
// %bb.216:                             // %oksrem3128
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r790, %r226, %r202;
	mul.wide.s32 	%rd139, %r790, 4;
	add.s64 	%rd141, %rd50, %rd139;
	st.shared.u32 	[%rd141], %r789;
	setp.eq.s32 	%p276, %r227, 999999999;
	@%p276 bra 	$L__BB0_159;
// %bb.217:                             // %oksrem3195
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r792, %r227, %r202;
	mul.wide.s32 	%rd142, %r792, 4;
	add.s64 	%rd144, %rd50, %rd142;
	st.shared.u32 	[%rd144], %r789;
	setp.eq.s32 	%p277, %r228, 999999999;
	@%p277 bra 	$L__BB0_160;
// %bb.218:                             // %oksrem3262
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r794, %r228, %r202;
	mul.wide.s32 	%rd145, %r794, 4;
	add.s64 	%rd147, %rd50, %rd145;
	st.shared.u32 	[%rd147], %r789;
	setp.eq.s32 	%p278, %r229, 999999999;
	@%p278 bra 	$L__BB0_161;
// %bb.219:                             // %oksrem3329
                                        //   in Loop: Header=BB0_202 Depth=1
	setp.eq.s32 	%p279, %r171, 3;
	add.s32 	%r797, %r229, %r202;
	mul.wide.s32 	%rd148, %r797, 4;
	add.s64 	%rd150, %rd50, %rd148;
	st.shared.u32 	[%rd150], %r789;
	bar.sync 	0;
	mov.u32 	%r92, %r789;
	mov.u32 	%r93, %r789;
	mov.u32 	%r94, %r789;
	mov.u32 	%r95, %r789;
	mov.u32 	%r96, %r789;
	mov.u32 	%r97, %r789;
	mov.u32 	%r98, %r789;
	mov.u32 	%r99, %r789;
	mov.u32 	%r100, %r789;
	mov.u32 	%r101, %r789;
	mov.u32 	%r102, %r789;
	mov.u32 	%r103, %r789;
	mov.u32 	%r104, %r789;
	mov.u32 	%r105, %r789;
	mov.u32 	%r106, %r789;
	mov.u32 	%r107, %r789;
	@%p279 bra 	$L__BB0_162;
// %bb.220:                             // %oksrem3367
                                        //   in Loop: Header=BB0_202 Depth=1
	add.s32 	%r798, %r201, %r192;
	ld.shared.u32 	%r92, [%rd8];
	ld.shared.u32 	%r93, [%rd9];
	ld.shared.u32 	%r94, [%rd10+12];
	ld.shared.u32 	%r95, [%rd11+12];
	ld.shared.u32 	%r96, [%rd10+24];
	ld.shared.u32 	%r97, [%rd11+24];
	ld.shared.u32 	%r98, [%rd10+36];
	ld.shared.u32 	%r99, [%rd11+36];
	add.s32 	%r799, %r798, 12;
	mul.hi.u32 	%r800, %r799, -1431655765;
	shr.u32 	%r801, %r800, 4;
	mul.lo.s32 	%r802, %r801, 24;
	sub.s32 	%r803, %r799, %r802;
	add.s32 	%r804, %r193, %r803;
	mul.wide.u32 	%rd151, %r804, 4;
	add.s64 	%rd153, %rd50, %rd151;
	ld.shared.u32 	%r100, [%rd153];
	add.s32 	%r805, %r194, %r803;
	mul.wide.u32 	%rd154, %r805, 4;
	add.s64 	%rd155, %rd50, %rd154;
	ld.shared.u32 	%r101, [%rd155];
	ld.shared.u32 	%r102, [%rd10+60];
	ld.shared.u32 	%r103, [%rd11+60];
	ld.shared.u32 	%r104, [%rd10+72];
	ld.shared.u32 	%r105, [%rd11+72];
	ld.shared.u32 	%r106, [%rd10+84];
	ld.shared.u32 	%r107, [%rd11+84];
$L__BB0_162:                            // %L10647
                                        //   in Loop: Header=BB0_202 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r789;
	bra.uni 	$L__BB0_163;
$L__BB0_165:                            // %L17536
                                        //   in Loop: Header=BB0_163 Depth=2
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p297, %r111, 24;
	@%p297 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_166;
$L__BB0_163:                            // %L10665
                                        //   Parent Loop BB0_202 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p280, %r111, 0;
	selp.b32 	%r1199, %r92, 0, %p280;
	setp.eq.s32 	%p281, %r111, 6;
	selp.b32 	%r1200, %r96, %r1199, %p281;
	setp.eq.s32 	%p282, %r111, 12;
	selp.b32 	%r1201, %r100, %r1200, %p282;
	setp.eq.s32 	%p283, %r111, 18;
	selp.b32 	%r1202, %r104, %r1201, %p283;
	selp.b32 	%r1203, %r93, 0, %p280;
	selp.b32 	%r1204, %r97, %r1203, %p281;
	selp.b32 	%r1205, %r101, %r1204, %p282;
	selp.b32 	%r1206, %r105, %r1205, %p283;
	selp.b32 	%r1207, %r94, 0, %p280;
	selp.b32 	%r1208, %r98, %r1207, %p281;
	selp.b32 	%r1209, %r102, %r1208, %p282;
	selp.b32 	%r1210, %r106, %r1209, %p283;
	selp.b32 	%r1211, %r95, 0, %p280;
	selp.b32 	%r1212, %r99, %r1211, %p281;
	selp.b32 	%r1213, %r103, %r1212, %p282;
	selp.b32 	%r1214, %r107, %r1213, %p283;
	mov.u16 	%rs92, 25600;
	// begin inline asm
	mov.b32 %r812, {%rs92, %rs92};
	// end inline asm
	mov.u16 	%rs94, 21504;
	// begin inline asm
	mov.b32 %r823, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r811, %r1202, -2004318072;
	mov.u32 	%r948, 983055;
	// begin inline asm
	lop3.b32 %r809, %r948, %r811, %r812, 202;
	// end inline asm
	mov.u16 	%rs98, 18432;
	// begin inline asm
	mov.b32 %r813, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r814, %r812, %r813;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r817, %r809, %r814;
	// end inline asm
	mov.u32 	%r959, 15728880;
	// begin inline asm
	lop3.b32 %r820, %r959, %r811, %r823, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r824, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r825, %r823, %r824;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r828, %r820, %r825;
	// end inline asm
	// begin inline asm
	mov.b32 %r858, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r869, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r857, %r1206, -2004318072;
	// begin inline asm
	lop3.b32 %r855, %r948, %r857, %r858, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r859, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r860, %r858, %r859;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r863, %r855, %r860;
	// end inline asm
	// begin inline asm
	lop3.b32 %r866, %r959, %r857, %r869, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r870, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r871, %r869, %r870;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r874, %r866, %r871;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r903, %r1210, -2004318072;
	// begin inline asm
	lop3.b32 %r901, %r948, %r903, %r904, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r905, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r906, %r904, %r905;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r909, %r901, %r906;
	// end inline asm
	// begin inline asm
	lop3.b32 %r912, %r959, %r903, %r915, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r916, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r917, %r915, %r916;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r920, %r912, %r917;
	// end inline asm
	// begin inline asm
	mov.b32 %r950, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r961, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r949, %r1214, -2004318072;
	// begin inline asm
	lop3.b32 %r947, %r948, %r949, %r950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r951, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r952, %r950, %r951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r955, %r947, %r952;
	// end inline asm
	// begin inline asm
	lop3.b32 %r958, %r959, %r949, %r961, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r962, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r963, %r961, %r962;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r966, %r958, %r963;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r817;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r991, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r863;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r994, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r828;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r997, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r874;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1000, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r909;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1003, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r955;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1006, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r920;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1009, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r966;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1012, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1015, %r1016}, {%r312, %r315}, {%r991}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1022, %r1023}, {%r312, %r315}, {%r994}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1029, %r1030}, {%r312, %r315}, {%r997}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1036, %r1037}, {%r312, %r315}, {%r1000}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1043, %r1044}, {%r312, %r315}, {%r1003}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1050, %r1051}, {%r312, %r315}, {%r1006}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1057, %r1058}, {%r312, %r315}, {%r1009}, {%r789, %r789};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1064, %r1065}, {%r312, %r315}, {%r1012}, {%r789, %r789};
	// end inline asm
	@%p1 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_164;
$L__BB0_221:                            // %pass4747
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1071, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1073, %r1071, %r1016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1076, %r364, %r1015, %r1073;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1080, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1082, %r1080, %r1023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1085, %r364, %r1022, %r1082;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1089, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1091, %r1089, %r1030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1094, %r364, %r1029, %r1091;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1098, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1100, %r1098, %r1037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1103, %r364, %r1036, %r1100;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1107, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1109, %r1107, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1112, %r364, %r1043, %r1109;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1116, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1118, %r1116, %r1051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1121, %r364, %r1050, %r1118;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1125, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1127, %r1125, %r1058;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1130, %r364, %r1057, %r1127;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1134, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1136, %r1134, %r1065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1139, %r364, %r1064, %r1136;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1143, %r367, %r1015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1146, %r364, %r1016, %r1143;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1150, %r367, %r1022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1153, %r364, %r1023, %r1150;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1157, %r367, %r1029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1160, %r364, %r1030, %r1157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1164, %r367, %r1036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r364, %r1037, %r1164;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1171, %r367, %r1043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r364, %r1044, %r1171;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r367, %r1050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r364, %r1051, %r1178;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1185, %r367, %r1057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1188, %r364, %r1058, %r1185;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1192, %r367, %r1064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1195, %r364, %r1065, %r1192;
	// end inline asm
	mov.u32 	%r1364, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1215, %r1216}, {%r408, %r411}, {%r1076, %r1146}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1224, %r1225}, {%r408, %r411}, {%r1085, %r1153}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1233, %r1234}, {%r408, %r411}, {%r1094, %r1160}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1242, %r1243}, {%r408, %r411}, {%r1103, %r1167}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1251, %r1252}, {%r408, %r411}, {%r1112, %r1174}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1260, %r1261}, {%r408, %r411}, {%r1121, %r1181}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1269, %r1270}, {%r408, %r411}, {%r1130, %r1188}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1278, %r1279}, {%r408, %r411}, {%r1139, %r1195}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs103, %rs3, -5;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	add.s16 	%rs106, %rs104, %rs105;
	mul.lo.s16 	%rs107, %rs106, 6;
	sub.s16 	%rs108, %rs103, %rs107;
	mul.wide.s16 	%r1397, %rs108, 16;
	add.s32 	%r1398, %r195, %r1397;
	mul.wide.s32 	%rd158, %r1398, 4;
	add.s64 	%rd160, %rd50, %rd158;
	ld.shared.u32 	%r1355, [%rd160];
	add.s32 	%r1399, %r196, %r1397;
	mul.wide.s32 	%rd161, %r1399, 4;
	add.s64 	%rd162, %rd50, %rd161;
	ld.shared.u32 	%r1362, [%rd162];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1351, %r1352}, {%r420, %r423}, {%r1355}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1358, %r1359}, {%r420, %r423}, {%r1362}, {%r1364, %r1364};
	// end inline asm
	@%p284 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_222;
$L__BB0_223:                            // %pass5243
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1365, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1367, %r1365, %r1352;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1370, %r458, %r1351, %r1367;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1374, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1376, %r1374, %r1359;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1379, %r458, %r1358, %r1376;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r461, %r1351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1386, %r458, %r1352, %r1383;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1390, %r461, %r1358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1393, %r458, %r1359, %r1390;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1419, %r1422}, {%r504, %r507}, {%r1370, %r1386}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1426, %r1430}, {%r504, %r507}, {%r1379, %r1393}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1418, %r1419, %r1419;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1421, %r1422, %r1422, %r1418;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1425, %r1426, %r1426, %r1421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1429, %r1430, %r1430, %r1425;
	// end inline asm
	mov.u32 	%r1517, 671098880;
	// begin inline asm
	fma.rn.f16x2 %r1433, %r1517, %r1429, %r110;
	// end inline asm
	add.s32 	%r1520, %r88, %r111;
	add.s32 	%r1521, %r1520, 1;
	mul.hi.u32 	%r1522, %r1521, -1431655765;
	shr.u32 	%r1523, %r1522, 2;
	mul.lo.s32 	%r1524, %r1523, 6;
	sub.s32 	%r1525, %r1521, %r1524;
	shl.b32 	%r1526, %r1525, 4;
	add.s32 	%r1527, %r195, %r1526;
	mul.wide.u32 	%rd165, %r1527, 4;
	add.s64 	%rd167, %rd50, %rd165;
	ld.shared.u32 	%r1441, [%rd167];
	add.s32 	%r1528, %r196, %r1526;
	mul.wide.u32 	%rd168, %r1528, 4;
	add.s64 	%rd169, %rd50, %rd168;
	ld.shared.u32 	%r1448, [%rd169];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1458, %r1455}, {%r420, %r423}, {%r1441}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1467, %r1464}, {%r420, %r423}, {%r1448}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1451, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1453, %r1451, %r1455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1456, %r458, %r1458, %r1453;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1460, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1462, %r1460, %r1464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1465, %r458, %r1467, %r1462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1469, %r461, %r1458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1472, %r458, %r1455, %r1469;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1476, %r461, %r1467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1479, %r458, %r1464, %r1476;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1502, %r1505}, {%r504, %r507}, {%r1456, %r1472}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1509, %r1513}, {%r504, %r507}, {%r1465, %r1479}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1501, %r1502, %r1502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1504, %r1505, %r1505, %r1501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1508, %r1509, %r1509, %r1504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1512, %r1513, %r1513, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3032, %r1517, %r1512, %r1433;
	// end inline asm
	add.s32 	%r3030, %r108, 2;
	setp.ne.s32 	%p285, %r3030, 4;
	@%p285 bra 	$L__BB0_225;
// %bb.224:                             // %pass5675
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1530, %r109, 786432, %r197;
	cvt.u64.u32 	%rd170, %r1530;
	add.s64 	%rd171, %rd170, %rd7;
	mul.hi.s64 	%rd172, %rd171, 3074457345618258603;
	shr.u64 	%rd173, %rd172, 63;
	shr.s64 	%rd174, %rd172, 26;
	add.s64 	%rd175, %rd174, %rd173;
	setp.lt.s64 	%p286, %rd171, 0;
	mul.lo.s64 	%rd176, %rd175, 402653184;
	setp.ne.s64 	%p287, %rd176, %rd171;
	and.pred  	%p288, %p286, %p287;
	selp.s64 	%rd177, -1, 0, %p288;
	add.s64 	%rd178, %rd175, %rd177;
	mul.lo.s64 	%rd179, %rd178, -402653184;
	add.s64 	%rd180, %rd179, %rd171;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd4, %rd181;
	st.global.u32 	[%rd182], %r3032;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3030, 0;
	mov.u32 	%r3032, %r3030;
$L__BB0_225:                            // %oksrem5844
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s16 	%rs109, %rs3, -3;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	add.s16 	%rs112, %rs110, %rs111;
	mul.lo.s16 	%rs113, %rs112, 6;
	sub.s16 	%rs114, %rs109, %rs113;
	mul.wide.s16 	%r1697, %rs114, 16;
	add.s32 	%r1698, %r195, %r1697;
	mul.wide.s32 	%rd183, %r1698, 4;
	add.s64 	%rd185, %rd50, %rd183;
	ld.shared.u32 	%r1535, [%rd185];
	add.s32 	%r1699, %r196, %r1697;
	mul.wide.s32 	%rd186, %r1699, 4;
	add.s64 	%rd187, %rd50, %rd186;
	ld.shared.u32 	%r1542, [%rd187];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1552, %r1549}, {%r420, %r423}, {%r1535}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1561, %r1558}, {%r420, %r423}, {%r1542}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1545, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1547, %r1545, %r1549;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1550, %r458, %r1552, %r1547;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1554, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1556, %r1554, %r1558;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1559, %r458, %r1561, %r1556;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1563, %r461, %r1552;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1566, %r458, %r1549, %r1563;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1570, %r461, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1573, %r458, %r1558, %r1570;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1596, %r1599}, {%r504, %r507}, {%r1550, %r1566}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1603, %r1607}, {%r504, %r507}, {%r1559, %r1573}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1595, %r1596, %r1596;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1598, %r1599, %r1599, %r1595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1602, %r1603, %r1603, %r1598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1606, %r1607, %r1607, %r1602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1610, %r1517, %r1606, %r3032;
	// end inline asm
	add.s16 	%rs115, %rs3, -2;
	mul.hi.s16 	%rs116, %rs115, 10923;
	shr.u16 	%rs117, %rs116, 15;
	add.s16 	%rs118, %rs116, %rs117;
	mul.lo.s16 	%rs119, %rs118, 6;
	sub.s16 	%rs120, %rs115, %rs119;
	mul.wide.s16 	%r1700, %rs120, 16;
	add.s32 	%r1701, %r195, %r1700;
	mul.wide.s32 	%rd188, %r1701, 4;
	add.s64 	%rd189, %rd50, %rd188;
	ld.shared.u32 	%r1618, [%rd189];
	add.s32 	%r1702, %r196, %r1700;
	mul.wide.s32 	%rd190, %r1702, 4;
	add.s64 	%rd191, %rd50, %rd190;
	ld.shared.u32 	%r1625, [%rd191];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1635, %r1632}, {%r420, %r423}, {%r1618}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1644, %r1641}, {%r420, %r423}, {%r1625}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1628, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1630, %r1628, %r1632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1633, %r458, %r1635, %r1630;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1637, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1639, %r1637, %r1641;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1642, %r458, %r1644, %r1639;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1646, %r461, %r1635;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r458, %r1632, %r1646;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1653, %r461, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1656, %r458, %r1641, %r1653;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1679, %r1682}, {%r504, %r507}, {%r1633, %r1649}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1686, %r1690}, {%r504, %r507}, {%r1642, %r1656}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1678, %r1679, %r1679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1681, %r1682, %r1682, %r1678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1685, %r1686, %r1686, %r1681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1689, %r1690, %r1690, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3035, %r1517, %r1689, %r1610;
	// end inline asm
	add.s32 	%r3033, %r3030, 2;
	setp.ne.s32 	%p289, %r3033, 4;
	@%p289 bra 	$L__BB0_227;
// %bb.226:                             // %pass6555
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1704, %r109, 786432, %r197;
	cvt.u64.u32 	%rd192, %r1704;
	add.s64 	%rd193, %rd192, %rd7;
	mul.hi.s64 	%rd194, %rd193, 3074457345618258603;
	shr.u64 	%rd195, %rd194, 63;
	shr.s64 	%rd196, %rd194, 26;
	add.s64 	%rd197, %rd196, %rd195;
	setp.lt.s64 	%p290, %rd193, 0;
	mul.lo.s64 	%rd198, %rd197, 402653184;
	setp.ne.s64 	%p291, %rd198, %rd193;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd199, -1, 0, %p292;
	add.s64 	%rd200, %rd197, %rd199;
	mul.lo.s64 	%rd201, %rd200, -402653184;
	add.s64 	%rd202, %rd201, %rd193;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd4, %rd203;
	st.global.u32 	[%rd204], %r3035;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3033, 0;
	mov.u32 	%r3035, %r3033;
$L__BB0_227:                            // %oksrem6724
                                        //   in Loop: Header=BB0_163 Depth=2
	add.s16 	%rs121, %rs3, -1;
	mul.hi.s16 	%rs122, %rs121, 10923;
	shr.u16 	%rs123, %rs122, 15;
	add.s16 	%rs124, %rs122, %rs123;
	mul.lo.s16 	%rs125, %rs124, 6;
	sub.s16 	%rs126, %rs121, %rs125;
	mul.wide.s16 	%r1871, %rs126, 16;
	add.s32 	%r1872, %r195, %r1871;
	mul.wide.s32 	%rd205, %r1872, 4;
	add.s64 	%rd207, %rd50, %rd205;
	ld.shared.u32 	%r1709, [%rd207];
	add.s32 	%r1873, %r196, %r1871;
	mul.wide.s32 	%rd208, %r1873, 4;
	add.s64 	%rd209, %rd50, %rd208;
	ld.shared.u32 	%r1716, [%rd209];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1726, %r1723}, {%r420, %r423}, {%r1709}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1735, %r1732}, {%r420, %r423}, {%r1716}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1719, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1721, %r1719, %r1723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1724, %r458, %r1726, %r1721;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1728, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1730, %r1728, %r1732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1733, %r458, %r1735, %r1730;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1737, %r461, %r1726;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1740, %r458, %r1723, %r1737;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1744, %r461, %r1735;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1747, %r458, %r1732, %r1744;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1770, %r1773}, {%r504, %r507}, {%r1724, %r1740}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1777, %r1781}, {%r504, %r507}, {%r1733, %r1747}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1769, %r1770, %r1770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r1773, %r1773, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r1777, %r1777, %r1772;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r1781, %r1781, %r1776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1784, %r1517, %r1780, %r3035;
	// end inline asm
	mul.hi.s16 	%rs127, %rs3, 10923;
	shr.u16 	%rs128, %rs127, 15;
	add.s16 	%rs129, %rs127, %rs128;
	mul.lo.s16 	%rs130, %rs129, 6;
	sub.s16 	%rs131, %rs3, %rs130;
	mul.wide.s16 	%r1874, %rs131, 16;
	add.s32 	%r1875, %r195, %r1874;
	mul.wide.s32 	%rd210, %r1875, 4;
	add.s64 	%rd211, %rd50, %rd210;
	ld.shared.u32 	%r1792, [%rd211];
	add.s32 	%r1876, %r196, %r1874;
	mul.wide.s32 	%rd212, %r1876, 4;
	add.s64 	%rd213, %rd50, %rd212;
	ld.shared.u32 	%r1799, [%rd213];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1809, %r1806}, {%r420, %r423}, {%r1792}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1818, %r1815}, {%r420, %r423}, {%r1799}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1802, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1804, %r1802, %r1806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1807, %r458, %r1809, %r1804;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1811, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1813, %r1811, %r1815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1816, %r458, %r1818, %r1813;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1820, %r461, %r1809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r458, %r1806, %r1820;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1827, %r461, %r1818;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1830, %r458, %r1815, %r1827;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1853, %r1856}, {%r504, %r507}, {%r1807, %r1823}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1860, %r1864}, {%r504, %r507}, {%r1816, %r1830}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1852, %r1853, %r1853;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1855, %r1856, %r1856, %r1852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r1860, %r1860, %r1855;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1863, %r1864, %r1864, %r1859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1517, %r1863, %r1784;
	// end inline asm
	add.s32 	%r108, %r3033, 2;
	setp.ne.s32 	%p293, %r108, 4;
	@%p293 bra 	$L__BB0_165;
// %bb.228:                             // %pass7435
                                        //   in Loop: Header=BB0_163 Depth=2
	mad.lo.s32 	%r1878, %r109, 786432, %r197;
	cvt.u64.u32 	%rd214, %r1878;
	add.s64 	%rd215, %rd214, %rd7;
	mul.hi.s64 	%rd216, %rd215, 3074457345618258603;
	shr.u64 	%rd217, %rd216, 63;
	shr.s64 	%rd218, %rd216, 26;
	add.s64 	%rd219, %rd218, %rd217;
	setp.lt.s64 	%p294, %rd215, 0;
	mul.lo.s64 	%rd220, %rd219, 402653184;
	setp.ne.s64 	%p295, %rd220, %rd215;
	and.pred  	%p296, %p294, %p295;
	selp.s64 	%rd221, -1, 0, %p296;
	add.s64 	%rd222, %rd219, %rd221;
	mul.lo.s64 	%rd223, %rd222, -402653184;
	add.s64 	%rd224, %rd223, %rd215;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd226, %rd4, %rd225;
	st.global.u32 	[%rd226], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
	bra.uni 	$L__BB0_165;
$L__BB0_166:                            // %L17557.preheader
                                        //   in Loop: Header=BB0_202 Depth=1
	mov.u16 	%rs212, %rs1;
	mov.u32 	%r3021, %r1364;
	bra.uni 	$L__BB0_167;
$L__BB0_172:                            // %L24428
                                        //   in Loop: Header=BB0_167 Depth=2
	bar.sync 	0;
	add.s32 	%r3021, %r3021, 6;
	add.s16 	%rs212, %rs212, 6;
	setp.ne.s32 	%p314, %r3021, 24;
	@%p314 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_173;
$L__BB0_167:                            // %L17557
                                        //   Parent Loop BB0_202 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p298, %r3021, 0;
	selp.b32 	%r2574, %r92, 0, %p298;
	setp.eq.s32 	%p299, %r3021, 6;
	selp.b32 	%r2575, %r96, %r2574, %p299;
	setp.eq.s32 	%p300, %r3021, 12;
	selp.b32 	%r2576, %r100, %r2575, %p300;
	setp.eq.s32 	%p301, %r3021, 18;
	selp.b32 	%r2577, %r104, %r2576, %p301;
	selp.b32 	%r2578, %r93, 0, %p298;
	selp.b32 	%r2579, %r97, %r2578, %p299;
	selp.b32 	%r2580, %r101, %r2579, %p300;
	selp.b32 	%r2581, %r105, %r2580, %p301;
	selp.b32 	%r2582, %r94, 0, %p298;
	selp.b32 	%r2583, %r98, %r2582, %p299;
	selp.b32 	%r2584, %r102, %r2583, %p300;
	selp.b32 	%r2585, %r106, %r2584, %p301;
	selp.b32 	%r2586, %r95, 0, %p298;
	selp.b32 	%r2587, %r99, %r2586, %p299;
	selp.b32 	%r2588, %r103, %r2587, %p300;
	selp.b32 	%r2589, %r107, %r2588, %p301;
	// begin inline asm
	mov.b32 %r1907, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1918, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2590, %r2577, 8;
	xor.b32  	%r1917, %r2590, 8947848;
	// begin inline asm
	lop3.b32 %r1904, %r948, %r1917, %r1907, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1908, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1909, %r1907, %r1908;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1912, %r1904, %r1909;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1915, %r959, %r1917, %r1918, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1919, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1920, %r1918, %r1919;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1923, %r1915, %r1920;
	// end inline asm
	// begin inline asm
	mov.b32 %r1953, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1964, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2591, %r2581, 8;
	xor.b32  	%r1963, %r2591, 8947848;
	// begin inline asm
	lop3.b32 %r1950, %r948, %r1963, %r1953, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1954, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1955, %r1953, %r1954;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1958, %r1950, %r1955;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1961, %r959, %r1963, %r1964, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1965, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1966, %r1964, %r1965;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1969, %r1961, %r1966;
	// end inline asm
	// begin inline asm
	mov.b32 %r1999, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2010, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2592, %r2585, 8;
	xor.b32  	%r2009, %r2592, 8947848;
	// begin inline asm
	lop3.b32 %r1996, %r948, %r2009, %r1999, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2000, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2001, %r1999, %r2000;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2004, %r1996, %r2001;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2007, %r959, %r2009, %r2010, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2011, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2012, %r2010, %r2011;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2015, %r2007, %r2012;
	// end inline asm
	// begin inline asm
	mov.b32 %r2045, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2056, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2593, %r2589, 8;
	xor.b32  	%r2055, %r2593, 8947848;
	// begin inline asm
	lop3.b32 %r2042, %r948, %r2055, %r2045, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2046, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2047, %r2045, %r2046;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2050, %r2042, %r2047;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2053, %r959, %r2055, %r2056, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2057, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2058, %r2056, %r2057;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2061, %r2053, %r2058;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1912;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2064, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1958;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2067, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r1923;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2070, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r1969;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2073, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2004;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2076, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2050;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2079, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r2015;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2082, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r2061;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2085, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2151, %r2148}, {%r312, %r315}, {%r2064}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2160, %r2157}, {%r312, %r315}, {%r2067}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2169, %r2166}, {%r312, %r315}, {%r2070}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2178, %r2175}, {%r312, %r315}, {%r2073}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2187, %r2184}, {%r312, %r315}, {%r2076}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2196, %r2193}, {%r312, %r315}, {%r2079}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2205, %r2202}, {%r312, %r315}, {%r2082}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2214, %r2211}, {%r312, %r315}, {%r2085}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2144, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2146, %r2144, %r2148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2149, %r364, %r2151, %r2146;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2153, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2155, %r2153, %r2157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2158, %r364, %r2160, %r2155;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2162, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2164, %r2162, %r2166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r364, %r2169, %r2164;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2171, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2173, %r2171, %r2175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2176, %r364, %r2178, %r2173;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2180, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2182, %r2180, %r2184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2185, %r364, %r2187, %r2182;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2189, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2191, %r2189, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2194, %r364, %r2196, %r2191;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2198, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2200, %r2198, %r2202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2203, %r364, %r2205, %r2200;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2207, %r367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2209, %r2207, %r2211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2212, %r364, %r2214, %r2209;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2216, %r367, %r2151;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2219, %r364, %r2148, %r2216;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2223, %r367, %r2160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2226, %r364, %r2157, %r2223;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r367, %r2169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r364, %r2166, %r2230;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2237, %r367, %r2178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2240, %r364, %r2175, %r2237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2244, %r367, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2247, %r364, %r2184, %r2244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2251, %r367, %r2196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2254, %r364, %r2193, %r2251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2258, %r367, %r2205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2261, %r364, %r2202, %r2258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2265, %r367, %r2214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2268, %r364, %r2211, %r2265;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2272, %r2273}, {%r408, %r411}, {%r2149, %r2219}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2281, %r2282}, {%r408, %r411}, {%r2158, %r2226}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2290, %r2291}, {%r408, %r411}, {%r2167, %r2233}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2299, %r2300}, {%r408, %r411}, {%r2176, %r2240}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2308, %r2309}, {%r408, %r411}, {%r2185, %r2247}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2317, %r2318}, {%r408, %r411}, {%r2194, %r2254}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2326, %r2327}, {%r408, %r411}, {%r2203, %r2261}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2335, %r2336}, {%r408, %r411}, {%r2212, %r2268}, {%r1364, %r1364}, %r198, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs180, %rs212, -5;
	mul.hi.s16 	%rs181, %rs180, 10923;
	shr.u16 	%rs182, %rs181, 15;
	add.s16 	%rs183, %rs181, %rs182;
	mul.lo.s16 	%rs184, %rs183, 6;
	sub.s16 	%rs185, %rs180, %rs184;
	mul.wide.s16 	%r2594, %rs185, 16;
	add.s32 	%r2595, %r195, %r2594;
	mul.wide.s32 	%rd227, %r2595, 4;
	add.s64 	%rd229, %rd50, %rd227;
	ld.shared.u32 	%r2412, [%rd229];
	add.s32 	%r2596, %r196, %r2594;
	mul.wide.s32 	%rd230, %r2596, 4;
	add.s64 	%rd231, %rd50, %rd230;
	ld.shared.u32 	%r2419, [%rd231];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2429, %r2426}, {%r420, %r423}, {%r2412}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2438, %r2435}, {%r420, %r423}, {%r2419}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2422, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2424, %r2422, %r2426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2427, %r458, %r2429, %r2424;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2431, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2433, %r2431, %r2435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2436, %r458, %r2438, %r2433;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2440, %r461, %r2429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2443, %r458, %r2426, %r2440;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2447, %r461, %r2438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2450, %r458, %r2435, %r2447;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2473, %r2476}, {%r504, %r507}, {%r2427, %r2443}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2480, %r2484}, {%r504, %r507}, {%r2436, %r2450}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2472, %r2473, %r2473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2475, %r2476, %r2476, %r2472;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2479, %r2480, %r2480, %r2475;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2483, %r2484, %r2484, %r2479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2487, %r1517, %r2483, %r110;
	// end inline asm
	add.s32 	%r2597, %r88, %r3021;
	add.s32 	%r2598, %r2597, 25;
	mul.hi.u32 	%r2599, %r2598, -1431655765;
	shr.u32 	%r2600, %r2599, 2;
	mul.lo.s32 	%r2601, %r2600, 6;
	sub.s32 	%r2602, %r2598, %r2601;
	shl.b32 	%r2603, %r2602, 4;
	add.s32 	%r2604, %r195, %r2603;
	mul.wide.u32 	%rd232, %r2604, 4;
	add.s64 	%rd233, %rd50, %rd232;
	ld.shared.u32 	%r2495, [%rd233];
	add.s32 	%r2605, %r196, %r2603;
	mul.wide.u32 	%rd234, %r2605, 4;
	add.s64 	%rd235, %rd50, %rd234;
	ld.shared.u32 	%r2502, [%rd235];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2512, %r2509}, {%r420, %r423}, {%r2495}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2521, %r2518}, {%r420, %r423}, {%r2502}, {%r1364, %r1364};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2505, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2507, %r2505, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2510, %r458, %r2512, %r2507;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2514, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2516, %r2514, %r2518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2519, %r458, %r2521, %r2516;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2523, %r461, %r2512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2526, %r458, %r2509, %r2523;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2530, %r461, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2533, %r458, %r2518, %r2530;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2556, %r2559}, {%r504, %r507}, {%r2510, %r2526}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2563, %r2567}, {%r504, %r507}, {%r2519, %r2533}, {%r1364, %r1364}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2555, %r2556, %r2556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2558, %r2559, %r2559, %r2555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2562, %r2563, %r2563, %r2558;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2566, %r2567, %r2567, %r2562;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3038, %r1517, %r2566, %r2487;
	// end inline asm
	add.s32 	%r3036, %r108, 2;
	setp.eq.s32 	%p302, %r3036, 4;
	@%p302 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_169;
$L__BB0_168:                            // %pass8500
                                        //   in Loop: Header=BB0_167 Depth=2
	mad.lo.s32 	%r2607, %r109, 786432, %r197;
	cvt.u64.u32 	%rd236, %r2607;
	add.s64 	%rd237, %rd236, %rd7;
	mul.hi.s64 	%rd238, %rd237, 3074457345618258603;
	shr.u64 	%rd239, %rd238, 63;
	shr.s64 	%rd240, %rd238, 26;
	add.s64 	%rd241, %rd240, %rd239;
	setp.lt.s64 	%p303, %rd237, 0;
	mul.lo.s64 	%rd242, %rd241, 402653184;
	setp.ne.s64 	%p304, %rd242, %rd237;
	and.pred  	%p305, %p303, %p304;
	selp.s64 	%rd243, -1, 0, %p305;
	add.s64 	%rd244, %rd241, %rd243;
	mul.lo.s64 	%rd245, %rd244, -402653184;
	add.s64 	%rd246, %rd245, %rd237;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd4, %rd247;
	st.global.u32 	[%rd248], %r3038;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3036, 0;
	mov.u32 	%r3038, %r3036;
$L__BB0_169:                            // %oksrem8669
                                        //   in Loop: Header=BB0_167 Depth=2
	add.s16 	%rs186, %rs212, -3;
	mul.hi.s16 	%rs187, %rs186, 10923;
	shr.u16 	%rs188, %rs187, 15;
	add.s16 	%rs189, %rs187, %rs188;
	mul.lo.s16 	%rs190, %rs189, 6;
	sub.s16 	%rs191, %rs186, %rs190;
	mul.wide.s16 	%r2774, %rs191, 16;
	add.s32 	%r2775, %r195, %r2774;
	mul.wide.s32 	%rd249, %r2775, 4;
	add.s64 	%rd251, %rd50, %rd249;
	ld.shared.u32 	%r2612, [%rd251];
	add.s32 	%r2776, %r196, %r2774;
	mul.wide.s32 	%rd252, %r2776, 4;
	add.s64 	%rd253, %rd50, %rd252;
	ld.shared.u32 	%r2619, [%rd253];
	mov.u32 	%r2787, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2629, %r2626}, {%r420, %r423}, {%r2612}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2638, %r2635}, {%r420, %r423}, {%r2619}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2622, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2624, %r2622, %r2626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2627, %r458, %r2629, %r2624;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2631, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2633, %r2631, %r2635;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2636, %r458, %r2638, %r2633;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2640, %r461, %r2629;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2643, %r458, %r2626, %r2640;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2647, %r461, %r2638;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2650, %r458, %r2635, %r2647;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2673, %r2676}, {%r504, %r507}, {%r2627, %r2643}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2680, %r2684}, {%r504, %r507}, {%r2636, %r2650}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2672, %r2673, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2675, %r2676, %r2676, %r2672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2679, %r2680, %r2680, %r2675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2683, %r2684, %r2684, %r2679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2687, %r1517, %r2683, %r3038;
	// end inline asm
	add.s16 	%rs192, %rs212, -2;
	mul.hi.s16 	%rs193, %rs192, 10923;
	shr.u16 	%rs194, %rs193, 15;
	add.s16 	%rs195, %rs193, %rs194;
	mul.lo.s16 	%rs196, %rs195, 6;
	sub.s16 	%rs197, %rs192, %rs196;
	mul.wide.s16 	%r2777, %rs197, 16;
	add.s32 	%r2778, %r195, %r2777;
	mul.wide.s32 	%rd254, %r2778, 4;
	add.s64 	%rd255, %rd50, %rd254;
	ld.shared.u32 	%r2695, [%rd255];
	add.s32 	%r2779, %r196, %r2777;
	mul.wide.s32 	%rd256, %r2779, 4;
	add.s64 	%rd257, %rd50, %rd256;
	ld.shared.u32 	%r2702, [%rd257];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2712, %r2709}, {%r420, %r423}, {%r2695}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2721, %r2718}, {%r420, %r423}, {%r2702}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2705, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2707, %r2705, %r2709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2710, %r458, %r2712, %r2707;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2714, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2716, %r2714, %r2718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2719, %r458, %r2721, %r2716;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2723, %r461, %r2712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2726, %r458, %r2709, %r2723;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2730, %r461, %r2721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2733, %r458, %r2718, %r2730;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2756, %r2759}, {%r504, %r507}, {%r2710, %r2726}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2763, %r2767}, {%r504, %r507}, {%r2719, %r2733}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2755, %r2756, %r2756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2758, %r2759, %r2759, %r2755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2762, %r2763, %r2763, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2766, %r2767, %r2767, %r2762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3041, %r1517, %r2766, %r2687;
	// end inline asm
	add.s32 	%r3039, %r3036, 2;
	setp.ne.s32 	%p306, %r3039, 4;
	@%p306 bra 	$L__BB0_171;
// %bb.170:                             // %pass9380
                                        //   in Loop: Header=BB0_167 Depth=2
	mad.lo.s32 	%r2781, %r109, 786432, %r197;
	cvt.u64.u32 	%rd258, %r2781;
	add.s64 	%rd259, %rd258, %rd7;
	mul.hi.s64 	%rd260, %rd259, 3074457345618258603;
	shr.u64 	%rd261, %rd260, 63;
	shr.s64 	%rd262, %rd260, 26;
	add.s64 	%rd263, %rd262, %rd261;
	setp.lt.s64 	%p307, %rd259, 0;
	mul.lo.s64 	%rd264, %rd263, 402653184;
	setp.ne.s64 	%p308, %rd264, %rd259;
	and.pred  	%p309, %p307, %p308;
	selp.s64 	%rd265, -1, 0, %p309;
	add.s64 	%rd266, %rd263, %rd265;
	mul.lo.s64 	%rd267, %rd266, -402653184;
	add.s64 	%rd268, %rd267, %rd259;
	shl.b64 	%rd269, %rd268, 2;
	add.s64 	%rd270, %rd4, %rd269;
	st.global.u32 	[%rd270], %r3041;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r3039, 0;
	mov.u32 	%r3041, %r3039;
$L__BB0_171:                            // %oksrem9549
                                        //   in Loop: Header=BB0_167 Depth=2
	add.s16 	%rs198, %rs212, -1;
	mul.hi.s16 	%rs199, %rs198, 10923;
	shr.u16 	%rs200, %rs199, 15;
	add.s16 	%rs201, %rs199, %rs200;
	mul.lo.s16 	%rs202, %rs201, 6;
	sub.s16 	%rs203, %rs198, %rs202;
	mul.wide.s16 	%r2948, %rs203, 16;
	add.s32 	%r2949, %r195, %r2948;
	mul.wide.s32 	%rd271, %r2949, 4;
	add.s64 	%rd273, %rd50, %rd271;
	ld.shared.u32 	%r2786, [%rd273];
	add.s32 	%r2950, %r196, %r2948;
	mul.wide.s32 	%rd274, %r2950, 4;
	add.s64 	%rd275, %rd50, %rd274;
	ld.shared.u32 	%r2793, [%rd275];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2803, %r2800}, {%r420, %r423}, {%r2786}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2812, %r2809}, {%r420, %r423}, {%r2793}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2796, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2798, %r2796, %r2800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2801, %r458, %r2803, %r2798;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2805, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2807, %r2805, %r2809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2810, %r458, %r2812, %r2807;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2814, %r461, %r2803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2817, %r458, %r2800, %r2814;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2821, %r461, %r2812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2824, %r458, %r2809, %r2821;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2847, %r2850}, {%r504, %r507}, {%r2801, %r2817}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2854, %r2858}, {%r504, %r507}, {%r2810, %r2824}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2846, %r2847, %r2847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2849, %r2850, %r2850, %r2846;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2853, %r2854, %r2854, %r2849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2857, %r2858, %r2858, %r2853;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2861, %r1517, %r2857, %r3041;
	// end inline asm
	mul.hi.s16 	%rs204, %rs212, 10923;
	shr.u16 	%rs205, %rs204, 15;
	add.s16 	%rs206, %rs204, %rs205;
	mul.lo.s16 	%rs207, %rs206, 6;
	sub.s16 	%rs208, %rs212, %rs207;
	mul.wide.s16 	%r2951, %rs208, 16;
	add.s32 	%r2952, %r195, %r2951;
	mul.wide.s32 	%rd276, %r2952, 4;
	add.s64 	%rd277, %rd50, %rd276;
	ld.shared.u32 	%r2869, [%rd277];
	add.s32 	%r2953, %r196, %r2951;
	mul.wide.s32 	%rd278, %r2953, 4;
	add.s64 	%rd279, %rd50, %rd278;
	ld.shared.u32 	%r2876, [%rd279];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2886, %r2883}, {%r420, %r423}, {%r2869}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2895, %r2892}, {%r420, %r423}, {%r2876}, {%r2787, %r2787};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2879, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2881, %r2879, %r2883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2884, %r458, %r2886, %r2881;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2888, %r461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2890, %r2888, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2893, %r458, %r2895, %r2890;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2897, %r461, %r2886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2900, %r458, %r2883, %r2897;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2904, %r461, %r2895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2907, %r458, %r2892, %r2904;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2930, %r2933}, {%r504, %r507}, {%r2884, %r2900}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2937, %r2941}, {%r504, %r507}, {%r2893, %r2907}, {%r2787, %r2787}, %r250, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2929, %r2930, %r2930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2932, %r2933, %r2933, %r2929;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2936, %r2937, %r2937, %r2932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2940, %r2941, %r2941, %r2936;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1517, %r2940, %r2861;
	// end inline asm
	add.s32 	%r108, %r3039, 2;
	setp.ne.s32 	%p310, %r108, 4;
	@%p310 bra 	$L__BB0_172;
// %bb.229:                             // %pass10260
                                        //   in Loop: Header=BB0_167 Depth=2
	mad.lo.s32 	%r2955, %r109, 786432, %r197;
	cvt.u64.u32 	%rd280, %r2955;
	add.s64 	%rd281, %rd280, %rd7;
	mul.hi.s64 	%rd282, %rd281, 3074457345618258603;
	shr.u64 	%rd283, %rd282, 63;
	shr.s64 	%rd284, %rd282, 26;
	add.s64 	%rd285, %rd284, %rd283;
	setp.lt.s64 	%p311, %rd281, 0;
	mul.lo.s64 	%rd286, %rd285, 402653184;
	setp.ne.s64 	%p312, %rd286, %rd281;
	and.pred  	%p313, %p311, %p312;
	selp.s64 	%rd287, -1, 0, %p313;
	add.s64 	%rd288, %rd285, %rd287;
	mul.lo.s64 	%rd289, %rd288, -402653184;
	add.s64 	%rd290, %rd289, %rd281;
	shl.b64 	%rd291, %rd290, 2;
	add.s64 	%rd292, %rd4, %rd291;
	st.global.u32 	[%rd292], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, %r2787;
	mov.u32 	%r110, %r2787;
	bra.uni 	$L__BB0_172;
$L__BB0_174:                            // %L24459
	mov.u32 	%r2956, 0;
	st.global.u32 	[%rd6], %r2956;
	ret;
$L__BB0_164:                            // %post_box_union
	mov.u64 	%rd156, exception1951;
	cvta.global.u64 	%rd157, %rd156;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_222:                            // %post_box_union5238
	mov.u64 	%rd163, exception1951;
	cvta.global.u64 	%rd164, %rd163;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd164;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5153
	mov.u32 	%r2972, 5;
	st.global.u32 	[%rd6], %r2972;
	mov.u64 	%rd323, exception1911;
	cvta.global.u64 	%rd324, %rd323;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd324;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5313
	mov.u32 	%r2971, 5;
	st.global.u32 	[%rd6], %r2971;
	mov.u64 	%rd321, exception1911;
	cvta.global.u64 	%rd322, %rd321;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd322;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5473
	mov.u32 	%r2970, 5;
	st.global.u32 	[%rd6], %r2970;
	mov.u64 	%rd319, exception1911;
	cvta.global.u64 	%rd320, %rd319;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5633
	mov.u32 	%r2969, 5;
	st.global.u32 	[%rd6], %r2969;
	mov.u64 	%rd317, exception1911;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5793
	mov.u32 	%r2968, 5;
	st.global.u32 	[%rd6], %r2968;
	mov.u64 	%rd315, exception1911;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L5953
	mov.u32 	%r2967, 5;
	st.global.u32 	[%rd6], %r2967;
	mov.u64 	%rd313, exception1911;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6113
	mov.u32 	%r2966, 5;
	st.global.u32 	[%rd6], %r2966;
	mov.u64 	%rd311, exception1911;
	cvta.global.u64 	%rd312, %rd311;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd312;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6273
	mov.u32 	%r2965, 5;
	st.global.u32 	[%rd6], %r2965;
	mov.u64 	%rd309, exception1911;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd310;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6433
	mov.u32 	%r2964, 5;
	st.global.u32 	[%rd6], %r2964;
	mov.u64 	%rd307, exception1911;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6593
	mov.u32 	%r2963, 5;
	st.global.u32 	[%rd6], %r2963;
	mov.u64 	%rd305, exception1911;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd306;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6779
	mov.u32 	%r2962, 5;
	st.global.u32 	[%rd6], %r2962;
	mov.u64 	%rd303, exception1911;
	cvta.global.u64 	%rd304, %rd303;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd304;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L6939
	mov.u32 	%r2961, 5;
	st.global.u32 	[%rd6], %r2961;
	mov.u64 	%rd301, exception1911;
	cvta.global.u64 	%rd302, %rd301;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd302;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7099
	mov.u32 	%r2960, 5;
	st.global.u32 	[%rd6], %r2960;
	mov.u64 	%rd299, exception1911;
	cvta.global.u64 	%rd300, %rd299;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7259
	mov.u32 	%r2959, 5;
	st.global.u32 	[%rd6], %r2959;
	mov.u64 	%rd297, exception1911;
	cvta.global.u64 	%rd298, %rd297;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd298;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7419
	mov.u32 	%r2958, 5;
	st.global.u32 	[%rd6], %r2958;
	mov.u64 	%rd295, exception1911;
	cvta.global.u64 	%rd296, %rd295;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd296;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L7579
	mov.u32 	%r2957, 5;
	st.global.u32 	[%rd6], %r2957;
	mov.u64 	%rd293, exception1911;
	cvta.global.u64 	%rd294, %rd293;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd294;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r2974, 2;
	st.global.u32 	[%rd6], %r2974;
	mov.u64 	%rd327, exception1911;
	cvta.global.u64 	%rd328, %rd327;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd328;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r2973, 3;
	st.global.u32 	[%rd6], %r2973;
	mov.u64 	%rd325, exception1911;
	cvta.global.u64 	%rd326, %rd325;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd326;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception11963;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L1158
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r289, %r1};
	st.local.v2.u32 	[%rd5+8], {%r3, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r517, [retval0+0];
	} // callseq 49
	mov.u32 	%r519, 4;
	st.global.u32 	[%rd6], %r519;
	mov.u64 	%rd26, exception1911;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r279;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
