{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713271291541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713271291550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 15:41:31 2024 " "Processing started: Tue Apr 16 15:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713271291550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271291550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271291550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713271292131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713271292131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/my_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_adc/synthesis/my_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adc-rtl " "Found design unit 1: my_adc-rtl" {  } { { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298904 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adc " "Found entity 1: my_adc" {  } { { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713271298944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adc/synthesis/submodules/my_adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/my_adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_adc_adc_mega_0 " "Found entity 1: my_adc_adc_mega_0" {  } { { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-behave " "Found design unit 1: TX-behave" {  } { { "tx.vhd" "" { Text "E:/RXTX_YB (1)_restored/tx.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298985 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "tx.vhd" "" { Text "E:/RXTX_YB (1)_restored/tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ayelet_rX-behave " "Found design unit 1: ayelet_rX-behave" {  } { { "rx.vhd" "" { Text "E:/RXTX_YB (1)_restored/rx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298987 ""} { "Info" "ISGN_ENTITY_NAME" "1 ayelet_rX " "Found entity 1: ayelet_rX" {  } { { "rx.vhd" "" { Text "E:/RXTX_YB (1)_restored/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_rX-behave " "Found design unit 1: my_rX-behave" {  } { { "my_rx.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_rx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298989 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_rX " "Found entity 1: my_rX" {  } { { "my_rx.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-behave " "Found design unit 1: lpf-behave" {  } { { "lpf.vhd" "" { Text "E:/RXTX_YB (1)_restored/lpf.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298992 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "E:/RXTX_YB (1)_restored/lpf.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half8-behave " "Found design unit 1: half8-behave" {  } { { "half8.vhd" "" { Text "E:/RXTX_YB (1)_restored/half8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298997 ""} { "Info" "ISGN_ENTITY_NAME" "1 half8 " "Found entity 1: half8" {  } { { "half8.vhd" "" { Text "E:/RXTX_YB (1)_restored/half8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_mux-behave " "Found design unit 1: disp_mux-behave" {  } { { "disp_mux.vhd" "" { Text "E:/RXTX_YB (1)_restored/disp_mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298999 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_mux " "Found entity 1: disp_mux" {  } { { "disp_mux.vhd" "" { Text "E:/RXTX_YB (1)_restored/disp_mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271298999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271298999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-b " "Found design unit 1: clkdiv-b" {  } { { "clkdiv.vhd" "" { Text "E:/RXTX_YB (1)_restored/clkdiv.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299001 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "E:/RXTX_YB (1)_restored/clkdiv.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boud-behave " "Found design unit 1: boud-behave" {  } { { "boud.vhd" "" { Text "E:/RXTX_YB (1)_restored/boud.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299002 ""} { "Info" "ISGN_ENTITY_NAME" "1 boud " "Found entity 1: boud" {  } { { "boud.vhd" "" { Text "E:/RXTX_YB (1)_restored/boud.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dex-behave " "Found design unit 1: bin2dex-behave" {  } { { "bin2dex.vhd" "" { Text "E:/RXTX_YB (1)_restored/bin2dex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299004 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dex " "Found entity 1: bin2dex" {  } { { "bin2dex.vhd" "" { Text "E:/RXTX_YB (1)_restored/bin2dex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_hex_display-behave " "Found design unit 1: bin_hex_display-behave" {  } { { "bin_hex_display.vhd" "" { Text "E:/RXTX_YB (1)_restored/bin_hex_display.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299010 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_hex_display " "Found entity 1: bin_hex_display" {  } { { "bin_hex_display.vhd" "" { Text "E:/RXTX_YB (1)_restored/bin_hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rxtx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rxtx " "Found entity 1: rxtx" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-behave " "Found design unit 1: bin2hex-behave" {  } { { "bin2hex.vhd" "" { Text "E:/RXTX_YB (1)_restored/bin2hex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299017 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "E:/RXTX_YB (1)_restored/bin2hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_x-behave " "Found design unit 1: counter_x-behave" {  } { { "counter_x.vhd" "" { Text "E:/RXTX_YB (1)_restored/counter_x.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299019 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_x " "Found entity 1: counter_x" {  } { { "counter_x.vhd" "" { Text "E:/RXTX_YB (1)_restored/counter_x.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_controller-behave " "Found design unit 1: data_controller-behave" {  } { { "data_controller.vhd" "" { Text "E:/RXTX_YB (1)_restored/data_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299021 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_controller " "Found entity 1: data_controller" {  } { { "data_controller.vhd" "" { Text "E:/RXTX_YB (1)_restored/data_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_motor-b " "Found design unit 1: pwm_motor-b" {  } { { "pwm_motor.vhd" "" { Text "E:/RXTX_YB (1)_restored/pwm_motor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299027 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_motor " "Found entity 1: pwm_motor" {  } { { "pwm_motor.vhd" "" { Text "E:/RXTX_YB (1)_restored/pwm_motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_motors-behave " "Found design unit 1: pwm_motors-behave" {  } { { "pwm_motors.vhd" "" { Text "E:/RXTX_YB (1)_restored/pwm_motors.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299028 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_motors " "Found entity 1: pwm_motors" {  } { { "pwm_motors.vhd" "" { Text "E:/RXTX_YB (1)_restored/pwm_motors.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_degree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_degree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_degree-b " "Found design unit 1: servo_degree-b" {  } { { "servo_degree.vhd" "" { Text "E:/RXTX_YB (1)_restored/servo_degree.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299030 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_degree " "Found entity 1: servo_degree" {  } { { "servo_degree.vhd" "" { Text "E:/RXTX_YB (1)_restored/servo_degree.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triger_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triger_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_ctrl-behave " "Found design unit 1: trigger_ctrl-behave" {  } { { "triger_ctrl.vhd" "" { Text "E:/RXTX_YB (1)_restored/triger_ctrl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299032 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_ctrl " "Found entity 1: trigger_ctrl" {  } { { "triger_ctrl.vhd" "" { Text "E:/RXTX_YB (1)_restored/triger_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dis_meter_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dis_meter_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dis_meter_sm-behave " "Found design unit 1: dis_meter_sm-behave" {  } { { "dis_meter_sm.vhd" "" { Text "E:/RXTX_YB (1)_restored/dis_meter_sm.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299034 ""} { "Info" "ISGN_ENTITY_NAME" "1 dis_meter_sm " "Found entity 1: dis_meter_sm" {  } { { "dis_meter_sm.vhd" "" { Text "E:/RXTX_YB (1)_restored/dis_meter_sm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_58msec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_58msec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_58msec-behave " "Found design unit 1: clk_58msec-behave" {  } { { "clk_div_58msec.vhd" "" { Text "E:/RXTX_YB (1)_restored/clk_div_58msec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299040 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_58msec " "Found entity 1: clk_58msec" {  } { { "clk_div_58msec.vhd" "" { Text "E:/RXTX_YB (1)_restored/clk_div_58msec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swith_srf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swith_srf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_SRF-behave " "Found design unit 1: switch_SRF-behave" {  } { { "swith_SRF.vhd" "" { Text "E:/RXTX_YB (1)_restored/swith_SRF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299042 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_SRF " "Found entity 1: switch_SRF" {  } { { "swith_SRF.vhd" "" { Text "E:/RXTX_YB (1)_restored/swith_SRF.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piazo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piazo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piazo-behave " "Found design unit 1: piazo-behave" {  } { { "piazo.vhd" "" { Text "E:/RXTX_YB (1)_restored/piazo.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299044 ""} { "Info" "ISGN_ENTITY_NAME" "1 piazo " "Found entity 1: piazo" {  } { { "piazo.vhd" "" { Text "E:/RXTX_YB (1)_restored/piazo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pll-SYN " "Found design unit 1: my_pll-SYN" {  } { { "my_pll.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299046 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu6050_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mpu6050_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mpu6050_ctrl-SOLUCION " "Found design unit 1: mpu6050_ctrl-SOLUCION" {  } { { "mpu6050_ctrl.vhd" "" { Text "E:/RXTX_YB (1)_restored/mpu6050_ctrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299050 ""} { "Info" "ISGN_ENTITY_NAME" "1 mpu6050_ctrl " "Found entity 1: mpu6050_ctrl" {  } { { "mpu6050_ctrl.vhd" "" { Text "E:/RXTX_YB (1)_restored/mpu6050_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider12mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider12mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider12MHz-Behavioral " "Found design unit 1: divider12MHz-Behavioral" {  } { { "divider12MHz.vhd" "" { Text "E:/RXTX_YB (1)_restored/divider12MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299055 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider12MHz " "Found entity 1: divider12MHz" {  } { { "divider12MHz.vhd" "" { Text "E:/RXTX_YB (1)_restored/divider12MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_hl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_hl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_hl-behave " "Found design unit 1: adc_hl-behave" {  } { { "adc_hl.vhd" "" { Text "E:/RXTX_YB (1)_restored/adc_hl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299057 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_hl " "Found entity 1: adc_hl" {  } { { "adc_hl.vhd" "" { Text "E:/RXTX_YB (1)_restored/adc_hl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moisture_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moisture_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moisture_control-behave " "Found design unit 1: moisture_control-behave" {  } { { "moisture_control.vhd" "" { Text "E:/RXTX_YB (1)_restored/moisture_control.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299059 ""} { "Info" "ISGN_ENTITY_NAME" "1 moisture_control " "Found entity 1: moisture_control" {  } { { "moisture_control.vhd" "" { Text "E:/RXTX_YB (1)_restored/moisture_control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uln_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uln_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uln_1-behave " "Found design unit 1: uln_1-behave" {  } { { "uln_1.vhd" "" { Text "E:/RXTX_YB (1)_restored/uln_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299061 ""} { "Info" "ISGN_ENTITY_NAME" "1 uln_1 " "Found entity 1: uln_1" {  } { { "uln_1.vhd" "" { Text "E:/RXTX_YB (1)_restored/uln_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dis_meter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dis_meter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dis_meter-behave " "Found design unit 1: dis_meter-behave" {  } { { "dis_meter.vhd" "" { Text "E:/RXTX_YB (1)_restored/dis_meter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299063 ""} { "Info" "ISGN_ENTITY_NAME" "1 dis_meter " "Found entity 1: dis_meter" {  } { { "dis_meter.vhd" "" { Text "E:/RXTX_YB (1)_restored/dis_meter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pump-behave " "Found design unit 1: pump-behave" {  } { { "pump.vhd" "" { Text "E:/RXTX_YB (1)_restored/pump.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299068 ""} { "Info" "ISGN_ENTITY_NAME" "1 pump " "Found entity 1: pump" {  } { { "pump.vhd" "" { Text "E:/RXTX_YB (1)_restored/pump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rxtx " "Elaborating entity \"rxtx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713271299206 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "my_adc inst1 " "Block or symbol \"my_adc\" of instance \"inst1\" overlaps another block or symbol" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1713271299216 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sw " "Pin \"sw\" not connected" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 984 176 344 1000 "sw" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1713271299216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:inst6 " "Elaborating entity \"TX\" for hierarchy \"TX:inst6\"" {  } { { "rxtx.bdf" "inst6" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 240 712 904 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boud boud:inst " "Elaborating entity \"boud\" for hierarchy \"boud:inst\"" {  } { { "rxtx.bdf" "inst" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 80 272 408 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst9 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst9\"" {  } { { "rxtx.bdf" "inst9" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 240 224 344 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_hl adc_hl:inst15 " "Elaborating entity \"adc_hl\" for hierarchy \"adc_hl:inst15\"" {  } { { "rxtx.bdf" "inst15" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 528 248 400 608 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adc my_adc:inst1 " "Elaborating entity \"my_adc\" for hierarchy \"my_adc:inst1\"" {  } { { "rxtx.bdf" "inst1" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adc_adc_mega_0 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"my_adc_adc_mega_0\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\"" {  } { { "my_adc/synthesis/my_adc.vhd" "adc_mega_0" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "ADC_CTRL" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299397 ""}  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713271299397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "E:/RXTX_YB (1)_restored/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713271299483 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299494 ""}  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713271299494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299675 ""}  } { { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713271299675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "E:/RXTX_YB (1)_restored/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713271299911 ""}  } { { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713271299911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713271299945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271299945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piazo piazo:inst16 " "Elaborating entity \"piazo\" for hierarchy \"piazo:inst16\"" {  } { { "rxtx.bdf" "inst16" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 376 488 640 456 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uln_1 uln_1:inst13 " "Elaborating entity \"uln_1\" for hierarchy \"uln_1:inst13\"" {  } { { "rxtx.bdf" "inst13" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 392 296 480 472 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pump pump:inst20 " "Elaborating entity \"pump\" for hierarchy \"pump:inst20\"" {  } { { "rxtx.bdf" "inst20" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 968 -80 112 1048 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rX my_rX:inst2 " "Elaborating entity \"my_rX\" for hierarchy \"my_rX:inst2\"" {  } { { "rxtx.bdf" "inst2" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 64 496 688 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_ctrl trigger_ctrl:inst17 " "Elaborating entity \"trigger_ctrl\" for hierarchy \"trigger_ctrl:inst17\"" {  } { { "rxtx.bdf" "inst17" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 800 320 440 880 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:inst4 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:inst4\"" {  } { { "rxtx.bdf" "inst4" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 64 1032 1224 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half8 half8:inst3 " "Elaborating entity \"half8\" for hierarchy \"half8:inst3\"" {  } { { "rxtx.bdf" "inst3" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 88 800 976 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dis_meter dis_meter:inst12 " "Elaborating entity \"dis_meter\" for hierarchy \"dis_meter:inst12\"" {  } { { "rxtx.bdf" "inst12" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 648 1160 1312 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_58msec clk_58msec:inst14 " "Elaborating entity \"clk_58msec\" for hierarchy \"clk_58msec:inst14\"" {  } { { "rxtx.bdf" "inst14" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 912 888 1008 992 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271299975 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1713271300856 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[2\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[3\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[4\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[5\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[10\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[11\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301138 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713271301138 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713271301138 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301404 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713271301404 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713271301404 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_adc:inst1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/RXTX_YB (1)_restored/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "my_adc/synthesis/submodules/my_adc_adc_mega_0.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/my_adc_adc_mega_0.v" 58 0 0 } } { "my_adc/synthesis/my_adc.vhd" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/my_adc.vhd" 54 0 0 } } { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 448 624 800 744 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271301451 "|rxtx|my_adc:inst1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713271301451 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713271301451 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx.vhd" "" { Text "E:/RXTX_YB (1)_restored/tx.vhd" 7 -1 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/RXTX_YB (1)_restored/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713271301941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713271301941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[6\] GND " "Pin \"highB\[6\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[5\] GND " "Pin \"highB\[5\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[4\] GND " "Pin \"highB\[4\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[3\] GND " "Pin \"highB\[3\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[2\] GND " "Pin \"highB\[2\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[1\] GND " "Pin \"highB\[1\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highB\[0\] VCC " "Pin \"highB\[0\]\" is stuck at VCC" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 312 1456 1632 328 "highB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713271302031 "|rxtx|highB[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713271302031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713271302103 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TX:inst6\|tx_ser_out High " "Register TX:inst6\|tx_ser_out will power up to High" {  } { { "tx.vhd" "" { Text "E:/RXTX_YB (1)_restored/tx.vhd" 7 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713271302189 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1713271302189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713271302587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/RXTX_YB (1)_restored/output_files/RXTX.map.smsg " "Generated suppressed messages file E:/RXTX_YB (1)_restored/output_files/RXTX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271302772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713271303514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713271303514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw " "No output dependent on input pin \"sw\"" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 984 176 344 1000 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271303942 "|rxtx|sw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "echo " "No output dependent on input pin \"echo\"" {  } { { "rxtx.bdf" "" { Schematic "E:/RXTX_YB (1)_restored/rxtx.bdf" { { 688 992 1160 704 "echo" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713271303942 "|rxtx|echo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713271303942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713271303944 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713271303944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713271303944 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713271303944 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713271303944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713271303944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713271304546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 15:41:44 2024 " "Processing ended: Tue Apr 16 15:41:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713271304546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713271304546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713271304546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713271304546 ""}
