// Seed: 1104008811
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output uwire id_3,
    output tri   id_4
);
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2
    , id_18,
    output wand id_3,
    input tri id_4,
    input tri1 void id_5,
    input supply1 id_6,
    output wire id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    input wire id_12,
    input tri0 id_13,
    output wand id_14,
    input tri0 id_15,
    inout uwire id_16
);
  logic id_19;
  ;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_1,
      id_16,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_10 = 1'd0;
endmodule
