# Synchronous-FIFO
Verilog Implementation of a 16-bit Synchronous FIFO (First-In-First-Out) buffer module
