Warning (10268): Verilog HDL information at UART_Module.v(21): always construct contains both blocking and non-blocking assignments File: D:/QQQQ/fpga/UART_Module.v Line: 21
Info (10281): Verilog HDL Declaration information at UART_Module.v(7): object "Tx" differs only in case from object "TX" in the same scope File: D:/QQQQ/fpga/UART_Module.v Line: 7
Info (10281): Verilog HDL Declaration information at UART_Module.v(6): object "Rx" differs only in case from object "RX" in the same scope File: D:/QQQQ/fpga/UART_Module.v Line: 6
Info (10281): Verilog HDL Declaration information at UART_TX.v(4): object "data" differs only in case from object "DATA" in the same scope File: D:/QQQQ/fpga/UART_TX.v Line: 4
