INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/sw_dolut/sw_dolut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_dolut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/apuf/switchChain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchChain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/apuf/nandLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nandLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/uart_tx6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/uart_rx6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program
INFO: [VRFC 10-311] analyzing module jtag_loader_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1486]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1487]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1798]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1887]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1888]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/kcpsm6.v:1889]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/apuf/apufClassic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apufClassic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/xorpuf/xorpuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_apuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/picoBlaze6/puf_controller_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puf_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sources_1/imports/veriolg/apuf/apufClassic_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iXOR_APUF_64_DOLUT_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sim_1/imports/tb/sw_dolut_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_dolut_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.srcs/sim_1/imports/tb/inputNetwork_tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputNetwork_tb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weili/Desktop/PUF_ARTY_S7/PUF_ARTY_S7/PUF_ARTY_S7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
