/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  reg [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  reg [19:0] celloutsig_1_11z;
  reg [11:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_4z[13] ^ celloutsig_1_9z[13];
  assign celloutsig_0_5z = celloutsig_0_0z[4] ^ in_data[28];
  assign celloutsig_0_32z = celloutsig_0_12z ^ celloutsig_0_4z[1];
  assign celloutsig_0_0z = in_data[70:61] & in_data[39:30];
  assign celloutsig_0_3z = celloutsig_0_0z[9:7] == { in_data[88:87], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[103:98] == in_data[139:134];
  assign celloutsig_0_11z = { in_data[67:62], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } >= { celloutsig_0_6z[9:2], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:4] >= { celloutsig_0_0z[8:6], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_23z, celloutsig_0_5z } >= { celloutsig_0_14z[6:1], celloutsig_0_28z };
  assign celloutsig_0_8z = { in_data[87:86], celloutsig_0_5z, celloutsig_0_3z } <= { celloutsig_0_4z[17:16], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[160:141] && { celloutsig_1_0z[11:6], celloutsig_1_0z };
  assign celloutsig_0_7z = ! { in_data[46:45], celloutsig_0_5z };
  assign celloutsig_0_16z = ! celloutsig_0_4z[14:5];
  assign celloutsig_0_9z = { in_data[61:45], celloutsig_0_2z, celloutsig_0_7z } || { celloutsig_0_4z[18:1], celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_15z[2:1], celloutsig_0_16z, celloutsig_0_7z } || celloutsig_0_17z[4:1];
  assign celloutsig_1_4z = in_data[129:116] % { 1'h1, in_data[147:135] };
  assign celloutsig_1_19z = celloutsig_1_11z[13:2] % { 1'h1, celloutsig_1_14z[10:0] };
  assign celloutsig_1_5z = in_data[150:144] != { celloutsig_1_0z[12:7], celloutsig_1_3z };
  assign celloutsig_1_8z = in_data[160:152] != in_data[164:156];
  assign celloutsig_0_10z = { in_data[23:21], celloutsig_0_8z } != celloutsig_0_6z[10:7];
  assign celloutsig_0_12z = { celloutsig_0_6z[12:10], celloutsig_0_1z } != in_data[83:80];
  assign celloutsig_0_1z = in_data[46:34] != { celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_0_23z = ~ celloutsig_0_17z[10:5];
  assign celloutsig_0_6z = { celloutsig_0_4z[14:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } | { in_data[33:21], celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_4z[19:1] | { in_data[85:69], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_14z[14:0], celloutsig_0_8z } | { in_data[44:32], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[149:136] | in_data[189:176];
  assign celloutsig_1_9z = { in_data[170], celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_6z[3], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[156:152], celloutsig_1_1z } <<< celloutsig_1_4z[11:6];
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z } <<< celloutsig_0_6z[6:4];
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_13z } <<< { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[13]) | celloutsig_1_2z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[38:20], celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 20'h00000;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_9z[6:3], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_0z[13:3], celloutsig_1_5z };
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
