// Seed: 3538212536
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(1) 1)
  else id_2 = ("");
  wire id_4;
  wire module_1, id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    id_4 id_5
);
  wire id_6;
  module_0(
      id_4, id_6, id_4
  );
endmodule
