{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765547860078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765547860078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 14:57:39 2025 " "Processing started: Fri Dec 12 14:57:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765547860078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765547860078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765547860078 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765547860383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/sin_lut.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_module.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_module " "Found entity 1: keypad_module" {  } { { "keypad_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_freq_sel_module.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_freq_sel_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_freq_sel_module " "Found entity 1: keypad_freq_sel_module" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs_frequency_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs_frequency_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDFS_frequency_converter " "Found entity 1: DDFS_frequency_converter" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs " "Found entity 1: ddfs" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file c2_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 C2_to_BCD_converter " "Found entity 1: C2_to_BCD_converter" {  } { { "C2_to_BCD_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/C2_to_BCD_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_c2_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_c2_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_C2_converter " "Found entity 1: BCD_to_C2_converter" {  } { { "BCD_to_C2_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/BCD_to_C2_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7seg " "Found entity 1: mux7seg" {  } { { "BCD_to_7seg.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/BCD_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpla-SYN " "Found design unit 1: altpla-SYN" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTPLa " "Found entity 1: ALTPLa" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lut " "Found entity 1: text_lut" {  } { { "text_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_function_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_function_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_function_generator " "Found entity 1: main_function_generator" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_freq_divider " "Found entity 1: keypad_freq_divider" {  } { { "keypad_freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547860759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547860759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_function_generator " "Elaborating entity \"main_function_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765547860805 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT int13 " "Primitive \"NOT\" of instance \"int13\" not used" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 440 824 872 472 "int13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1765547860811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:inst11 " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:inst11\"" {  } { { "main_function_generator.bdf" "inst11" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 440 1344 1688 680 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lut lcd_driver:inst11\|text_lut:text_lut_inst " "Elaborating entity \"text_lut\" for hierarchy \"lcd_driver:inst11\|text_lut:text_lut_inst\"" {  } { { "lcd_driver.v" "text_lut_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/lcd_driver.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860866 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "443 0 2047 text_lut.v(27) " "Verilog HDL warning at text_lut.v(27): number of words (443) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "text_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(1) " "Verilog HDL assignment warning at text_lut_init.txt(1): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(2) " "Verilog HDL assignment warning at text_lut_init.txt(2): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(3) " "Verilog HDL assignment warning at text_lut_init.txt(3): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(4) " "Verilog HDL assignment warning at text_lut_init.txt(4): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(5) " "Verilog HDL assignment warning at text_lut_init.txt(5): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(6) " "Verilog HDL assignment warning at text_lut_init.txt(6): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(7) " "Verilog HDL assignment warning at text_lut_init.txt(7): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860867 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(8) " "Verilog HDL assignment warning at text_lut_init.txt(8): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(9) " "Verilog HDL assignment warning at text_lut_init.txt(9): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(10) " "Verilog HDL assignment warning at text_lut_init.txt(10): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(11) " "Verilog HDL assignment warning at text_lut_init.txt(11): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(12) " "Verilog HDL assignment warning at text_lut_init.txt(12): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(13) " "Verilog HDL assignment warning at text_lut_init.txt(13): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(14) " "Verilog HDL assignment warning at text_lut_init.txt(14): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(15) " "Verilog HDL assignment warning at text_lut_init.txt(15): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(16) " "Verilog HDL assignment warning at text_lut_init.txt(16): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(17) " "Verilog HDL assignment warning at text_lut_init.txt(17): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(18) " "Verilog HDL assignment warning at text_lut_init.txt(18): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(19) " "Verilog HDL assignment warning at text_lut_init.txt(19): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(20) " "Verilog HDL assignment warning at text_lut_init.txt(20): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(21) " "Verilog HDL assignment warning at text_lut_init.txt(21): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(22) " "Verilog HDL assignment warning at text_lut_init.txt(22): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(23) " "Verilog HDL assignment warning at text_lut_init.txt(23): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(24) " "Verilog HDL assignment warning at text_lut_init.txt(24): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(25) " "Verilog HDL assignment warning at text_lut_init.txt(25): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(26) " "Verilog HDL assignment warning at text_lut_init.txt(26): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(27) " "Verilog HDL assignment warning at text_lut_init.txt(27): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(28) " "Verilog HDL assignment warning at text_lut_init.txt(28): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(29) " "Verilog HDL assignment warning at text_lut_init.txt(29): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(30) " "Verilog HDL assignment warning at text_lut_init.txt(30): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(31) " "Verilog HDL assignment warning at text_lut_init.txt(31): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(32) " "Verilog HDL assignment warning at text_lut_init.txt(32): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860869 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(33) " "Verilog HDL assignment warning at text_lut_init.txt(33): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(34) " "Verilog HDL assignment warning at text_lut_init.txt(34): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(35) " "Verilog HDL assignment warning at text_lut_init.txt(35): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(36) " "Verilog HDL assignment warning at text_lut_init.txt(36): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(37) " "Verilog HDL assignment warning at text_lut_init.txt(37): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(38) " "Verilog HDL assignment warning at text_lut_init.txt(38): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(39) " "Verilog HDL assignment warning at text_lut_init.txt(39): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(40) " "Verilog HDL assignment warning at text_lut_init.txt(40): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(41) " "Verilog HDL assignment warning at text_lut_init.txt(41): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(42) " "Verilog HDL assignment warning at text_lut_init.txt(42): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(43) " "Verilog HDL assignment warning at text_lut_init.txt(43): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(44) " "Verilog HDL assignment warning at text_lut_init.txt(44): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(45) " "Verilog HDL assignment warning at text_lut_init.txt(45): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(46) " "Verilog HDL assignment warning at text_lut_init.txt(46): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(47) " "Verilog HDL assignment warning at text_lut_init.txt(47): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(49) " "Verilog HDL assignment warning at text_lut_init.txt(49): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(50) " "Verilog HDL assignment warning at text_lut_init.txt(50): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(51) " "Verilog HDL assignment warning at text_lut_init.txt(51): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(52) " "Verilog HDL assignment warning at text_lut_init.txt(52): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(53) " "Verilog HDL assignment warning at text_lut_init.txt(53): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(54) " "Verilog HDL assignment warning at text_lut_init.txt(54): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(55) " "Verilog HDL assignment warning at text_lut_init.txt(55): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(56) " "Verilog HDL assignment warning at text_lut_init.txt(56): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(57) " "Verilog HDL assignment warning at text_lut_init.txt(57): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860870 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(58) " "Verilog HDL assignment warning at text_lut_init.txt(58): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(59) " "Verilog HDL assignment warning at text_lut_init.txt(59): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(60) " "Verilog HDL assignment warning at text_lut_init.txt(60): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(61) " "Verilog HDL assignment warning at text_lut_init.txt(61): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(62) " "Verilog HDL assignment warning at text_lut_init.txt(62): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(63) " "Verilog HDL assignment warning at text_lut_init.txt(63): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(64) " "Verilog HDL assignment warning at text_lut_init.txt(64): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(65) " "Verilog HDL assignment warning at text_lut_init.txt(65): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(66) " "Verilog HDL assignment warning at text_lut_init.txt(66): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(67) " "Verilog HDL assignment warning at text_lut_init.txt(67): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(68) " "Verilog HDL assignment warning at text_lut_init.txt(68): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(69) " "Verilog HDL assignment warning at text_lut_init.txt(69): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(70) " "Verilog HDL assignment warning at text_lut_init.txt(70): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(71) " "Verilog HDL assignment warning at text_lut_init.txt(71): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(72) " "Verilog HDL assignment warning at text_lut_init.txt(72): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(73) " "Verilog HDL assignment warning at text_lut_init.txt(73): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(74) " "Verilog HDL assignment warning at text_lut_init.txt(74): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(75) " "Verilog HDL assignment warning at text_lut_init.txt(75): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(76) " "Verilog HDL assignment warning at text_lut_init.txt(76): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(77) " "Verilog HDL assignment warning at text_lut_init.txt(77): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(78) " "Verilog HDL assignment warning at text_lut_init.txt(78): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(79) " "Verilog HDL assignment warning at text_lut_init.txt(79): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(80) " "Verilog HDL assignment warning at text_lut_init.txt(80): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(81) " "Verilog HDL assignment warning at text_lut_init.txt(81): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(82) " "Verilog HDL assignment warning at text_lut_init.txt(82): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860871 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(83) " "Verilog HDL assignment warning at text_lut_init.txt(83): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(84) " "Verilog HDL assignment warning at text_lut_init.txt(84): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(85) " "Verilog HDL assignment warning at text_lut_init.txt(85): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(86) " "Verilog HDL assignment warning at text_lut_init.txt(86): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(87) " "Verilog HDL assignment warning at text_lut_init.txt(87): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(88) " "Verilog HDL assignment warning at text_lut_init.txt(88): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(89) " "Verilog HDL assignment warning at text_lut_init.txt(89): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(90) " "Verilog HDL assignment warning at text_lut_init.txt(90): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(91) " "Verilog HDL assignment warning at text_lut_init.txt(91): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(92) " "Verilog HDL assignment warning at text_lut_init.txt(92): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(93) " "Verilog HDL assignment warning at text_lut_init.txt(93): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(94) " "Verilog HDL assignment warning at text_lut_init.txt(94): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(95) " "Verilog HDL assignment warning at text_lut_init.txt(95): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(96) " "Verilog HDL assignment warning at text_lut_init.txt(96): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(98) " "Verilog HDL assignment warning at text_lut_init.txt(98): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(99) " "Verilog HDL assignment warning at text_lut_init.txt(99): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(100) " "Verilog HDL assignment warning at text_lut_init.txt(100): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(101) " "Verilog HDL assignment warning at text_lut_init.txt(101): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(102) " "Verilog HDL assignment warning at text_lut_init.txt(102): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(103) " "Verilog HDL assignment warning at text_lut_init.txt(103): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(104) " "Verilog HDL assignment warning at text_lut_init.txt(104): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(105) " "Verilog HDL assignment warning at text_lut_init.txt(105): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(106) " "Verilog HDL assignment warning at text_lut_init.txt(106): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(107) " "Verilog HDL assignment warning at text_lut_init.txt(107): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860872 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(108) " "Verilog HDL assignment warning at text_lut_init.txt(108): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(109) " "Verilog HDL assignment warning at text_lut_init.txt(109): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(110) " "Verilog HDL assignment warning at text_lut_init.txt(110): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(111) " "Verilog HDL assignment warning at text_lut_init.txt(111): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(112) " "Verilog HDL assignment warning at text_lut_init.txt(112): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(113) " "Verilog HDL assignment warning at text_lut_init.txt(113): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(114) " "Verilog HDL assignment warning at text_lut_init.txt(114): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(115) " "Verilog HDL assignment warning at text_lut_init.txt(115): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(116) " "Verilog HDL assignment warning at text_lut_init.txt(116): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(117) " "Verilog HDL assignment warning at text_lut_init.txt(117): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(118) " "Verilog HDL assignment warning at text_lut_init.txt(118): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(119) " "Verilog HDL assignment warning at text_lut_init.txt(119): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(120) " "Verilog HDL assignment warning at text_lut_init.txt(120): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(121) " "Verilog HDL assignment warning at text_lut_init.txt(121): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(122) " "Verilog HDL assignment warning at text_lut_init.txt(122): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(123) " "Verilog HDL assignment warning at text_lut_init.txt(123): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(125) " "Verilog HDL assignment warning at text_lut_init.txt(125): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(126) " "Verilog HDL assignment warning at text_lut_init.txt(126): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(127) " "Verilog HDL assignment warning at text_lut_init.txt(127): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(128) " "Verilog HDL assignment warning at text_lut_init.txt(128): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(129) " "Verilog HDL assignment warning at text_lut_init.txt(129): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(130) " "Verilog HDL assignment warning at text_lut_init.txt(130): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(131) " "Verilog HDL assignment warning at text_lut_init.txt(131): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(132) " "Verilog HDL assignment warning at text_lut_init.txt(132): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(133) " "Verilog HDL assignment warning at text_lut_init.txt(133): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(134) " "Verilog HDL assignment warning at text_lut_init.txt(134): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860873 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(135) " "Verilog HDL assignment warning at text_lut_init.txt(135): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860874 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(136) " "Verilog HDL assignment warning at text_lut_init.txt(136): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860874 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(137) " "Verilog HDL assignment warning at text_lut_init.txt(137): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860874 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(138) " "Verilog HDL assignment warning at text_lut_init.txt(138): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860874 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(139) " "Verilog HDL assignment warning at text_lut_init.txt(139): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860874 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(140) " "Verilog HDL assignment warning at text_lut_init.txt(140): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860874 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(141) " "Verilog HDL assignment warning at text_lut_init.txt(141): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(142) " "Verilog HDL assignment warning at text_lut_init.txt(142): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(143) " "Verilog HDL assignment warning at text_lut_init.txt(143): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(144) " "Verilog HDL assignment warning at text_lut_init.txt(144): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(145) " "Verilog HDL assignment warning at text_lut_init.txt(145): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(146) " "Verilog HDL assignment warning at text_lut_init.txt(146): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(147) " "Verilog HDL assignment warning at text_lut_init.txt(147): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(148) " "Verilog HDL assignment warning at text_lut_init.txt(148): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(149) " "Verilog HDL assignment warning at text_lut_init.txt(149): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(150) " "Verilog HDL assignment warning at text_lut_init.txt(150): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(151) " "Verilog HDL assignment warning at text_lut_init.txt(151): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(152) " "Verilog HDL assignment warning at text_lut_init.txt(152): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(153) " "Verilog HDL assignment warning at text_lut_init.txt(153): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(155) " "Verilog HDL assignment warning at text_lut_init.txt(155): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(156) " "Verilog HDL assignment warning at text_lut_init.txt(156): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(157) " "Verilog HDL assignment warning at text_lut_init.txt(157): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(158) " "Verilog HDL assignment warning at text_lut_init.txt(158): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(159) " "Verilog HDL assignment warning at text_lut_init.txt(159): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(160) " "Verilog HDL assignment warning at text_lut_init.txt(160): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(161) " "Verilog HDL assignment warning at text_lut_init.txt(161): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860875 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(162) " "Verilog HDL assignment warning at text_lut_init.txt(162): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(163) " "Verilog HDL assignment warning at text_lut_init.txt(163): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(164) " "Verilog HDL assignment warning at text_lut_init.txt(164): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(165) " "Verilog HDL assignment warning at text_lut_init.txt(165): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(166) " "Verilog HDL assignment warning at text_lut_init.txt(166): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(167) " "Verilog HDL assignment warning at text_lut_init.txt(167): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(168) " "Verilog HDL assignment warning at text_lut_init.txt(168): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(169) " "Verilog HDL assignment warning at text_lut_init.txt(169): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(170) " "Verilog HDL assignment warning at text_lut_init.txt(170): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(171) " "Verilog HDL assignment warning at text_lut_init.txt(171): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(172) " "Verilog HDL assignment warning at text_lut_init.txt(172): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(173) " "Verilog HDL assignment warning at text_lut_init.txt(173): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(174) " "Verilog HDL assignment warning at text_lut_init.txt(174): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(175) " "Verilog HDL assignment warning at text_lut_init.txt(175): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(176) " "Verilog HDL assignment warning at text_lut_init.txt(176): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(177) " "Verilog HDL assignment warning at text_lut_init.txt(177): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(178) " "Verilog HDL assignment warning at text_lut_init.txt(178): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(179) " "Verilog HDL assignment warning at text_lut_init.txt(179): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(180) " "Verilog HDL assignment warning at text_lut_init.txt(180): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(181) " "Verilog HDL assignment warning at text_lut_init.txt(181): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(182) " "Verilog HDL assignment warning at text_lut_init.txt(182): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(184) " "Verilog HDL assignment warning at text_lut_init.txt(184): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(185) " "Verilog HDL assignment warning at text_lut_init.txt(185): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(186) " "Verilog HDL assignment warning at text_lut_init.txt(186): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(187) " "Verilog HDL assignment warning at text_lut_init.txt(187): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860876 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(188) " "Verilog HDL assignment warning at text_lut_init.txt(188): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(189) " "Verilog HDL assignment warning at text_lut_init.txt(189): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(190) " "Verilog HDL assignment warning at text_lut_init.txt(190): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(191) " "Verilog HDL assignment warning at text_lut_init.txt(191): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(192) " "Verilog HDL assignment warning at text_lut_init.txt(192): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(193) " "Verilog HDL assignment warning at text_lut_init.txt(193): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(194) " "Verilog HDL assignment warning at text_lut_init.txt(194): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(195) " "Verilog HDL assignment warning at text_lut_init.txt(195): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(196) " "Verilog HDL assignment warning at text_lut_init.txt(196): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(197) " "Verilog HDL assignment warning at text_lut_init.txt(197): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(198) " "Verilog HDL assignment warning at text_lut_init.txt(198): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(199) " "Verilog HDL assignment warning at text_lut_init.txt(199): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(200) " "Verilog HDL assignment warning at text_lut_init.txt(200): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(201) " "Verilog HDL assignment warning at text_lut_init.txt(201): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(202) " "Verilog HDL assignment warning at text_lut_init.txt(202): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(203) " "Verilog HDL assignment warning at text_lut_init.txt(203): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(204) " "Verilog HDL assignment warning at text_lut_init.txt(204): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(205) " "Verilog HDL assignment warning at text_lut_init.txt(205): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(206) " "Verilog HDL assignment warning at text_lut_init.txt(206): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(207) " "Verilog HDL assignment warning at text_lut_init.txt(207): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(208) " "Verilog HDL assignment warning at text_lut_init.txt(208): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(209) " "Verilog HDL assignment warning at text_lut_init.txt(209): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(210) " "Verilog HDL assignment warning at text_lut_init.txt(210): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(211) " "Verilog HDL assignment warning at text_lut_init.txt(211): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860877 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(212) " "Verilog HDL assignment warning at text_lut_init.txt(212): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(213) " "Verilog HDL assignment warning at text_lut_init.txt(213): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(214) " "Verilog HDL assignment warning at text_lut_init.txt(214): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(215) " "Verilog HDL assignment warning at text_lut_init.txt(215): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(217) " "Verilog HDL assignment warning at text_lut_init.txt(217): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(218) " "Verilog HDL assignment warning at text_lut_init.txt(218): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(219) " "Verilog HDL assignment warning at text_lut_init.txt(219): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(220) " "Verilog HDL assignment warning at text_lut_init.txt(220): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(221) " "Verilog HDL assignment warning at text_lut_init.txt(221): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(222) " "Verilog HDL assignment warning at text_lut_init.txt(222): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(223) " "Verilog HDL assignment warning at text_lut_init.txt(223): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(224) " "Verilog HDL assignment warning at text_lut_init.txt(224): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(225) " "Verilog HDL assignment warning at text_lut_init.txt(225): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(226) " "Verilog HDL assignment warning at text_lut_init.txt(226): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(227) " "Verilog HDL assignment warning at text_lut_init.txt(227): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(228) " "Verilog HDL assignment warning at text_lut_init.txt(228): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(229) " "Verilog HDL assignment warning at text_lut_init.txt(229): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(230) " "Verilog HDL assignment warning at text_lut_init.txt(230): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(231) " "Verilog HDL assignment warning at text_lut_init.txt(231): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(232) " "Verilog HDL assignment warning at text_lut_init.txt(232): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(233) " "Verilog HDL assignment warning at text_lut_init.txt(233): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(234) " "Verilog HDL assignment warning at text_lut_init.txt(234): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(235) " "Verilog HDL assignment warning at text_lut_init.txt(235): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(236) " "Verilog HDL assignment warning at text_lut_init.txt(236): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860878 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(237) " "Verilog HDL assignment warning at text_lut_init.txt(237): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(238) " "Verilog HDL assignment warning at text_lut_init.txt(238): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(239) " "Verilog HDL assignment warning at text_lut_init.txt(239): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(240) " "Verilog HDL assignment warning at text_lut_init.txt(240): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(241) " "Verilog HDL assignment warning at text_lut_init.txt(241): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(242) " "Verilog HDL assignment warning at text_lut_init.txt(242): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(243) " "Verilog HDL assignment warning at text_lut_init.txt(243): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(244) " "Verilog HDL assignment warning at text_lut_init.txt(244): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(245) " "Verilog HDL assignment warning at text_lut_init.txt(245): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(246) " "Verilog HDL assignment warning at text_lut_init.txt(246): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(247) " "Verilog HDL assignment warning at text_lut_init.txt(247): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(248) " "Verilog HDL assignment warning at text_lut_init.txt(248): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(250) " "Verilog HDL assignment warning at text_lut_init.txt(250): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(251) " "Verilog HDL assignment warning at text_lut_init.txt(251): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(252) " "Verilog HDL assignment warning at text_lut_init.txt(252): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(253) " "Verilog HDL assignment warning at text_lut_init.txt(253): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(254) " "Verilog HDL assignment warning at text_lut_init.txt(254): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(255) " "Verilog HDL assignment warning at text_lut_init.txt(255): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(256) " "Verilog HDL assignment warning at text_lut_init.txt(256): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(257) " "Verilog HDL assignment warning at text_lut_init.txt(257): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(258) " "Verilog HDL assignment warning at text_lut_init.txt(258): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(259) " "Verilog HDL assignment warning at text_lut_init.txt(259): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(260) " "Verilog HDL assignment warning at text_lut_init.txt(260): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(261) " "Verilog HDL assignment warning at text_lut_init.txt(261): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860879 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(262) " "Verilog HDL assignment warning at text_lut_init.txt(262): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(263) " "Verilog HDL assignment warning at text_lut_init.txt(263): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(264) " "Verilog HDL assignment warning at text_lut_init.txt(264): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(265) " "Verilog HDL assignment warning at text_lut_init.txt(265): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(266) " "Verilog HDL assignment warning at text_lut_init.txt(266): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(267) " "Verilog HDL assignment warning at text_lut_init.txt(267): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(268) " "Verilog HDL assignment warning at text_lut_init.txt(268): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(269) " "Verilog HDL assignment warning at text_lut_init.txt(269): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(270) " "Verilog HDL assignment warning at text_lut_init.txt(270): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(271) " "Verilog HDL assignment warning at text_lut_init.txt(271): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(272) " "Verilog HDL assignment warning at text_lut_init.txt(272): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(273) " "Verilog HDL assignment warning at text_lut_init.txt(273): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(274) " "Verilog HDL assignment warning at text_lut_init.txt(274): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(275) " "Verilog HDL assignment warning at text_lut_init.txt(275): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(276) " "Verilog HDL assignment warning at text_lut_init.txt(276): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(277) " "Verilog HDL assignment warning at text_lut_init.txt(277): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(278) " "Verilog HDL assignment warning at text_lut_init.txt(278): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(279) " "Verilog HDL assignment warning at text_lut_init.txt(279): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(280) " "Verilog HDL assignment warning at text_lut_init.txt(280): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(281) " "Verilog HDL assignment warning at text_lut_init.txt(281): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(283) " "Verilog HDL assignment warning at text_lut_init.txt(283): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(284) " "Verilog HDL assignment warning at text_lut_init.txt(284): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(285) " "Verilog HDL assignment warning at text_lut_init.txt(285): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(286) " "Verilog HDL assignment warning at text_lut_init.txt(286): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(287) " "Verilog HDL assignment warning at text_lut_init.txt(287): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(288) " "Verilog HDL assignment warning at text_lut_init.txt(288): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860880 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(289) " "Verilog HDL assignment warning at text_lut_init.txt(289): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(290) " "Verilog HDL assignment warning at text_lut_init.txt(290): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(291) " "Verilog HDL assignment warning at text_lut_init.txt(291): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(292) " "Verilog HDL assignment warning at text_lut_init.txt(292): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(293) " "Verilog HDL assignment warning at text_lut_init.txt(293): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(294) " "Verilog HDL assignment warning at text_lut_init.txt(294): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(295) " "Verilog HDL assignment warning at text_lut_init.txt(295): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(296) " "Verilog HDL assignment warning at text_lut_init.txt(296): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(297) " "Verilog HDL assignment warning at text_lut_init.txt(297): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(298) " "Verilog HDL assignment warning at text_lut_init.txt(298): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(299) " "Verilog HDL assignment warning at text_lut_init.txt(299): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(300) " "Verilog HDL assignment warning at text_lut_init.txt(300): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(301) " "Verilog HDL assignment warning at text_lut_init.txt(301): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(302) " "Verilog HDL assignment warning at text_lut_init.txt(302): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(303) " "Verilog HDL assignment warning at text_lut_init.txt(303): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(304) " "Verilog HDL assignment warning at text_lut_init.txt(304): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(305) " "Verilog HDL assignment warning at text_lut_init.txt(305): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(306) " "Verilog HDL assignment warning at text_lut_init.txt(306): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(307) " "Verilog HDL assignment warning at text_lut_init.txt(307): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(308) " "Verilog HDL assignment warning at text_lut_init.txt(308): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(310) " "Verilog HDL assignment warning at text_lut_init.txt(310): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(311) " "Verilog HDL assignment warning at text_lut_init.txt(311): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(312) " "Verilog HDL assignment warning at text_lut_init.txt(312): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(313) " "Verilog HDL assignment warning at text_lut_init.txt(313): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(314) " "Verilog HDL assignment warning at text_lut_init.txt(314): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860881 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(315) " "Verilog HDL assignment warning at text_lut_init.txt(315): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(316) " "Verilog HDL assignment warning at text_lut_init.txt(316): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(317) " "Verilog HDL assignment warning at text_lut_init.txt(317): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(318) " "Verilog HDL assignment warning at text_lut_init.txt(318): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(319) " "Verilog HDL assignment warning at text_lut_init.txt(319): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(320) " "Verilog HDL assignment warning at text_lut_init.txt(320): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(321) " "Verilog HDL assignment warning at text_lut_init.txt(321): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(322) " "Verilog HDL assignment warning at text_lut_init.txt(322): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(323) " "Verilog HDL assignment warning at text_lut_init.txt(323): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(324) " "Verilog HDL assignment warning at text_lut_init.txt(324): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(325) " "Verilog HDL assignment warning at text_lut_init.txt(325): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(326) " "Verilog HDL assignment warning at text_lut_init.txt(326): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(327) " "Verilog HDL assignment warning at text_lut_init.txt(327): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(328) " "Verilog HDL assignment warning at text_lut_init.txt(328): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(329) " "Verilog HDL assignment warning at text_lut_init.txt(329): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(330) " "Verilog HDL assignment warning at text_lut_init.txt(330): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(331) " "Verilog HDL assignment warning at text_lut_init.txt(331): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(332) " "Verilog HDL assignment warning at text_lut_init.txt(332): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(333) " "Verilog HDL assignment warning at text_lut_init.txt(333): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(334) " "Verilog HDL assignment warning at text_lut_init.txt(334): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(335) " "Verilog HDL assignment warning at text_lut_init.txt(335): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(337) " "Verilog HDL assignment warning at text_lut_init.txt(337): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(338) " "Verilog HDL assignment warning at text_lut_init.txt(338): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(339) " "Verilog HDL assignment warning at text_lut_init.txt(339): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860882 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(340) " "Verilog HDL assignment warning at text_lut_init.txt(340): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(341) " "Verilog HDL assignment warning at text_lut_init.txt(341): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(342) " "Verilog HDL assignment warning at text_lut_init.txt(342): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(343) " "Verilog HDL assignment warning at text_lut_init.txt(343): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(344) " "Verilog HDL assignment warning at text_lut_init.txt(344): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(345) " "Verilog HDL assignment warning at text_lut_init.txt(345): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(346) " "Verilog HDL assignment warning at text_lut_init.txt(346): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(347) " "Verilog HDL assignment warning at text_lut_init.txt(347): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(348) " "Verilog HDL assignment warning at text_lut_init.txt(348): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(349) " "Verilog HDL assignment warning at text_lut_init.txt(349): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(350) " "Verilog HDL assignment warning at text_lut_init.txt(350): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(351) " "Verilog HDL assignment warning at text_lut_init.txt(351): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(352) " "Verilog HDL assignment warning at text_lut_init.txt(352): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(353) " "Verilog HDL assignment warning at text_lut_init.txt(353): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(354) " "Verilog HDL assignment warning at text_lut_init.txt(354): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(355) " "Verilog HDL assignment warning at text_lut_init.txt(355): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(356) " "Verilog HDL assignment warning at text_lut_init.txt(356): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(357) " "Verilog HDL assignment warning at text_lut_init.txt(357): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(358) " "Verilog HDL assignment warning at text_lut_init.txt(358): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(359) " "Verilog HDL assignment warning at text_lut_init.txt(359): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(360) " "Verilog HDL assignment warning at text_lut_init.txt(360): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(361) " "Verilog HDL assignment warning at text_lut_init.txt(361): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(362) " "Verilog HDL assignment warning at text_lut_init.txt(362): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(363) " "Verilog HDL assignment warning at text_lut_init.txt(363): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(364) " "Verilog HDL assignment warning at text_lut_init.txt(364): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(365) " "Verilog HDL assignment warning at text_lut_init.txt(365): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860883 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(366) " "Verilog HDL assignment warning at text_lut_init.txt(366): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(368) " "Verilog HDL assignment warning at text_lut_init.txt(368): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(369) " "Verilog HDL assignment warning at text_lut_init.txt(369): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(370) " "Verilog HDL assignment warning at text_lut_init.txt(370): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(371) " "Verilog HDL assignment warning at text_lut_init.txt(371): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(372) " "Verilog HDL assignment warning at text_lut_init.txt(372): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(373) " "Verilog HDL assignment warning at text_lut_init.txt(373): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(374) " "Verilog HDL assignment warning at text_lut_init.txt(374): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(375) " "Verilog HDL assignment warning at text_lut_init.txt(375): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(376) " "Verilog HDL assignment warning at text_lut_init.txt(376): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(377) " "Verilog HDL assignment warning at text_lut_init.txt(377): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(378) " "Verilog HDL assignment warning at text_lut_init.txt(378): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(379) " "Verilog HDL assignment warning at text_lut_init.txt(379): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(380) " "Verilog HDL assignment warning at text_lut_init.txt(380): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(381) " "Verilog HDL assignment warning at text_lut_init.txt(381): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(382) " "Verilog HDL assignment warning at text_lut_init.txt(382): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(383) " "Verilog HDL assignment warning at text_lut_init.txt(383): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(384) " "Verilog HDL assignment warning at text_lut_init.txt(384): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(385) " "Verilog HDL assignment warning at text_lut_init.txt(385): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(386) " "Verilog HDL assignment warning at text_lut_init.txt(386): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(387) " "Verilog HDL assignment warning at text_lut_init.txt(387): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(388) " "Verilog HDL assignment warning at text_lut_init.txt(388): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(389) " "Verilog HDL assignment warning at text_lut_init.txt(389): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(390) " "Verilog HDL assignment warning at text_lut_init.txt(390): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(391) " "Verilog HDL assignment warning at text_lut_init.txt(391): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860884 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(392) " "Verilog HDL assignment warning at text_lut_init.txt(392): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(393) " "Verilog HDL assignment warning at text_lut_init.txt(393): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(394) " "Verilog HDL assignment warning at text_lut_init.txt(394): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(395) " "Verilog HDL assignment warning at text_lut_init.txt(395): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(396) " "Verilog HDL assignment warning at text_lut_init.txt(396): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(397) " "Verilog HDL assignment warning at text_lut_init.txt(397): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(398) " "Verilog HDL assignment warning at text_lut_init.txt(398): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(399) " "Verilog HDL assignment warning at text_lut_init.txt(399): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(400) " "Verilog HDL assignment warning at text_lut_init.txt(400): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(401) " "Verilog HDL assignment warning at text_lut_init.txt(401): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(402) " "Verilog HDL assignment warning at text_lut_init.txt(402): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(403) " "Verilog HDL assignment warning at text_lut_init.txt(403): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(404) " "Verilog HDL assignment warning at text_lut_init.txt(404): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(405) " "Verilog HDL assignment warning at text_lut_init.txt(405): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(406) " "Verilog HDL assignment warning at text_lut_init.txt(406): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(407) " "Verilog HDL assignment warning at text_lut_init.txt(407): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(408) " "Verilog HDL assignment warning at text_lut_init.txt(408): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(409) " "Verilog HDL assignment warning at text_lut_init.txt(409): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(410) " "Verilog HDL assignment warning at text_lut_init.txt(410): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(411) " "Verilog HDL assignment warning at text_lut_init.txt(411): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(412) " "Verilog HDL assignment warning at text_lut_init.txt(412): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(413) " "Verilog HDL assignment warning at text_lut_init.txt(413): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(414) " "Verilog HDL assignment warning at text_lut_init.txt(414): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(416) " "Verilog HDL assignment warning at text_lut_init.txt(416): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(417) " "Verilog HDL assignment warning at text_lut_init.txt(417): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860885 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(418) " "Verilog HDL assignment warning at text_lut_init.txt(418): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(419) " "Verilog HDL assignment warning at text_lut_init.txt(419): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(420) " "Verilog HDL assignment warning at text_lut_init.txt(420): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(421) " "Verilog HDL assignment warning at text_lut_init.txt(421): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(422) " "Verilog HDL assignment warning at text_lut_init.txt(422): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(423) " "Verilog HDL assignment warning at text_lut_init.txt(423): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(424) " "Verilog HDL assignment warning at text_lut_init.txt(424): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(425) " "Verilog HDL assignment warning at text_lut_init.txt(425): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(426) " "Verilog HDL assignment warning at text_lut_init.txt(426): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(427) " "Verilog HDL assignment warning at text_lut_init.txt(427): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(428) " "Verilog HDL assignment warning at text_lut_init.txt(428): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(429) " "Verilog HDL assignment warning at text_lut_init.txt(429): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(430) " "Verilog HDL assignment warning at text_lut_init.txt(430): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(431) " "Verilog HDL assignment warning at text_lut_init.txt(431): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(432) " "Verilog HDL assignment warning at text_lut_init.txt(432): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(433) " "Verilog HDL assignment warning at text_lut_init.txt(433): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(434) " "Verilog HDL assignment warning at text_lut_init.txt(434): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(435) " "Verilog HDL assignment warning at text_lut_init.txt(435): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(436) " "Verilog HDL assignment warning at text_lut_init.txt(436): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(437) " "Verilog HDL assignment warning at text_lut_init.txt(437): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(438) " "Verilog HDL assignment warning at text_lut_init.txt(438): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(439) " "Verilog HDL assignment warning at text_lut_init.txt(439): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(440) " "Verilog HDL assignment warning at text_lut_init.txt(440): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(441) " "Verilog HDL assignment warning at text_lut_init.txt(441): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(442) " "Verilog HDL assignment warning at text_lut_init.txt(442): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860886 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(443) " "Verilog HDL assignment warning at text_lut_init.txt(443): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(444) " "Verilog HDL assignment warning at text_lut_init.txt(444): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(445) " "Verilog HDL assignment warning at text_lut_init.txt(445): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(446) " "Verilog HDL assignment warning at text_lut_init.txt(446): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(447) " "Verilog HDL assignment warning at text_lut_init.txt(447): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(448) " "Verilog HDL assignment warning at text_lut_init.txt(448): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(449) " "Verilog HDL assignment warning at text_lut_init.txt(449): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(450) " "Verilog HDL assignment warning at text_lut_init.txt(450): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(451) " "Verilog HDL assignment warning at text_lut_init.txt(451): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(452) " "Verilog HDL assignment warning at text_lut_init.txt(452): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(453) " "Verilog HDL assignment warning at text_lut_init.txt(453): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(454) " "Verilog HDL assignment warning at text_lut_init.txt(454): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 text_lut_init.txt(455) " "Verilog HDL assignment warning at text_lut_init.txt(455): truncated value with size 12 to match size of target (9)" {  } { { "text_lut_init.txt" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut_init.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 text_lut.v(15) " "Net \"rom.data_a\" at text_lut.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "text_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 text_lut.v(15) " "Net \"rom.waddr_a\" at text_lut.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "text_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 text_lut.v(15) " "Net \"rom.we_a\" at text_lut.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "text_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765547860887 "|main_function_generator|lcd_driver:inst11|text_lut:text_lut_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_freq_sel_module keypad_freq_sel_module:inst15 " "Elaborating entity \"keypad_freq_sel_module\" for hierarchy \"keypad_freq_sel_module:inst15\"" {  } { { "main_function_generator.bdf" "inst15" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 200 472 760 536 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860889 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont keypad_freq_sel_module.v(88) " "Verilog HDL Always Construct warning at keypad_freq_sel_module.v(88): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debounced_keypad_pressed keypad_freq_sel_module.v(88) " "Verilog HDL Always Construct warning at keypad_freq_sel_module.v(88): inferring latch(es) for variable \"debounced_keypad_pressed\", which holds its previous value in one or more paths through the always construct" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(166) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(166): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(180) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(180): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(194) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(194): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(208) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(208): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(222) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(222): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(236) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(236): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(250) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(250): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(264) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(264): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(278) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(278): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860891 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(292) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(292): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_freq_sel_module.v(335) " "Verilog HDL assignment warning at keypad_freq_sel_module.v(335): truncated value with size 32 to match size of target (3)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keypad_freq_sel_module.v(152) " "Verilog HDL Case Statement information at keypad_freq_sel_module.v(152): all case item expressions in this case statement are onehot" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debounced_keypad_pressed keypad_freq_sel_module.v(88) " "Inferred latch for \"debounced_keypad_pressed\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[0\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[1\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[2\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[3\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[3\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[4\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[4\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[5\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[5\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[6\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[6\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[7\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[7\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[8\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[8\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[9\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[9\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[10\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[10\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[11\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[11\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[12\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[12\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[13\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[13\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[14\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[14\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[15\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[15\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[16\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[16\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[17\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[17\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[18\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[18\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[19\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[19\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[20\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[20\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[21\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[21\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860892 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[22\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[22\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[23\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[23\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[24\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[24\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[25\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[25\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[26\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[26\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[27\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[27\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[28\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[28\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[29\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[29\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[30\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[30\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[31\] keypad_freq_sel_module.v(88) " "Inferred latch for \"cont\[31\]\" at keypad_freq_sel_module.v(88)" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765547860893 "|main_function_generator|keypad_freq_sel_module:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_module keypad_freq_sel_module:inst15\|keypad_module:keypad_mod_inst " "Elaborating entity \"keypad_module\" for hierarchy \"keypad_freq_sel_module:inst15\|keypad_module:keypad_mod_inst\"" {  } { { "keypad_freq_sel_module.v" "keypad_mod_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_C2_converter keypad_freq_sel_module:inst15\|BCD_to_C2_converter:BCD_C2_conv_inst " "Elaborating entity \"BCD_to_C2_converter\" for hierarchy \"keypad_freq_sel_module:inst15\|BCD_to_C2_converter:BCD_C2_conv_inst\"" {  } { { "keypad_freq_sel_module.v" "BCD_C2_conv_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDFS_frequency_converter keypad_freq_sel_module:inst15\|DDFS_frequency_converter:DDFS_freq_conv_inst " "Elaborating entity \"DDFS_frequency_converter\" for hierarchy \"keypad_freq_sel_module:inst15\|DDFS_frequency_converter:DDFS_freq_conv_inst\"" {  } { { "keypad_freq_sel_module.v" "DDFS_freq_conv_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(43) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(43): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860898 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(44) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(44): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860899 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(45) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(45): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860899 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(46) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(46): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860899 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(47) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(47): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860899 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(48) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(48): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860899 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(49) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(49): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860899 "|main_function_generator|keypad_freq_sel_module:inst3|DDFS_frequency_converter:DDFS_freq_conv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_freq_divider keypad_freq_divider:inst3 " "Elaborating entity \"keypad_freq_divider\" for hierarchy \"keypad_freq_divider:inst3\"" {  } { { "main_function_generator.bdf" "inst3" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 608 472 592 720 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddfs ddfs:inst1 " "Elaborating entity \"ddfs\" for hierarchy \"ddfs:inst1\"" {  } { { "main_function_generator.bdf" "inst1" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 216 1408 1624 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(67) " "Verilog HDL assignment warning at ddfs.v(67): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(81) " "Verilog HDL assignment warning at ddfs.v(81): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs.v(97) " "Verilog HDL assignment warning at ddfs.v(97): truncated value with size 32 to match size of target (10)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs.v(103) " "Verilog HDL assignment warning at ddfs.v(103): truncated value with size 32 to match size of target (10)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(114) " "Verilog HDL assignment warning at ddfs.v(114): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(125) " "Verilog HDL assignment warning at ddfs.v(125): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(130) " "Verilog HDL assignment warning at ddfs.v(130): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860903 "|main_function_generator|ddfs:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ddfs:inst1\|sin_lut:lut_inst " "Elaborating entity \"sin_lut\" for hierarchy \"ddfs:inst1\|sin_lut:lut_inst\"" {  } { { "ddfs.v" "lut_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860904 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sin_lut.v(17) " "Net \"rom.data_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765547860905 "|main_function_generator|ddfs:inst2|sin_lut:lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sin_lut.v(17) " "Net \"rom.waddr_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765547860905 "|main_function_generator|ddfs:inst2|sin_lut:lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sin_lut.v(17) " "Net \"rom.we_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1765547860905 "|main_function_generator|ddfs:inst2|sin_lut:lut_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider ddfs:inst1\|freq_divider:f_div_inst " "Elaborating entity \"freq_divider\" for hierarchy \"ddfs:inst1\|freq_divider:f_div_inst\"" {  } { { "ddfs.v" "f_div_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(33) " "Verilog HDL assignment warning at freq_divider.v(33): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(34) " "Verilog HDL assignment warning at freq_divider.v(34): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(37) " "Verilog HDL assignment warning at freq_divider.v(37): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(38) " "Verilog HDL assignment warning at freq_divider.v(38): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(41) " "Verilog HDL assignment warning at freq_divider.v(41): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(42) " "Verilog HDL assignment warning at freq_divider.v(42): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(45) " "Verilog HDL assignment warning at freq_divider.v(45): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(46) " "Verilog HDL assignment warning at freq_divider.v(46): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(49) " "Verilog HDL assignment warning at freq_divider.v(49): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(50) " "Verilog HDL assignment warning at freq_divider.v(50): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(53) " "Verilog HDL assignment warning at freq_divider.v(53): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(54) " "Verilog HDL assignment warning at freq_divider.v(54): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860907 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(57) " "Verilog HDL assignment warning at freq_divider.v(57): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860908 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(58) " "Verilog HDL assignment warning at freq_divider.v(58): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765547860908 "|main_function_generator|ddfs:inst1|freq_divider:f_div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLa ALTPLa:inst " "Elaborating entity \"ALTPLa\" for hierarchy \"ALTPLa:inst\"" {  } { { "main_function_generator.bdf" "inst" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 40 480 624 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLa:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLa:inst\|altpll:altpll_component\"" {  } { { "ALTPLa.vhd" "altpll_component" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLa:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLa:inst\|altpll:altpll_component\"" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLa:inst\|altpll:altpll_component " "Instantiated megafunction \"ALTPLa:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860940 ""}  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765547860940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7seg mux7seg:inst4 " "Elaborating entity \"mux7seg\" for hierarchy \"mux7seg:inst4\"" {  } { { "main_function_generator.bdf" "inst4" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 248 2328 2480 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547860944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lcd_driver:inst11\|text_lut:text_lut_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lcd_driver:inst11\|text_lut:text_lut_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/function_generator.ram0_text_lut_af7c7a3e.hdl.mif " "Parameter INIT_FILE set to db/function_generator.ram0_text_lut_af7c7a3e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ddfs:inst1\|sin_lut:lut_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ddfs:inst1\|sin_lut:lut_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/function_generator.ram0_sin_lut_da7c88ef.hdl.mif " "Parameter INIT_FILE set to db/function_generator.ram0_sin_lut_da7c88ef.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1765547861771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1765547861771 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1765547861771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_driver:inst11\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"lcd_driver:inst11\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_driver:inst11\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"lcd_driver:inst11\|text_lut:text_lut_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/function_generator.ram0_text_lut_af7c7a3e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/function_generator.ram0_text_lut_af7c7a3e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861807 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765547861807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6981 " "Found entity 1: altsyncram_6981" {  } { { "db/altsyncram_6981.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/db/altsyncram_6981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547861852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547861852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/function_generator.ram0_sin_lut_da7c88ef.hdl.mif " "Parameter \"INIT_FILE\" = \"db/function_generator.ram0_sin_lut_da7c88ef.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765547861860 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765547861860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m681 " "Found entity 1: altsyncram_m681" {  } { { "db/altsyncram_m681.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/db/altsyncram_m681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765547861905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765547861905 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\|altsyncram_m681:auto_generated\|ram_block1a0 " "Synthesized away node \"ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\|altsyncram_m681:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_m681.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/db/altsyncram_m681.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 47 0 0 } } { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 216 1408 1624 392 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765547862025 "|main_function_generator|ddfs:inst1|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_m681:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1765547862025 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1765547862025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_freq_sel_module:inst15\|debounced_keypad_pressed " "Latch keypad_freq_sel_module:inst15\|debounced_keypad_pressed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_freq_sel_module:inst15\|keypad_module:keypad_mod_inst\|out_keys\[15\] " "Ports D and ENA on the latch are fed by the same signal keypad_freq_sel_module:inst15\|keypad_module:keypad_mod_inst\|out_keys\[15\]" {  } { { "keypad_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_module.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1765547862162 ""}  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1765547862162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 480 1880 2056 496 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765547862558 "|main_function_generator|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 528 1880 2056 544 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765547862558 "|main_function_generator|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 544 1880 2056 560 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765547862558 "|main_function_generator|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 272 1816 1992 288 "VGA_BLANK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765547862558 "|main_function_generator|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 288 1816 1992 304 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765547862558 "|main_function_generator|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1765547862558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1765547863125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765547863430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765547863430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1438 " "Implemented 1438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765547863527 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765547863527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1330 " "Implemented 1330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765547863527 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1765547863527 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1765547863527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765547863527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 504 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 504 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765547863560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 14:57:43 2025 " "Processing ended: Fri Dec 12 14:57:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765547863560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765547863560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765547863560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765547863560 ""}
