/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 112 240)
	(text "d2b" (rect 5 0 22 9)(font "Lucida Sans" (font_size 6)(bold)))
	(text "inst" (rect 8 203 24 220)(font "Intel Clear" (font_size 6)))
	(port
		(pt 0 32)
		(input)
		(text "d0" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d0" (rect 21 27 32 44)(font "Intel Clear" (font_size 6)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "d1" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d1" (rect 21 43 32 60)(font "Intel Clear" (font_size 6)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "d2" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d2" (rect 21 59 32 76)(font "Intel Clear" (font_size 6)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "d3" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d3" (rect 21 75 32 92)(font "Intel Clear" (font_size 6)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "d4" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d4" (rect 21 91 32 108)(font "Intel Clear" (font_size 6)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "d5" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d5" (rect 21 107 32 124)(font "Intel Clear" (font_size 6)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "d6" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d6" (rect 21 123 32 140)(font "Intel Clear" (font_size 6)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "d7" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d7" (rect 21 139 32 156)(font "Intel Clear" (font_size 6)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "d8" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d8" (rect 21 155 32 172)(font "Intel Clear" (font_size 6)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "d9" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "d9" (rect 21 171 32 188)(font "Intel Clear" (font_size 6)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 96 32)
		(output)
		(text "b3" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "b3" (rect 64 27 75 44)(font "Intel Clear" (font_size 6)))
		(line (pt 96 32)(pt 80 32))
	)
	(port
		(pt 96 48)
		(output)
		(text "b2" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "b2" (rect 64 43 75 60)(font "Intel Clear" (font_size 6)))
		(line (pt 96 48)(pt 80 48))
	)
	(port
		(pt 96 64)
		(output)
		(text "b1" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "b1" (rect 64 59 75 76)(font "Intel Clear" (font_size 6)))
		(line (pt 96 64)(pt 80 64))
	)
	(port
		(pt 96 80)
		(output)
		(text "b0" (rect 0 0 11 17)(font "Intel Clear" (font_size 6)))
		(text "b0" (rect 64 75 75 92)(font "Intel Clear" (font_size 6)))
		(line (pt 96 80)(pt 80 80))
	)
	(drawing
		(rectangle (rect 16 16 80 208))
	)
)
