# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.40.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:44:21 on Feb 16,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/SPI_master.v 
# -- Skipping module spi_master5
# 
# Top level modules:
# 	spi_master5
# End time: 21:44:21 on Feb 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:44:21 on Feb 16,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/SPI_slave.v 
# -- Skipping module SPI_SLAVE
# 
# Top level modules:
# 	SPI_SLAVE
# End time: 21:44:21 on Feb 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:44:21 on Feb 16,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/APB_interface.v 
# -- Skipping module APB_interface_2
# 
# Top level modules:
# 	APB_interface_2
# End time: 21:44:22 on Feb 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:44:22 on Feb 16,2025
# vlog -reportprogress 300 "+acc" -incr SPI_testmodul_3.v 
# -- Compiling module SPI_testmodul_3
# 
# Top level modules:
# 	SPI_testmodul_3
# End time: 21:44:22 on Feb 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work SPI_testmodul_3 
# Start time: 21:44:22 on Feb 16,2025
# Loading work.SPI_testmodul_3
# Loading work.SPI_SLAVE
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SPI_testmodul_3/uut File: SPI_testmodul_3.v Line: 16
# ** Warning: (vsim-3722) SPI_testmodul_3.v(16): [TFMPC] - Missing connection for port 'PRESETn'.
# Time=0 | SS=1 | MOSI=0 | MISO=z | SCK=0
# Time=50000 | SS=1 | MOSI=0 | MISO=z | SCK=1
# Time=100000 | SS=0 | MOSI=1 | MISO=1 | SCK=0
# Time=150000 | SS=0 | MOSI=1 | MISO=1 | SCK=1
# Time=200000 | SS=0 | MOSI=0 | MISO=1 | SCK=0
# Time=250000 | SS=0 | MOSI=0 | MISO=1 | SCK=1
# Time=300000 | SS=0 | MOSI=1 | MISO=1 | SCK=0
# Time=350000 | SS=0 | MOSI=1 | MISO=1 | SCK=1
# Time=400000 | SS=0 | MOSI=1 | MISO=0 | SCK=0
# Time=450000 | SS=0 | MOSI=1 | MISO=0 | SCK=1
# Time=500000 | SS=0 | MOSI=1 | MISO=1 | SCK=0
# Time=550000 | SS=0 | MOSI=1 | MISO=1 | SCK=1
# Time=600000 | SS=0 | MOSI=0 | MISO=1 | SCK=0
# Time=650000 | SS=0 | MOSI=0 | MISO=1 | SCK=1
# Time=700000 | SS=0 | MOSI=1 | MISO=1 | SCK=0
# Time=750000 | SS=0 | MOSI=1 | MISO=1 | SCK=1
# Time=800000 | SS=0 | MOSI=0 | MISO=1 | SCK=0
# Time=850000 | SS=0 | MOSI=0 | MISO=1 | SCK=1
# Time=900000 | SS=0 | MOSI=0 | MISO=1 | SCK=0
# Time=950000 | SS=0 | MOSI=0 | MISO=1 | SCK=1
# Time=1000000 | SS=0 | MOSI=0 | MISO=0 | SCK=0
# Time=1050000 | SS=0 | MOSI=0 | MISO=0 | SCK=1
# Time=1100000 | SS=1 | MOSI=0 | MISO=z | SCK=0
# Time=1150000 | SS=1 | MOSI=0 | MISO=z | SCK=1
# Time=1200000 | SS=1 | MOSI=0 | MISO=z | SCK=0
# Time=1250000 | SS=1 | MOSI=0 | MISO=z | SCK=1
# Time=1300000 | SS=1 | MOSI=0 | MISO=z | SCK=0
# Time=1350000 | SS=1 | MOSI=0 | MISO=z | SCK=1
# Time=1400000 | SS=1 | MOSI=0 | MISO=z | SCK=0
# Time=1450000 | SS=1 | MOSI=0 | MISO=z | SCK=1
# Time=1500000 | SS=1 | MOSI=0 | MISO=z | SCK=0
# Time=1550000 | SS=1 | MOSI=0 | MISO=z | SCK=1
# ** Note: $finish    : SPI_testmodul_3.v(57)
#    Time: 1600 ns  Iteration: 0  Instance: /SPI_testmodul_3
# 1
# Break in Module SPI_testmodul_3 at SPI_testmodul_3.v line 57
# End time: 21:44:59 on Feb 16,2025, Elapsed time: 0:00:37
# Errors: 0, Warnings: 3
