# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:08 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:04:08 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:09 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:04:09 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:09 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:04:09 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:09 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:04:09 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:10 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:04:10 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:10 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:04:10 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:11 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:04:11 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:11 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:04:11 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:12 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:04:12 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:12 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:04:12 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:12 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:04:12 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:04:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:04:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:04:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:04:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:04:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:04:15 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:04:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:04:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:04:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:04:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:04:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:04:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:04:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:04:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:04:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:04:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:04:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:04:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:04:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:04:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:04:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:04:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:04:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:04:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:04:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:04:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:04:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:04:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:04:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:04:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:04:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:04:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:04:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:04:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:04:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:04:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 21:04:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 21:04:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 21:04:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 21:04:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 21:04:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 21:04:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 21:04:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:28 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:04:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:28 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:04:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:28 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:04:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:29 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:04:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:29 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:04:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:29 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:04:30 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:30 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:04:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:30 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:04:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:31 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:04:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:31 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:04:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:31 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:04:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:32 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:04:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:32 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:04:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:32 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:04:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:33 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:04:34 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:34 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:04:34 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:34 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:04:34 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:04:35 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:04:35 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:36 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:04:36 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:04:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:04:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:04:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:38 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:04:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:38 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:04:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:38 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:04:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:04:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:04:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:04:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:40 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:04:40 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:40 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:04:40 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:40 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:04:40 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:41 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:04:41 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:41 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:04:41 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:41 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:04:42 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:42 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:04:42 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:42 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:04:42 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:04:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:04:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:04:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:04:44 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:04:44 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:04:45 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:04:45 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:04:45 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:04:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:04:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:04:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:04:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:04:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:04:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:04:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:04:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:04:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying modelsim.ini
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:04:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:04:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:04:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:51 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:04:51 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:52 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:04:52 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:52 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:04:52 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:53 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:04:53 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:53 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:04:53 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:04:54 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:04:54 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:04:54 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:55 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:04:55 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:55 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:04:55 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:56 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:04:56 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:56 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:04:56 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:57 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:04:57 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:57 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:04:57 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:04:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:04:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:04:59 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:04:59 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:04:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:05:00 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:05:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:05:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:05:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:05:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:05:01 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:05:01 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:05:01 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:05:01 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:05:02 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:05:02 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
project open /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2
# Loading project lab2
# Compile of DE1_SoC_Computer_tb.v was successful.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 21:06:09 on Mar 11,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:06:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:06:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:06:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:06:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:06:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:06:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:06:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:06:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:06:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:06:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:06:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:06:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:06:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:06:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:06:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:06:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:06:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:06:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:06:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:06:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:06:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:06:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:06:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:06:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:06:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:06:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:06:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:06:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:06:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:06:24 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:06:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:06:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:06:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:06:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:06:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:06:26 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:06:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:06:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:06:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:06:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:06:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:28 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:06:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:28 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:06:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:28 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:06:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:29 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:06:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:29 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:06:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:29 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:06:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:30 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 21:06:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:30 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 21:06:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:30 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 21:06:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:31 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 21:06:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:31 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 21:06:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:31 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 21:06:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:32 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 21:06:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:32 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:06:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:32 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:06:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:33 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:06:33 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:33 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:06:33 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:33 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:06:33 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:34 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:06:34 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:34 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:06:34 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:34 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:06:35 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:06:35 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:06:35 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:36 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:06:36 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:36 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:06:36 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:36 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:06:36 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:06:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:38 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:06:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:38 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:06:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:06:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:06:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:40 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:06:40 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:40 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:06:40 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:41 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:06:42 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:42 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:06:42 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:42 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:06:42 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:06:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:06:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:06:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:06:44 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:06:44 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:06:44 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:06:45 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:06:45 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:06:46 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:06:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:06:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:06:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:06:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:06:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:06:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:06:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:06:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:06:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:06:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:06:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:06:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:06:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:51 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:06:51 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:51 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:06:51 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:52 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:06:52 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:53 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:06:53 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:53 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:06:54 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:06:54 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:06:54 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:06:55 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:55 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:06:55 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:55 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:06:55 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:56 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:06:56 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:56 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:06:56 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:57 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:06:57 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:06:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:06:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:06:59 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:06:59 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:06:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:07:00 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:07:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:07:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:01 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:07:01 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:01 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:07:01 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:02 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:07:02 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:02 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:07:02 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:03 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:07:03 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:03 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:07:03 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:04 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:07:04 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:04 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:07:04 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:05 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:07:05 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:05 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:07:05 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:06 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:07:06 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:06 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:07:06 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:06 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:07:06 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:07 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:07:07 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:07 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:07:07 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:08 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:07:08 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of DE1_SoC_Computer_tb.v failed with 6 errors.
# Compile of DE1_SoC_Computer_tb.v was successful.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# End time: 22:39:07 on Mar 11,2018, Elapsed time: 1:32:58
# Errors: 0, Warnings: 42
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 22:39:07 on Mar 11,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:12 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 22:39:12 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:39:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:39:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:13 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 22:39:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 22:39:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:14 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 22:39:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 22:39:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:15 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 22:39:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 22:39:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 22:39:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:16 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 22:39:16 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 22:39:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:17 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 22:39:17 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 22:39:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:18 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 22:39:18 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 22:39:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:19 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 22:39:19 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 22:39:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:20 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 22:39:20 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 22:39:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:21 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 22:39:21 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 22:39:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 22:39:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:22 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 22:39:22 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 22:39:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:23 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 22:39:23 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 22:39:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 22:39:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:24 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 22:39:24 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 22:39:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:25 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 22:39:25 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 22:39:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 22:39:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:26 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 22:39:26 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 22:39:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 22:39:27 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:27 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 22:39:28 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:28 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 22:39:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:28 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 22:39:28 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:29 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 22:39:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:29 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 22:39:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:29 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 22:39:29 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:30 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 22:39:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:30 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 22:39:30 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:31 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 22:39:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:31 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 22:39:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:31 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 22:39:31 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:32 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 22:39:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:32 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 22:39:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:32 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 22:39:32 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:33 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 22:39:33 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:33 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 22:39:33 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:33 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 22:39:34 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:34 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 22:39:34 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:34 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 22:39:34 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:39:35 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:39:35 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:35 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:39:36 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:36 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:39:36 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:36 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 22:39:36 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 22:39:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 22:39:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:37 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 22:39:37 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:38 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 22:39:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:38 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 22:39:38 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 22:39:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:39 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 22:39:39 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:40 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 22:39:40 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:41 on Mar 11,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:39:41 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:41 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 22:39:41 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:42 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 22:39:42 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:42 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:39:42 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:39:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:43 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 22:39:43 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:44 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 22:39:44 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 22:39:45 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:45 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 22:39:45 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 22:39:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 22:39:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:46 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 22:39:46 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 22:39:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 22:39:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:47 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 22:39:47 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 22:39:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 22:39:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:48 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 22:39:48 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 22:39:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 22:39:49 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:49 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 22:39:50 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 22:39:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:50 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 22:39:50 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:51 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 22:39:51 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:51 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 22:39:51 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:51 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 22:39:51 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:52 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 22:39:52 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:52 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 22:39:52 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:53 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:39:53 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 22:39:54 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:54 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 22:39:55 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:55 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 22:39:55 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:56 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 22:39:56 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:57 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 22:39:57 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 22:39:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 22:39:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:58 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 22:39:58 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:39:59 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:39:59 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:39:59 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:40:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:40:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:00 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 22:40:00 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:01 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 22:40:01 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:01 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 22:40:01 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:03 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 22:40:03 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:03 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 22:40:03 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:04 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 22:40:04 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:04 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 22:40:04 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:05 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 22:40:05 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:05 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 22:40:05 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:06 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 22:40:06 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:06 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 22:40:07 on Mar 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:07 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 22:40:07 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:08 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 22:40:08 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:08 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 22:40:08 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:09 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 22:40:09 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:09 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 22:40:09 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:10 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 22:40:10 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:10 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 22:40:10 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:11 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 22:40:11 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:12 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 22:40:12 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:12 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 22:40:12 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:13 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 22:40:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:13 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 22:40:13 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:14 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 22:40:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:14 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 22:40:14 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:40:15 on Mar 11,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 22:40:15 on Mar 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
