---
title: Registres-vs_2_x
description: Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de sommets version 2 \_ x.
ms.assetid: 35dfa3c8-be8e-4b2b-84c4-766850cf146c
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 6aebd9095e18abd5ac76988e46c2e061e30209c6
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: fr-FR
ms.lasthandoff: 09/16/2019
ms.locfileid: "103674469"
---
# <a name="registers---vs_2_x"></a><span data-ttu-id="5a0bd-103">Registres-vs \_ 2 \_ x</span><span class="sxs-lookup"><span data-stu-id="5a0bd-103">Registers - vs\_2\_x</span></span>

<span data-ttu-id="5a0bd-104">Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de sommets version 2 \_ x.</span><span class="sxs-lookup"><span data-stu-id="5a0bd-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_x.</span></span>

## <a name="input-registers"></a><span data-ttu-id="5a0bd-105">Registres d’entrée</span><span class="sxs-lookup"><span data-stu-id="5a0bd-105">Input Registers</span></span>



| <span data-ttu-id="5a0bd-106">S’inscrire</span><span class="sxs-lookup"><span data-stu-id="5a0bd-106">Register</span></span> | <span data-ttu-id="5a0bd-107">Nom</span><span class="sxs-lookup"><span data-stu-id="5a0bd-107">Name</span></span>                                                                                      | <span data-ttu-id="5a0bd-108">Count</span><span class="sxs-lookup"><span data-stu-id="5a0bd-108">Count</span></span>      | <span data-ttu-id="5a0bd-109">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-109">R/W</span></span> | <span data-ttu-id="5a0bd-110">\# Ports de lecture</span><span class="sxs-lookup"><span data-stu-id="5a0bd-110">\# Read ports</span></span> | <span data-ttu-id="5a0bd-111">\# Lectures/inst</span><span class="sxs-lookup"><span data-stu-id="5a0bd-111">\# Reads / inst</span></span> | <span data-ttu-id="5a0bd-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="5a0bd-112">Dimension</span></span> | <span data-ttu-id="5a0bd-113">RelAddr</span><span class="sxs-lookup"><span data-stu-id="5a0bd-113">RelAddr</span></span> | <span data-ttu-id="5a0bd-114">Valeurs par défaut</span><span class="sxs-lookup"><span data-stu-id="5a0bd-114">Defaults</span></span>     | <span data-ttu-id="5a0bd-115">DCL obligatoire</span><span class="sxs-lookup"><span data-stu-id="5a0bd-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="5a0bd-116">v\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-116">v\#</span></span>      | [<span data-ttu-id="5a0bd-117">Registre d’entrée</span><span class="sxs-lookup"><span data-stu-id="5a0bd-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="5a0bd-118">16</span><span class="sxs-lookup"><span data-stu-id="5a0bd-118">16</span></span>         | <span data-ttu-id="5a0bd-119">R</span><span class="sxs-lookup"><span data-stu-id="5a0bd-119">R</span></span>   | <span data-ttu-id="5a0bd-120">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-120">1</span></span>             | <span data-ttu-id="5a0bd-121">Illimité</span><span class="sxs-lookup"><span data-stu-id="5a0bd-121">Unlimited</span></span>       | <span data-ttu-id="5a0bd-122">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-122">4</span></span>         | <span data-ttu-id="5a0bd-123">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-123">No</span></span>      | <span data-ttu-id="5a0bd-124">Voir la remarque 1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-124">See note 1</span></span>   | <span data-ttu-id="5a0bd-125">Oui</span><span class="sxs-lookup"><span data-stu-id="5a0bd-125">Yes</span></span>          |
| <span data-ttu-id="5a0bd-126">r\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-126">r\#</span></span>      | [<span data-ttu-id="5a0bd-127">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="5a0bd-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="5a0bd-128">Voir la remarque 2</span><span class="sxs-lookup"><span data-stu-id="5a0bd-128">See note 2</span></span> | <span data-ttu-id="5a0bd-129">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-129">R/W</span></span> | <span data-ttu-id="5a0bd-130">3</span><span class="sxs-lookup"><span data-stu-id="5a0bd-130">3</span></span>             | <span data-ttu-id="5a0bd-131">Illimité</span><span class="sxs-lookup"><span data-stu-id="5a0bd-131">Unlimited</span></span>       | <span data-ttu-id="5a0bd-132">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-132">4</span></span>         | <span data-ttu-id="5a0bd-133">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-133">No</span></span>      | <span data-ttu-id="5a0bd-134">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-134">None</span></span>         | <span data-ttu-id="5a0bd-135">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-135">No</span></span>           |
| <span data-ttu-id="5a0bd-136">c\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-136">c\#</span></span>      | [<span data-ttu-id="5a0bd-137">Registre à virgule flottante constante</span><span class="sxs-lookup"><span data-stu-id="5a0bd-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="5a0bd-138">Voir la remarque 3</span><span class="sxs-lookup"><span data-stu-id="5a0bd-138">See note 3</span></span> | <span data-ttu-id="5a0bd-139">R</span><span class="sxs-lookup"><span data-stu-id="5a0bd-139">R</span></span>   | <span data-ttu-id="5a0bd-140">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-140">1</span></span>             | <span data-ttu-id="5a0bd-141">2</span><span class="sxs-lookup"><span data-stu-id="5a0bd-141">2</span></span>               | <span data-ttu-id="5a0bd-142">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-142">4</span></span>         | <span data-ttu-id="5a0bd-143">a0/aL</span><span class="sxs-lookup"><span data-stu-id="5a0bd-143">a0 / aL</span></span> | <span data-ttu-id="5a0bd-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="5a0bd-145">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-145">No</span></span>           |
| <span data-ttu-id="5a0bd-146">a0</span><span class="sxs-lookup"><span data-stu-id="5a0bd-146">a0</span></span>       | [<span data-ttu-id="5a0bd-147">Registre d’adresses</span><span class="sxs-lookup"><span data-stu-id="5a0bd-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="5a0bd-148">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-148">1</span></span>          | <span data-ttu-id="5a0bd-149">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-149">R/W</span></span> | <span data-ttu-id="5a0bd-150">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-150">1</span></span>             | <span data-ttu-id="5a0bd-151">2</span><span class="sxs-lookup"><span data-stu-id="5a0bd-151">2</span></span>               | <span data-ttu-id="5a0bd-152">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-152">4</span></span>         | <span data-ttu-id="5a0bd-153">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-153">No</span></span>      | <span data-ttu-id="5a0bd-154">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-154">None</span></span>         | <span data-ttu-id="5a0bd-155">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-155">No</span></span>           |
| <span data-ttu-id="5a0bd-156">p\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-156">b\#</span></span>      | [<span data-ttu-id="5a0bd-157">Registre booléen constant</span><span class="sxs-lookup"><span data-stu-id="5a0bd-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="5a0bd-158">16</span><span class="sxs-lookup"><span data-stu-id="5a0bd-158">16</span></span>         | <span data-ttu-id="5a0bd-159">R</span><span class="sxs-lookup"><span data-stu-id="5a0bd-159">R</span></span>   | <span data-ttu-id="5a0bd-160">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-160">1</span></span>             | <span data-ttu-id="5a0bd-161">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-161">1</span></span>               | <span data-ttu-id="5a0bd-162">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-162">1</span></span>         | <span data-ttu-id="5a0bd-163">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-163">No</span></span>      | <span data-ttu-id="5a0bd-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="5a0bd-164">FALSE</span></span>        | <span data-ttu-id="5a0bd-165">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-165">No</span></span>           |
| <span data-ttu-id="5a0bd-166">cliqu\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-166">i\#</span></span>      | [<span data-ttu-id="5a0bd-167">Registre d’entiers constant</span><span class="sxs-lookup"><span data-stu-id="5a0bd-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="5a0bd-168">16</span><span class="sxs-lookup"><span data-stu-id="5a0bd-168">16</span></span>         | <span data-ttu-id="5a0bd-169">R</span><span class="sxs-lookup"><span data-stu-id="5a0bd-169">R</span></span>   | <span data-ttu-id="5a0bd-170">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-170">1</span></span>             | <span data-ttu-id="5a0bd-171">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-171">1</span></span>               | <span data-ttu-id="5a0bd-172">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-172">4</span></span>         | <span data-ttu-id="5a0bd-173">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-173">No</span></span>      | <span data-ttu-id="5a0bd-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="5a0bd-175">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-175">No</span></span>           |
| <span data-ttu-id="5a0bd-176">&</span><span class="sxs-lookup"><span data-stu-id="5a0bd-176">aL</span></span>       | [<span data-ttu-id="5a0bd-177">Registre de compteur de boucle</span><span class="sxs-lookup"><span data-stu-id="5a0bd-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="5a0bd-178">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-178">1</span></span>          | <span data-ttu-id="5a0bd-179">R</span><span class="sxs-lookup"><span data-stu-id="5a0bd-179">R</span></span>   | <span data-ttu-id="5a0bd-180">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-180">1</span></span>             | <span data-ttu-id="5a0bd-181">2</span><span class="sxs-lookup"><span data-stu-id="5a0bd-181">2</span></span>               | <span data-ttu-id="5a0bd-182">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-182">1</span></span>         | <span data-ttu-id="5a0bd-183">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-183">No</span></span>      | <span data-ttu-id="5a0bd-184">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-184">None</span></span>         | <span data-ttu-id="5a0bd-185">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-185">No</span></span>           |
| <span data-ttu-id="5a0bd-186">P0</span><span class="sxs-lookup"><span data-stu-id="5a0bd-186">p0</span></span>       | [<span data-ttu-id="5a0bd-187">Registre de prédicat</span><span class="sxs-lookup"><span data-stu-id="5a0bd-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="5a0bd-188">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-188">1</span></span>          | <span data-ttu-id="5a0bd-189">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-189">R/W</span></span> | <span data-ttu-id="5a0bd-190">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-190">1</span></span>             | <span data-ttu-id="5a0bd-191">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-191">1</span></span>               | <span data-ttu-id="5a0bd-192">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-192">4</span></span>         | <span data-ttu-id="5a0bd-193">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-193">No</span></span>      | <span data-ttu-id="5a0bd-194">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-194">None</span></span>         | <span data-ttu-id="5a0bd-195">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-195">No</span></span>           |



 

<span data-ttu-id="5a0bd-196">Remarques :</span><span class="sxs-lookup"><span data-stu-id="5a0bd-196">Notes:</span></span>

1.  <span data-ttu-id="5a0bd-197">Partial (0, 0, 0, 1) : si seul un sous-ensemble de canaux est mis à jour, les autres canaux ont par défaut la valeur (0, 0, 0, 1).</span><span class="sxs-lookup"><span data-stu-id="5a0bd-197">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="5a0bd-198">Égal à D3DCAPS9. VS20Caps. NumTemps (au moins 12 pour vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="5a0bd-198">Equal to D3DCAPS9.VS20Caps.NumTemps (at least 12 for vs\_2\_x).</span></span>
3.  <span data-ttu-id="5a0bd-199">Égal à D3DCAPS9. MaxVertexShaderConst (au moins 256 pour vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="5a0bd-199">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_x).</span></span>

## <a name="output-registers"></a><span data-ttu-id="5a0bd-200">Registres de sortie</span><span class="sxs-lookup"><span data-stu-id="5a0bd-200">Output Registers</span></span>



| <span data-ttu-id="5a0bd-201">S’inscrire</span><span class="sxs-lookup"><span data-stu-id="5a0bd-201">Register</span></span> | <span data-ttu-id="5a0bd-202">Nom</span><span class="sxs-lookup"><span data-stu-id="5a0bd-202">Name</span></span>                                                                                          | <span data-ttu-id="5a0bd-203">Count</span><span class="sxs-lookup"><span data-stu-id="5a0bd-203">Count</span></span> | <span data-ttu-id="5a0bd-204">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="5a0bd-204">R/W</span></span> | <span data-ttu-id="5a0bd-205">Dimension</span><span class="sxs-lookup"><span data-stu-id="5a0bd-205">Dimension</span></span> | <span data-ttu-id="5a0bd-206">RelAddr</span><span class="sxs-lookup"><span data-stu-id="5a0bd-206">RelAddr</span></span> | <span data-ttu-id="5a0bd-207">Valeurs par défaut</span><span class="sxs-lookup"><span data-stu-id="5a0bd-207">Defaults</span></span> | <span data-ttu-id="5a0bd-208">DCL obligatoire</span><span class="sxs-lookup"><span data-stu-id="5a0bd-208">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="5a0bd-209">oPos</span><span class="sxs-lookup"><span data-stu-id="5a0bd-209">oPos</span></span>     | [<span data-ttu-id="5a0bd-210">Registre de position</span><span class="sxs-lookup"><span data-stu-id="5a0bd-210">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="5a0bd-211">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-211">1</span></span>     | <span data-ttu-id="5a0bd-212">W</span><span class="sxs-lookup"><span data-stu-id="5a0bd-212">W</span></span>   | <span data-ttu-id="5a0bd-213">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-213">4</span></span>         | <span data-ttu-id="5a0bd-214">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-214">No</span></span>      | <span data-ttu-id="5a0bd-215">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-215">None</span></span>     | <span data-ttu-id="5a0bd-216">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-216">No</span></span>           |
| <span data-ttu-id="5a0bd-217">oFog</span><span class="sxs-lookup"><span data-stu-id="5a0bd-217">oFog</span></span>     | [<span data-ttu-id="5a0bd-218">Registre de brouillard</span><span class="sxs-lookup"><span data-stu-id="5a0bd-218">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="5a0bd-219">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-219">1</span></span>     | <span data-ttu-id="5a0bd-220">W</span><span class="sxs-lookup"><span data-stu-id="5a0bd-220">W</span></span>   | <span data-ttu-id="5a0bd-221">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-221">1</span></span>         | <span data-ttu-id="5a0bd-222">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-222">No</span></span>      | <span data-ttu-id="5a0bd-223">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-223">None</span></span>     | <span data-ttu-id="5a0bd-224">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-224">No</span></span>           |
| <span data-ttu-id="5a0bd-225">Décide</span><span class="sxs-lookup"><span data-stu-id="5a0bd-225">oPts</span></span>     | [<span data-ttu-id="5a0bd-226">Registre de la taille du point</span><span class="sxs-lookup"><span data-stu-id="5a0bd-226">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="5a0bd-227">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-227">1</span></span>     | <span data-ttu-id="5a0bd-228">W</span><span class="sxs-lookup"><span data-stu-id="5a0bd-228">W</span></span>   | <span data-ttu-id="5a0bd-229">1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-229">1</span></span>         | <span data-ttu-id="5a0bd-230">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-230">No</span></span>      | <span data-ttu-id="5a0bd-231">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-231">None</span></span>     | <span data-ttu-id="5a0bd-232">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-232">No</span></span>           |
| <span data-ttu-id="5a0bd-233">Diamètre\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-233">oD\#</span></span>     | <span data-ttu-id="5a0bd-234">[Registre des couleurs](dx9-graphics-reference-asm-vs-registers-color.md); Voir la remarque 1</span><span class="sxs-lookup"><span data-stu-id="5a0bd-234">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="5a0bd-235">2</span><span class="sxs-lookup"><span data-stu-id="5a0bd-235">2</span></span>     | <span data-ttu-id="5a0bd-236">W</span><span class="sxs-lookup"><span data-stu-id="5a0bd-236">W</span></span>   | <span data-ttu-id="5a0bd-237">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-237">4</span></span>         | <span data-ttu-id="5a0bd-238">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-238">No</span></span>      | <span data-ttu-id="5a0bd-239">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-239">None</span></span>     | <span data-ttu-id="5a0bd-240">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-240">No</span></span>           |
| <span data-ttu-id="5a0bd-241">oT\#</span><span class="sxs-lookup"><span data-stu-id="5a0bd-241">oT\#</span></span>     | [<span data-ttu-id="5a0bd-242">Registre de coordonnées de texture</span><span class="sxs-lookup"><span data-stu-id="5a0bd-242">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="5a0bd-243">8</span><span class="sxs-lookup"><span data-stu-id="5a0bd-243">8</span></span>     | <span data-ttu-id="5a0bd-244">W</span><span class="sxs-lookup"><span data-stu-id="5a0bd-244">W</span></span>   | <span data-ttu-id="5a0bd-245">4</span><span class="sxs-lookup"><span data-stu-id="5a0bd-245">4</span></span>         | <span data-ttu-id="5a0bd-246">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-246">No</span></span>      | <span data-ttu-id="5a0bd-247">None</span><span class="sxs-lookup"><span data-stu-id="5a0bd-247">None</span></span>     | <span data-ttu-id="5a0bd-248">Non</span><span class="sxs-lookup"><span data-stu-id="5a0bd-248">No</span></span>           |



 

<span data-ttu-id="5a0bd-249">Remarques :</span><span class="sxs-lookup"><span data-stu-id="5a0bd-249">Notes:</span></span>

-   <span data-ttu-id="5a0bd-250">oD0 est la sortie de couleur diffuse ; oD1 est la sortie de couleur spéculaire.</span><span class="sxs-lookup"><span data-stu-id="5a0bd-250">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="5a0bd-251">Rubriques connexes</span><span class="sxs-lookup"><span data-stu-id="5a0bd-251">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="5a0bd-252">Registres de nuanceur vertex</span><span class="sxs-lookup"><span data-stu-id="5a0bd-252">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




