Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  4 14:26:13 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_VGA_wrapper_control_sets_placed.rpt
| Design       : HDMI_VGA_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           27 |
| No           | No                    | Yes                    |              84 |           26 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------+-------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                 Enable Signal                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 |                                               | HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int        |                3 |              8 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 | HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en | HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear  |                1 |             12 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 |                                               | HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_1_n_0    |                3 |             18 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 | HDMI_VGA_i/VGA_controller_0/inst/o_HSYNC      | HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0    |                4 |             18 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 |                                               | HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD[9]_i_1_n_0 |                2 |             20 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 |                                               | HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_1_n_0 |                2 |             20 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 |                                               | HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]                  |               26 |             84 |
|  HDMI_VGA_i/clk_wiz_0/inst/clk_out1 |                                               |                                                       |               31 |            182 |
+-------------------------------------+-----------------------------------------------+-------------------------------------------------------+------------------+----------------+


