INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
