Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 23:10:28 2025
| Host         : LAPTOP-GCI89HDV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           18 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              68 |           19 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             797 |          345 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                            |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                      | reset_cond/M_reset_cond_in                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | p2r_button_cond/D_ctr_q[0]_i_2__4_n_0                                | p2r_button_cond/sync/D_pipe_q_reg[1]_0     |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p1l_button_cond/sel                                                  | p1l_button_cond/sync/clear                 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p1r_button_cond/D_ctr_q[0]_i_2__2_n_0                                | p1r_button_cond/sync/D_pipe_q_reg[1]_0     |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p1split_button_cond/D_ctr_q[0]_i_2__5_n_0                            | p1split_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p2l_button_cond/D_ctr_q[0]_i_2__3_n_0                                | p2l_button_cond/sync/D_pipe_q_reg[1]_0     |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                      | seg/ctr/D_ctr_q[0]_i_1__4_n_0              |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | cd/slow_clk/E[0]                                                     |                                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/E[0]                               | reset_cond/Q[0]                            |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_10[0]             | reset_cond/Q[0]                            |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_12[0]             | reset_cond/Q[0]                            |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_8[0]              | reset_cond/Q[0]                            |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_7[0]              | reset_cond/Q[0]                            |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_1[0]              | reset_cond/Q[0]                            |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_0[0]              | reset_cond/Q[0]                            |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_11[0]             | reset_cond/Q[0]                            |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_6[0]              | reset_cond/Q[0]                            |               21 |             33 |         1.57 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_5[0]              | reset_cond/Q[0]                            |               26 |             33 |         1.27 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_9[0]              | reset_cond/Q[0]                            |               16 |             36 |         2.25 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_2[0]              | reset_cond/Q[0]                            |               18 |             36 |         2.00 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_3[0]              | reset_cond/Q[0]                            |               20 |             36 |         1.80 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3][0]                | reset_cond/Q[0]                            |               25 |             36 |         1.44 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/D_stage_q_reg[3]_4[0]              | reset_cond/Q[0]                            |               15 |             36 |         2.40 |
|  clk_IBUF_BUFG |                                                                      |                                            |               18 |             50 |         2.78 |
|  clk_IBUF_BUFG |                                                                      | reset_cond/Q[0]                            |               14 |             50 |         3.57 |
|  clk_IBUF_BUFG | cd/generator/edge_detector/E[0]                                      | reset_cond/Q[0]                            |               18 |             96 |         5.33 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_onehot_D_game_fsm_q_reg[91][0] | reset_cond/Q[0]                            |               51 |            127 |         2.49 |
+----------------+----------------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


