Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 03:55:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       29          
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.355      -54.257                     72                 1045        0.106        0.000                      0                 1045        3.750        0.000                       0                   421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.355      -54.257                     72                 1041        0.106        0.000                      0                 1041        3.750        0.000                       0                   421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.317        0.000                      0                    4        0.966        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           72  Failing Endpoints,  Worst Slack       -1.355ns,  Total Violation      -54.257ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.355ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.312ns  (logic 2.934ns (25.938%)  route 8.378ns (74.062%))
  Logic Levels:           13  (CARRY4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.497    10.421    sm/D_registers_q_reg[7][0][0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.545 f  sm/D_states_q[6]_i_6/O
                         net (fo=7, routed)           0.819    11.365    sm/D_registers_q[7][2]_i_16_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.489 r  sm/D_states_q[6]_i_35_comp_1/O
                         net (fo=1, routed)           0.000    11.489    sm/D_states_q[6]_i_35_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.021 r  sm/D_states_q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.021    sm/D_states_q_reg[6]_i_18_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.292 f  sm/D_states_q_reg[6]_i_15/CO[0]
                         net (fo=1, routed)           0.731    13.022    sm/alum/data3
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.373    13.395 f  sm/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.489    13.884    sm/D_states_q[6]_i_10_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.008 f  sm/D_states_q[6]_i_4_comp_1/O
                         net (fo=23, routed)          0.626    14.635    sm/M_alum_out[0]
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124    14.759 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.632    15.391    sm/D_states_q[3]_i_22_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I3_O)        0.124    15.515 r  sm/D_states_q[3]_i_6/O
                         net (fo=4, routed)           0.814    16.329    sm/D_states_q[3]_i_6_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124    16.453 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    16.453    sm/D_states_d__0[3]
    SLICE_X49Y90         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.439    14.843    sm/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)        0.032    15.098    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -16.453    
  -------------------------------------------------------------------
                         slack                                 -1.355    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 2.934ns (26.236%)  route 8.249ns (73.764%))
  Logic Levels:           13  (CARRY4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.497    10.421    sm/D_registers_q_reg[7][0][0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.545 f  sm/D_states_q[6]_i_6/O
                         net (fo=7, routed)           0.819    11.365    sm/D_registers_q[7][2]_i_16_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.489 r  sm/D_states_q[6]_i_35_comp_1/O
                         net (fo=1, routed)           0.000    11.489    sm/D_states_q[6]_i_35_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.021 r  sm/D_states_q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.021    sm/D_states_q_reg[6]_i_18_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.292 f  sm/D_states_q_reg[6]_i_15/CO[0]
                         net (fo=1, routed)           0.731    13.022    sm/alum/data3
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.373    13.395 f  sm/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.489    13.884    sm/D_states_q[6]_i_10_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.008 f  sm/D_states_q[6]_i_4_comp_1/O
                         net (fo=23, routed)          0.799    14.807    sm/M_alum_out[0]
    SLICE_X48Y90         LUT6 (Prop_lut6_I4_O)        0.124    14.931 f  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.328    15.259    sm/D_states_q[1]_i_23_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124    15.383 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.818    16.200    sm/D_states_q[1]_i_7_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    16.324    sm/D_states_d__0[1]
    SLICE_X49Y91         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.031    15.098    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 -1.227    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 2.934ns (26.492%)  route 8.141ns (73.508%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.497    10.421    sm/D_registers_q_reg[7][0][0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.545 f  sm/D_states_q[6]_i_6/O
                         net (fo=7, routed)           0.819    11.365    sm/D_registers_q[7][2]_i_16_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.489 r  sm/D_states_q[6]_i_35_comp_1/O
                         net (fo=1, routed)           0.000    11.489    sm/D_states_q[6]_i_35_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.021 r  sm/D_states_q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.021    sm/D_states_q_reg[6]_i_18_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.292 r  sm/D_states_q_reg[6]_i_15/CO[0]
                         net (fo=1, routed)           0.731    13.022    sm/alum/data3
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.373    13.395 r  sm/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.301    13.697    sm/D_states_q[6]_i_10_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I0_O)        0.124    13.821 r  sm/D_states_q[6]_i_7/O
                         net (fo=3, routed)           0.573    14.394    sm/D_states_q[6]_i_7_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I4_O)        0.124    14.518 f  sm/D_states_q[2]_i_19_comp/O
                         net (fo=1, routed)           0.303    14.820    sm/D_states_q[2]_i_19_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.944 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.667    15.611    sm/D_states_q[2]_i_5_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.735 r  sm/D_states_q[2]_rep__0_i_1_comp/O
                         net (fo=1, routed)           0.481    16.216    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)       -0.061    15.020    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -16.216    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.918ns  (logic 2.574ns (23.577%)  route 8.344ns (76.423%))
  Logic Levels:           11  (CARRY4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.896    10.821    sm/D_registers_q_reg[7][0][0]
    SLICE_X42Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.371 r  sm/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.371    sm/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.590 f  sm/D_registers_q_reg[7][7]_i_5/O[0]
                         net (fo=1, routed)           0.601    12.190    sm/alum/data1[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I2_O)        0.295    12.485 f  sm/D_registers_q[7][4]_i_2/O
                         net (fo=5, routed)           0.842    13.327    sm/D_registers_q[7][4]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  sm/D_states_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.788    14.239    sm/D_states_q[7]_i_31_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    14.363 r  sm/D_states_q[7]_i_17_comp_2/O
                         net (fo=1, routed)           0.431    14.795    sm/D_states_q[7]_i_17_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.919 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.151    15.070    sm/D_states_q[7]_i_4_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.194 r  sm/D_states_q[7]_i_1_comp_1/O
                         net (fo=21, routed)          0.865    16.059    sm/D_states_q[7]_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.876    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -16.059    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.574ns (23.627%)  route 8.320ns (76.373%))
  Logic Levels:           11  (CARRY4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.896    10.821    sm/D_registers_q_reg[7][0][0]
    SLICE_X42Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.371 r  sm/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.371    sm/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.590 f  sm/D_registers_q_reg[7][7]_i_5/O[0]
                         net (fo=1, routed)           0.601    12.190    sm/alum/data1[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I2_O)        0.295    12.485 f  sm/D_registers_q[7][4]_i_2/O
                         net (fo=5, routed)           0.842    13.327    sm/D_registers_q[7][4]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  sm/D_states_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.788    14.239    sm/D_states_q[7]_i_31_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    14.363 r  sm/D_states_q[7]_i_17_comp_2/O
                         net (fo=1, routed)           0.431    14.795    sm/D_states_q[7]_i_17_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.919 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.151    15.070    sm/D_states_q[7]_i_4_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.194 r  sm/D_states_q[7]_i_1_comp_1/O
                         net (fo=21, routed)          0.841    16.035    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y87         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X49Y87         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.859    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -16.035    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.574ns (23.627%)  route 8.320ns (76.373%))
  Logic Levels:           11  (CARRY4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.896    10.821    sm/D_registers_q_reg[7][0][0]
    SLICE_X42Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.371 r  sm/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.371    sm/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.590 f  sm/D_registers_q_reg[7][7]_i_5/O[0]
                         net (fo=1, routed)           0.601    12.190    sm/alum/data1[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I2_O)        0.295    12.485 f  sm/D_registers_q[7][4]_i_2/O
                         net (fo=5, routed)           0.842    13.327    sm/D_registers_q[7][4]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  sm/D_states_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.788    14.239    sm/D_states_q[7]_i_31_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    14.363 r  sm/D_states_q[7]_i_17_comp_2/O
                         net (fo=1, routed)           0.431    14.795    sm/D_states_q[7]_i_17_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.919 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.151    15.070    sm/D_states_q[7]_i_4_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.194 r  sm/D_states_q[7]_i_1_comp_1/O
                         net (fo=21, routed)          0.841    16.035    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y87         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X49Y87         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.859    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -16.035    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.907ns  (logic 2.574ns (23.599%)  route 8.333ns (76.401%))
  Logic Levels:           11  (CARRY4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.896    10.821    sm/D_registers_q_reg[7][0][0]
    SLICE_X42Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.371 r  sm/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.371    sm/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.590 f  sm/D_registers_q_reg[7][7]_i_5/O[0]
                         net (fo=1, routed)           0.601    12.190    sm/alum/data1[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I2_O)        0.295    12.485 f  sm/D_registers_q[7][4]_i_2/O
                         net (fo=5, routed)           0.842    13.327    sm/D_registers_q[7][4]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  sm/D_states_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.788    14.239    sm/D_states_q[7]_i_31_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    14.363 r  sm/D_states_q[7]_i_17_comp_2/O
                         net (fo=1, routed)           0.431    14.795    sm/D_states_q[7]_i_17_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.919 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.151    15.070    sm/D_states_q[7]_i_4_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.194 r  sm/D_states_q[7]_i_1_comp_1/O
                         net (fo=21, routed)          0.854    16.048    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X51Y86         FDRE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.873    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 2.934ns (26.416%)  route 8.173ns (73.584%))
  Logic Levels:           13  (CARRY4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.497    10.421    sm/D_registers_q_reg[7][0][0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.545 f  sm/D_states_q[6]_i_6/O
                         net (fo=7, routed)           0.819    11.365    sm/D_registers_q[7][2]_i_16_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.489 r  sm/D_states_q[6]_i_35_comp_1/O
                         net (fo=1, routed)           0.000    11.489    sm/D_states_q[6]_i_35_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.021 r  sm/D_states_q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.021    sm/D_states_q_reg[6]_i_18_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.292 r  sm/D_states_q_reg[6]_i_15/CO[0]
                         net (fo=1, routed)           0.731    13.022    sm/alum/data3
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.373    13.395 r  sm/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.489    13.884    sm/D_states_q[6]_i_10_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.008 r  sm/D_states_q[6]_i_4_comp_1/O
                         net (fo=23, routed)          0.632    14.640    sm/M_alum_out[0]
    SLICE_X48Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.764 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.403    15.167    sm/D_states_q[1]_i_18_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.291 r  sm/D_states_q[1]_i_6/O
                         net (fo=3, routed)           0.833    16.124    sm/D_states_q[1]_i_6_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.248 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    16.248    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)        0.032    15.099    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                 -1.149    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 3.024ns (27.866%)  route 7.828ns (72.134%))
  Logic Levels:           13  (CARRY4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.497    10.421    sm/D_registers_q_reg[7][0][0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.545 f  sm/D_states_q[6]_i_6/O
                         net (fo=7, routed)           0.819    11.365    sm/D_registers_q[7][2]_i_16_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.489 r  sm/D_states_q[6]_i_35_comp_1/O
                         net (fo=1, routed)           0.000    11.489    sm/D_states_q[6]_i_35_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.021 r  sm/D_states_q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.021    sm/D_states_q_reg[6]_i_18_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.292 r  sm/D_states_q_reg[6]_i_15/CO[0]
                         net (fo=1, routed)           0.731    13.022    sm/alum/data3
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.373    13.395 r  sm/D_states_q[6]_i_10/O
                         net (fo=2, routed)           0.489    13.884    sm/D_states_q[6]_i_10_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.008 r  sm/D_states_q[6]_i_4_comp_1/O
                         net (fo=23, routed)          0.628    14.637    sm/M_alum_out[0]
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    14.761 r  sm/D_states_q[5]_i_8/O
                         net (fo=2, routed)           0.547    15.307    sm/D_states_q[5]_i_8_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.124    15.431 r  sm/D_states_q[5]_i_3/O
                         net (fo=1, routed)           0.000    15.431    sm/D_states_q[5]_i_3_n_0
    SLICE_X50Y86         MUXF7 (Prop_muxf7_I1_O)      0.214    15.645 r  sm/D_states_q_reg[5]_i_1/O
                         net (fo=3, routed)           0.347    15.993    sm/D_states_d__0[5]
    SLICE_X50Y87         FDRE                                         r  sm/D_states_q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.438    14.842    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X50Y87         FDRE (Setup_fdre_C_D)       -0.218    14.861    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -15.993    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.897ns  (logic 2.574ns (23.622%)  route 8.323ns (76.378%))
  Logic Levels:           11  (CARRY4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]/Q
                         net (fo=129, routed)         1.383     7.042    sm/D_states_q[4]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  sm/ram_reg_i_176/O
                         net (fo=1, routed)           0.781     7.947    sm/ram_reg_i_176_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.071 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.426     8.497    sm/ram_reg_i_115_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  sm/ram_reg_i_66/O
                         net (fo=39, routed)          1.180     9.801    sm/M_sm_ra1[1]
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.925 r  sm/ram_reg_i_102/O
                         net (fo=9, routed)           0.896    10.821    sm/D_registers_q_reg[7][0][0]
    SLICE_X42Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.371 r  sm/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.371    sm/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.590 f  sm/D_registers_q_reg[7][7]_i_5/O[0]
                         net (fo=1, routed)           0.601    12.190    sm/alum/data1[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I2_O)        0.295    12.485 f  sm/D_registers_q[7][4]_i_2/O
                         net (fo=5, routed)           0.842    13.327    sm/D_registers_q[7][4]_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  sm/D_states_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.788    14.239    sm/D_states_q[7]_i_31_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    14.363 r  sm/D_states_q[7]_i_17_comp_2/O
                         net (fo=1, routed)           0.431    14.795    sm/D_states_q[7]_i_17_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.919 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.151    15.070    sm/D_states_q[7]_i_4_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.194 r  sm/D_states_q[7]_i_1_comp_1/O
                         net (fo=21, routed)          0.844    16.038    sm/D_states_q[7]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X50Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.909    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                 -1.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.932    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.932    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.932    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.287     1.932    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.826     2.016    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=5, routed)           0.086     1.732    display/D_sclk_counter_q_reg[6]
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  display/D_sclk_counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    display/D_sclk_counter_q[7]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  display/D_sclk_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  display/D_sclk_counter_q_reg[7]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.092     1.610    display/D_sclk_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X36Y92         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.115     1.760    display/p_0_in[2]
    SLICE_X38Y91         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.828     2.018    display/clk_IBUF_BUFG
    SLICE_X38Y91         FDRE                                         r  display/D_bram_addr_q_reg[2]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.059     1.579    display/D_bram_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            med_inputclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.880%)  route 0.131ns (48.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.552     1.496    gamecounter/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  gamecounter/D_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  gamecounter/D_ctr_q_reg[25]/Q
                         net (fo=4, routed)           0.131     1.768    med_inputclk/M_gamecounter_value[0]
    SLICE_X49Y77         FDRE                                         r  med_inputclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.820     2.010    med_inputclk/clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  med_inputclk/D_last_q_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.070     1.581    med_inputclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  display/D_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_counter_q_reg[1]/Q
                         net (fo=15, routed)          0.121     1.767    display/D_sclk_counter_q_reg[1]
    SLICE_X36Y93         LUT5 (Prop_lut5_I1_O)        0.049     1.816 r  display/D_sclk_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    display/D_sclk_counter_q[4]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  display/D_sclk_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.107     1.625    display/D_sclk_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X36Y92         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[4]/Q
                         net (fo=4, routed)           0.124     1.769    display/p_0_in[4]
    SLICE_X38Y91         FDRE                                         r  display/D_bram_addr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.828     2.018    display/clk_IBUF_BUFG
    SLICE_X38Y91         FDRE                                         r  display/D_bram_addr_q_reg[4]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.052     1.572    display/D_bram_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.582     1.526    forLoop_idx_0_885456137[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.130     1.797    forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.048     1.845 r  forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.845    forLoop_idx_0_885456137[0].cond_butt_dirs/p_0_in__3[2]
    SLICE_X59Y71         FDRE                                         r  forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.850     2.039    forLoop_idx_0_885456137[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     1.646    forLoop_idx_0_885456137[0].cond_butt_dirs/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y85   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y88   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y89   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.857%)  route 2.668ns (82.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=164, routed)         2.141     7.737    sm/D_states_q[7]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.861 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.388    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.857%)  route 2.668ns (82.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=164, routed)         2.141     7.737    sm/D_states_q[7]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.861 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.388    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.857%)  route 2.668ns (82.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=164, routed)         2.141     7.737    sm/D_states_q[7]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.861 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.388    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.857%)  route 2.668ns (82.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=164, routed)         2.141     7.737    sm/D_states_q[7]
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.861 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.388    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.086%)  route 0.696ns (76.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=99, routed)          0.524     2.194    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.239 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.411    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X55Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.086%)  route 0.696ns (76.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=99, routed)          0.524     2.194    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.239 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.411    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X55Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.086%)  route 0.696ns (76.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=99, routed)          0.524     2.194    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.239 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.411    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X55Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.086%)  route 0.696ns (76.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=99, routed)          0.524     2.194    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.239 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.411    fifo_reset_cond/AS[0]
    SLICE_X55Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X55Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.966    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.441ns  (logic 10.235ns (29.717%)  route 24.206ns (70.283%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.955     7.547    L_reg/Q[9]
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.671 f  L_reg/L_605753b2_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.622     8.293    L_reg/L_605753b2_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I1_O)        0.150     8.443 f  L_reg/L_605753b2_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.824     9.267    L_reg/L_605753b2_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I3_O)        0.356     9.623 f  L_reg/L_605753b2_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.920    10.543    L_reg/L_605753b2_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y67         LUT2 (Prop_lut2_I0_O)        0.348    10.891 f  L_reg/L_605753b2_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.172    11.063    L_reg/L_605753b2_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.187 f  L_reg/L_605753b2_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.332    12.520    L_reg/L_605753b2_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.124    12.644 r  L_reg/L_605753b2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.615    13.259    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.666 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.690    14.355    L_reg/L_605753b2_remainder0_1[9]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.658 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.838    15.496    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.150    15.646 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.337    15.983    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    16.309 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.156    17.465    L_reg/i__carry_i_14__2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.589 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.588    18.178    L_reg/i__carry_i_35__0_n_0
    SLICE_X44Y66         LUT2 (Prop_lut2_I1_O)        0.124    18.302 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.292    18.593    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.717 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.724    19.441    L_reg/D_registers_q_reg[6][8]_2[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.565 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    19.565    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.097 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.097    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.336 f  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.816    21.151    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.302    21.453 f  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.167    22.621    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.124    22.745 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.490    24.235    L_reg/i__carry_i_22__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.359 f  L_reg/i__carry_i_20__1/O
                         net (fo=1, routed)           0.402    24.761    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124    24.885 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.886    25.771    L_reg/i__carry_i_9__1_n_0
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124    25.895 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.535    26.430    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.826 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.826    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.943 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.258 f  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    27.883    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.307    28.190 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.453    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124    28.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.060    29.637    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.761 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.582    30.343    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.467 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.944    31.411    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.535 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.183    32.717    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y64         LUT3 (Prop_lut3_I1_O)        0.124    32.841 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.189    36.030    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.577 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.577    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.349ns  (logic 10.881ns (31.678%)  route 23.468ns (68.322%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.980     7.572    L_reg/D_registers_q_reg[3][12]_1[8]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.724 r  L_reg/L_605753b2_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.035     8.760    L_reg/L_605753b2_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.354     9.114 f  L_reg/L_605753b2_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.690     9.803    L_reg/L_605753b2_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.326    10.129 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.682    10.812    L_reg/D_registers_q_reg[3][6]_2
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.964 r  L_reg/L_605753b2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.860    11.824    L_reg/L_605753b2_remainder0__0_carry_i_9_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.348    12.172 r  L_reg/L_605753b2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.172    bseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.722 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.731    bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.834    13.878    L_reg/L_605753b2_remainder0[7]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.306    14.184 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.219    15.403    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.527 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.816    16.342    L_reg/i__carry_i_31_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.466 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.597    17.063    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.187 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.682    17.868    L_reg/i__carry_i_35_n_0
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.149    18.017 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.450    18.467    L_reg/i__carry_i_16_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.332    18.799 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.781    19.580    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    19.704 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.704    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.236 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.245    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.579 f  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.370    21.950    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.303    22.253 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          1.320    23.573    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.697 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.372    25.069    L_reg/i__carry_i_22_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    25.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.495    25.688    L_reg/i__carry_i_20_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.124    25.812 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    26.496    L_reg/i__carry_i_9_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124    26.620 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.379    26.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.384 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.384    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.811 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.469    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    28.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.057    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.181 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.529    29.710    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.834 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.501    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.600    31.225    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.814    32.163    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    32.287 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.655    35.941    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.486 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.486    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.339ns  (logic 10.232ns (29.796%)  route 24.108ns (70.204%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.955     7.547    L_reg/Q[9]
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.671 f  L_reg/L_605753b2_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.622     8.293    L_reg/L_605753b2_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I1_O)        0.150     8.443 f  L_reg/L_605753b2_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.824     9.267    L_reg/L_605753b2_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I3_O)        0.356     9.623 f  L_reg/L_605753b2_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.920    10.543    L_reg/L_605753b2_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y67         LUT2 (Prop_lut2_I0_O)        0.348    10.891 f  L_reg/L_605753b2_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.172    11.063    L_reg/L_605753b2_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.187 f  L_reg/L_605753b2_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.332    12.520    L_reg/L_605753b2_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.124    12.644 r  L_reg/L_605753b2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.615    13.259    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.666 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.690    14.355    L_reg/L_605753b2_remainder0_1[9]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.658 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.838    15.496    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.150    15.646 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.337    15.983    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    16.309 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.156    17.465    L_reg/i__carry_i_14__2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.589 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.588    18.178    L_reg/i__carry_i_35__0_n_0
    SLICE_X44Y66         LUT2 (Prop_lut2_I1_O)        0.124    18.302 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.292    18.593    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.717 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.724    19.441    L_reg/D_registers_q_reg[6][8]_2[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.565 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    19.565    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.097 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.097    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.336 f  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.816    21.151    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.302    21.453 f  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.167    22.621    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.124    22.745 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.490    24.235    L_reg/i__carry_i_22__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.359 f  L_reg/i__carry_i_20__1/O
                         net (fo=1, routed)           0.402    24.761    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124    24.885 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.886    25.771    L_reg/i__carry_i_9__1_n_0
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124    25.895 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.535    26.430    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.826 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.826    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.943 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.258 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    27.883    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.307    28.190 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.453    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124    28.577 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.060    29.637    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.761 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.582    30.343    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.467 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.944    31.411    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.178    32.712    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y64         LUT4 (Prop_lut4_I1_O)        0.124    32.836 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.096    35.932    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.475 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.475    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.308ns  (logic 10.497ns (30.597%)  route 23.811ns (69.403%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.955     7.547    L_reg/Q[9]
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.671 f  L_reg/L_605753b2_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.622     8.293    L_reg/L_605753b2_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I1_O)        0.150     8.443 f  L_reg/L_605753b2_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.824     9.267    L_reg/L_605753b2_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I3_O)        0.356     9.623 f  L_reg/L_605753b2_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.920    10.543    L_reg/L_605753b2_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y67         LUT2 (Prop_lut2_I0_O)        0.348    10.891 f  L_reg/L_605753b2_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.172    11.063    L_reg/L_605753b2_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.187 f  L_reg/L_605753b2_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.332    12.520    L_reg/L_605753b2_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.124    12.644 r  L_reg/L_605753b2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.615    13.259    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.666 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.690    14.355    L_reg/L_605753b2_remainder0_1[9]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.658 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.838    15.496    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.150    15.646 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.337    15.983    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    16.309 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.156    17.465    L_reg/i__carry_i_14__2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.589 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.588    18.178    L_reg/i__carry_i_35__0_n_0
    SLICE_X44Y66         LUT2 (Prop_lut2_I1_O)        0.124    18.302 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.292    18.593    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.717 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.724    19.441    L_reg/D_registers_q_reg[6][8]_2[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.565 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    19.565    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.097 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.097    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.336 f  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.816    21.151    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.302    21.453 f  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.167    22.621    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.124    22.745 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.490    24.235    L_reg/i__carry_i_22__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.359 f  L_reg/i__carry_i_20__1/O
                         net (fo=1, routed)           0.402    24.761    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124    24.885 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.886    25.771    L_reg/i__carry_i_9__1_n_0
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124    25.895 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.535    26.430    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.826 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.826    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.943 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.258 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    27.883    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.307    28.190 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.453    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124    28.577 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.060    29.637    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.761 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.582    30.343    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.467 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.944    31.411    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.168    32.702    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y64         LUT4 (Prop_lut4_I2_O)        0.152    32.854 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.809    35.663    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    39.444 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.444    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.293ns  (logic 11.103ns (32.376%)  route 23.190ns (67.624%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.980     7.572    L_reg/D_registers_q_reg[3][12]_1[8]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.724 r  L_reg/L_605753b2_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.035     8.760    L_reg/L_605753b2_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.354     9.114 f  L_reg/L_605753b2_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.690     9.803    L_reg/L_605753b2_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.326    10.129 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.682    10.812    L_reg/D_registers_q_reg[3][6]_2
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.964 r  L_reg/L_605753b2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.860    11.824    L_reg/L_605753b2_remainder0__0_carry_i_9_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.348    12.172 r  L_reg/L_605753b2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.172    bseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.722 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.731    bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.834    13.878    L_reg/L_605753b2_remainder0[7]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.306    14.184 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.219    15.403    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.527 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.816    16.342    L_reg/i__carry_i_31_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.466 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.597    17.063    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.187 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.682    17.868    L_reg/i__carry_i_35_n_0
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.149    18.017 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.450    18.467    L_reg/i__carry_i_16_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.332    18.799 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.781    19.580    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    19.704 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.704    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.236 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.245    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.579 f  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.370    21.950    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.303    22.253 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          1.320    23.573    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.697 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.372    25.069    L_reg/i__carry_i_22_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    25.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.495    25.688    L_reg/i__carry_i_20_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.124    25.812 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    26.496    L_reg/i__carry_i_9_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124    26.620 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.379    26.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.384 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.384    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.811 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.469    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    28.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.057    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.181 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.529    29.710    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.834 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.501    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.600    31.225    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.814    32.163    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.153    32.316 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.377    35.693    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.429 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.429    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.227ns  (logic 11.105ns (32.446%)  route 23.122ns (67.554%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.980     7.572    L_reg/D_registers_q_reg[3][12]_1[8]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.724 r  L_reg/L_605753b2_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.035     8.760    L_reg/L_605753b2_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.354     9.114 f  L_reg/L_605753b2_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.690     9.803    L_reg/L_605753b2_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.326    10.129 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.682    10.812    L_reg/D_registers_q_reg[3][6]_2
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.964 r  L_reg/L_605753b2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.860    11.824    L_reg/L_605753b2_remainder0__0_carry_i_9_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.348    12.172 r  L_reg/L_605753b2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.172    bseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.722 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.731    bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.834    13.878    L_reg/L_605753b2_remainder0[7]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.306    14.184 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.219    15.403    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.527 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.816    16.342    L_reg/i__carry_i_31_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.466 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.597    17.063    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.187 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.682    17.868    L_reg/i__carry_i_35_n_0
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.149    18.017 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.450    18.467    L_reg/i__carry_i_16_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.332    18.799 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.781    19.580    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    19.704 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.704    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.236 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.245    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.579 f  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.370    21.950    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.303    22.253 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          1.320    23.573    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.697 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.372    25.069    L_reg/i__carry_i_22_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    25.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.495    25.688    L_reg/i__carry_i_20_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.124    25.812 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    26.496    L_reg/i__carry_i_9_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124    26.620 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.379    26.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.384 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.384    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.811 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.469    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    28.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.057    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.181 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.529    29.710    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.834 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.501    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.600    31.225    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.850    32.198    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.152    32.350 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.273    35.623    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    39.363 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.363    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.202ns  (logic 11.103ns (32.464%)  route 23.098ns (67.536%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.980     7.572    L_reg/D_registers_q_reg[3][12]_1[8]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.724 r  L_reg/L_605753b2_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.035     8.760    L_reg/L_605753b2_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.354     9.114 f  L_reg/L_605753b2_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.690     9.803    L_reg/L_605753b2_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.326    10.129 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.682    10.812    L_reg/D_registers_q_reg[3][6]_2
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.964 r  L_reg/L_605753b2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.860    11.824    L_reg/L_605753b2_remainder0__0_carry_i_9_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.348    12.172 r  L_reg/L_605753b2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.172    bseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.722 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.731    bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.834    13.878    L_reg/L_605753b2_remainder0[7]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.306    14.184 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.219    15.403    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.527 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.816    16.342    L_reg/i__carry_i_31_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.466 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.597    17.063    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.187 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.682    17.868    L_reg/i__carry_i_35_n_0
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.149    18.017 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.450    18.467    L_reg/i__carry_i_16_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.332    18.799 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.781    19.580    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    19.704 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.704    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.236 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.245    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.579 f  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.370    21.950    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.303    22.253 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          1.320    23.573    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.697 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.372    25.069    L_reg/i__carry_i_22_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    25.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.495    25.688    L_reg/i__carry_i_20_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.124    25.812 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    26.496    L_reg/i__carry_i_9_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124    26.620 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.379    26.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.384 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.384    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.811 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.469    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    28.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.057    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.181 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.529    29.710    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.834 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.501    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.600    31.225    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.851    32.199    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.152    32.351 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.248    35.599    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    39.338 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.338    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.193ns  (logic 10.882ns (31.825%)  route 23.311ns (68.175%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.980     7.572    L_reg/D_registers_q_reg[3][12]_1[8]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.724 r  L_reg/L_605753b2_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.035     8.760    L_reg/L_605753b2_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.354     9.114 f  L_reg/L_605753b2_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.690     9.803    L_reg/L_605753b2_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.326    10.129 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.682    10.812    L_reg/D_registers_q_reg[3][6]_2
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.964 r  L_reg/L_605753b2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.860    11.824    L_reg/L_605753b2_remainder0__0_carry_i_9_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.348    12.172 r  L_reg/L_605753b2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.172    bseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.722 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.731    bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.834    13.878    L_reg/L_605753b2_remainder0[7]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.306    14.184 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.219    15.403    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.527 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.816    16.342    L_reg/i__carry_i_31_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.466 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.597    17.063    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.187 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.682    17.868    L_reg/i__carry_i_35_n_0
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.149    18.017 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.450    18.467    L_reg/i__carry_i_16_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.332    18.799 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.781    19.580    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    19.704 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.704    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.236 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.245    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.579 f  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.370    21.950    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.303    22.253 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          1.320    23.573    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.697 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.372    25.069    L_reg/i__carry_i_22_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    25.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.495    25.688    L_reg/i__carry_i_20_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.124    25.812 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    26.496    L_reg/i__carry_i_9_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124    26.620 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.379    26.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.384 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.384    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.811 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.469    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    28.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.057    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.181 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.529    29.710    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    29.834 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.501    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.600    31.225    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.851    32.199    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.124    32.323 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.461    35.784    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.329 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.329    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.957ns  (logic 10.262ns (30.220%)  route 23.695ns (69.780%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.955     7.547    L_reg/Q[9]
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.671 f  L_reg/L_605753b2_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.622     8.293    L_reg/L_605753b2_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I1_O)        0.150     8.443 f  L_reg/L_605753b2_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.824     9.267    L_reg/L_605753b2_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I3_O)        0.356     9.623 f  L_reg/L_605753b2_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.920    10.543    L_reg/L_605753b2_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y67         LUT2 (Prop_lut2_I0_O)        0.348    10.891 f  L_reg/L_605753b2_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.172    11.063    L_reg/L_605753b2_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.187 f  L_reg/L_605753b2_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.332    12.520    L_reg/L_605753b2_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.124    12.644 r  L_reg/L_605753b2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.615    13.259    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.666 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.690    14.355    L_reg/L_605753b2_remainder0_1[9]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.303    14.658 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.838    15.496    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I0_O)        0.150    15.646 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.337    15.983    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    16.309 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.156    17.465    L_reg/i__carry_i_14__2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.589 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.588    18.178    L_reg/i__carry_i_35__0_n_0
    SLICE_X44Y66         LUT2 (Prop_lut2_I1_O)        0.124    18.302 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.292    18.593    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.717 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.724    19.441    L_reg/D_registers_q_reg[6][8]_2[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.565 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    19.565    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.097 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.097    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.336 f  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.816    21.151    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.302    21.453 f  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.167    22.621    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.124    22.745 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.490    24.235    L_reg/i__carry_i_22__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.359 f  L_reg/i__carry_i_20__1/O
                         net (fo=1, routed)           0.402    24.761    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124    24.885 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.886    25.771    L_reg/i__carry_i_9__1_n_0
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.124    25.895 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.535    26.430    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.826 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.826    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.943 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.943    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.258 r  timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    27.883    timerseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.307    28.190 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    28.453    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124    28.577 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.060    29.637    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124    29.761 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.582    30.343    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.124    30.467 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.944    31.411    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    31.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.168    32.702    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y64         LUT4 (Prop_lut4_I3_O)        0.124    32.826 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.693    35.519    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.093 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.093    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.929ns  (logic 10.985ns (32.375%)  route 22.945ns (67.625%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=2 LUT4=5 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.980     7.572    L_reg/D_registers_q_reg[3][12]_1[8]
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.724 r  L_reg/L_605753b2_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.035     8.760    L_reg/L_605753b2_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.354     9.114 f  L_reg/L_605753b2_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.690     9.803    L_reg/L_605753b2_remainder0__0_carry__1_i_6_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.326    10.129 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.682    10.812    L_reg/D_registers_q_reg[3][6]_2
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.964 r  L_reg/L_605753b2_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.860    11.824    L_reg/L_605753b2_remainder0__0_carry_i_9_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.348    12.172 r  L_reg/L_605753b2_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.172    bseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.722 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.731    bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  bseg_driver/decimal_renderer/L_605753b2_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.834    13.878    L_reg/L_605753b2_remainder0[7]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.306    14.184 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.219    15.403    L_reg/i__carry_i_20__0_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.527 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.816    16.342    L_reg/i__carry_i_31_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.466 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.597    17.063    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.187 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.682    17.868    L_reg/i__carry_i_35_n_0
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.149    18.017 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.450    18.467    L_reg/i__carry_i_16_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.332    18.799 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.781    19.580    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    19.704 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.704    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.236 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.245    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.579 f  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.370    21.950    L_reg/L_605753b2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.303    22.253 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          1.320    23.573    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X36Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.697 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.372    25.069    L_reg/i__carry_i_22_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.124    25.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.495    25.688    L_reg/i__carry_i_20_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I3_O)        0.124    25.812 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.684    26.496    L_reg/i__carry_i_9_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124    26.620 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.379    26.999    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.384 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.384    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.498 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.811 r  bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.469    bseg_driver/decimal_renderer/L_605753b2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.306    28.775 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.057    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.181 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.868    30.049    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y71         LUT5 (Prop_lut5_I1_O)        0.150    30.199 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.578    30.777    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.326    31.103 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.656    31.759    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.124    31.883 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.639    35.522    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.065 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.065    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.409ns (80.464%)  route 0.342ns (19.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.342     2.003    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.283    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.367ns (76.752%)  route 0.414ns (23.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.414     2.088    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.313 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.396ns (70.293%)  route 0.590ns (29.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.586     1.530    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDPE (Prop_fdpe_C_Q)         0.164     1.694 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.590     2.284    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.516 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.516    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1408870460[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.421ns (69.282%)  route 0.630ns (30.718%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.173     1.850    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.457     2.352    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.586 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.586    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1408870460[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.415ns (66.418%)  route 0.716ns (33.582%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.591     1.535    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.198     1.873    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.918 r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.518     2.436    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.666 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.666    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.373ns (58.517%)  route 0.973ns (41.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.973     2.615    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.847 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.847    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.392ns (57.522%)  route 1.028ns (42.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.028     2.699    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.926 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.926    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.488ns (60.879%)  route 0.956ns (39.121%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.586     1.530    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=7, routed)           0.457     2.151    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.043     2.194 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.693    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.281     3.974 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.974    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_885456137[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.619ns (37.243%)  route 2.728ns (62.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.184     3.679    forLoop_idx_0_885456137[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.803 r  forLoop_idx_0_885456137[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.543     4.346    forLoop_idx_0_885456137[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y67         SRLC32E                                      r  forLoop_idx_0_885456137[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.434     4.838    forLoop_idx_0_885456137[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y67         SRLC32E                                      r  forLoop_idx_0_885456137[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 1.615ns (41.088%)  route 2.316ns (58.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.841     3.332    forLoop_idx_0_885456137[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.456 r  forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.474     3.931    forLoop_idx_0_885456137[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.497     4.901    forLoop_idx_0_885456137[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.617ns (41.635%)  route 2.267ns (58.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.699     3.192    forLoop_idx_0_885456137[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.316 r  forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.568     3.885    forLoop_idx_0_885456137[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y65         SRLC32E                                      r  forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.437     4.841    forLoop_idx_0_885456137[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y65         SRLC32E                                      r  forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.622ns (42.284%)  route 2.215ns (57.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.691     3.190    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.314 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.523     3.837    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X52Y67         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.434     4.838    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X52Y67         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.625ns (42.810%)  route 2.170ns (57.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.840     3.341    forLoop_idx_0_885456137[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.465 r  forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.330     3.795    forLoop_idx_0_885456137[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.497     4.901    forLoop_idx_0_885456137[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 1.611ns (42.629%)  route 2.168ns (57.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.335     2.822    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.946 r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.833     3.779    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.507     4.911    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.750ns  (logic 1.618ns (43.155%)  route 2.132ns (56.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.645     3.139    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.263 r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.487     3.750    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.506     4.910    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X65Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.307ns (28.919%)  route 0.755ns (71.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.595     0.857    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.902 r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.160     1.062    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.860     2.049    forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1408870460[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X65Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.300ns (27.175%)  route 0.803ns (72.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.505     0.760    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.805 r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.298     1.103    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.862     2.052    forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1408870460[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.313ns (27.183%)  route 0.839ns (72.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.730     0.999    forLoop_idx_0_885456137[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.109     1.153    forLoop_idx_0_885456137[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.850     2.040    forLoop_idx_0_885456137[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.306ns (25.415%)  route 0.898ns (74.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.722     0.983    forLoop_idx_0_885456137[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.028 r  forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.176     1.204    forLoop_idx_0_885456137[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y65         SRLC32E                                      r  forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.828     2.018    forLoop_idx_0_885456137[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y65         SRLC32E                                      r  forLoop_idx_0_885456137[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.304ns (24.928%)  route 0.915ns (75.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.745     1.004    forLoop_idx_0_885456137[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.049 r  forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.169     1.218    forLoop_idx_0_885456137[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.850     2.040    forLoop_idx_0_885456137[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_885456137[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





