<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='177' type='bool llvm::SIInstrInfo::areLoadsFromSameBasePtr(llvm::SDNode * Load1, llvm::SDNode * Load2, int64_t &amp; Offset1, int64_t &amp; Offset2) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1273' c='_ZNK4llvm15TargetInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='126' ll='227' type='bool llvm::SIInstrInfo::areLoadsFromSameBasePtr(llvm::SDNode * Load0, llvm::SDNode * Load1, int64_t &amp; Offset0, int64_t &amp; Offset1) const'/>
