# Automatically generated by Amaranth 0.4.dev233+g1802f7f. Do not edit.
attribute \generator "Amaranth"
module \top.digit0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.digit1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.digit2
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.digit3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.strobe.onehot
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:109"
  wire width 2 input 0 \i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:111"
  wire width 4 output 1 \o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:110"
  wire width 1 \n
  process $group_0
    assign \o 4'0000
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:115"
    switch \i
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'00
        assign \o 4'0001
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'01
        assign \o 4'0010
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'10
        assign \o 4'0100
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'11
        assign \o 4'1000
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:119"
    switch { \n }
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:119"
      case 1'1
        assign \o 4'0000
    end
  end
  connect \n 1'0
end
attribute \generator "Amaranth"
module \top.strobe
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:10"
  wire width 8 input 0 \i0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:11"
  wire width 8 input 1 \i1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:12"
  wire width 8 input 2 \i2
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:13"
  wire width 8 input 3 \i3
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 4 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 5 \clk
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 output 6 \anodes_0__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 \anodes_0__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 7 \seven_segment_0__a__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__a__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 8 \seven_segment_0__b__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__b__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 9 \seven_segment_0__c__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__c__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 10 \seven_segment_0__d__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__d__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 11 \seven_segment_0__e__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__e__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 12 \seven_segment_0__f__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__f__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 13 \seven_segment_0__g__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__g__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 14 \seven_segment_0__dp__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__dp__o$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:109"
  wire width 2 \onehot_i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:111"
  wire width 4 \onehot_o
  cell \top.strobe.onehot \onehot
    connect \i \onehot_i
    connect \o \onehot_o
  end
  attribute \init 19'0000000000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:25"
  wire width 19 \counter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:25"
  wire width 19 \counter$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $1
  end
  attribute \init 2'00
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:28"
  wire width 2 \ocnt
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:28"
  wire width 2 \ocnt$next
  process $group_0
    assign \onehot_i 2'00
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
      case 1'1
        assign \onehot_i \ocnt
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:39"
      case
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:40"
  wire width 20 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:40"
  wire width 20 $6
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:40"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 20
    connect \A \counter
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_1
    assign \counter$next \counter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
    switch { $3 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
      case 1'1
        assign \counter$next 19'0000000000000000000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:39"
      case
        assign \counter$next $5 [18:0]
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \counter$next 19'0000000000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  wire width 1 $8
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  cell $eq $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $8
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:35"
  wire width 3 $10
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:35"
  wire width 3 $11
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:35"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \ocnt
    connect \B 1'1
    connect \Y $11
  end
  connect $10 $11
  process $group_2
    assign \ocnt$next \ocnt
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
    switch { $8 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
      case 1'1
        assign \ocnt$next $10 [1:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:39"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \ocnt$next 2'00
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  wire width 1 $13
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $13
  end
  process $group_3
    assign \anodes_0__o$next \anodes_0__o
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
    switch { $13 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
      case 1'1
        assign \anodes_0__o$next \onehot_o
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:39"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \anodes_0__o$next 4'0000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  wire width 1 $15
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $15
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:37"
  wire width 32 $17
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:37"
  wire width 6 $18
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:37"
  cell $mul $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A 4'1000
    connect \B \ocnt
    connect \Y $18
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:37"
  wire width 32 $20
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:37"
  cell $sshr $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A { \i3 \i2 \i1 \i0 }
    connect \B $18
    connect \Y $20
  end
  connect $17 $20
  process $group_4
    assign \seven_segment_0__a__o$next \seven_segment_0__a__o
    assign \seven_segment_0__b__o$next \seven_segment_0__b__o
    assign \seven_segment_0__c__o$next \seven_segment_0__c__o
    assign \seven_segment_0__d__o$next \seven_segment_0__d__o
    assign \seven_segment_0__e__o$next \seven_segment_0__e__o
    assign \seven_segment_0__f__o$next \seven_segment_0__f__o
    assign \seven_segment_0__g__o$next \seven_segment_0__g__o
    assign \seven_segment_0__dp__o$next \seven_segment_0__dp__o
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
    switch { $15 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:30"
      case 1'1
        assign { { \seven_segment_0__dp__o$next } { \seven_segment_0__g__o$next } { \seven_segment_0__f__o$next } { \seven_segment_0__e__o$next } { \seven_segment_0__d__o$next } { \seven_segment_0__c__o$next } { \seven_segment_0__b__o$next } { \seven_segment_0__a__o$next } } $17 [7:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:39"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \seven_segment_0__a__o$next 1'0
        assign \seven_segment_0__b__o$next 1'0
        assign \seven_segment_0__c__o$next 1'0
        assign \seven_segment_0__d__o$next 1'0
        assign \seven_segment_0__e__o$next 1'0
        assign \seven_segment_0__f__o$next 1'0
        assign \seven_segment_0__g__o$next 1'0
        assign \seven_segment_0__dp__o$next 1'0
    end
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 19
    connect \CLK \clk
    connect \D \counter$next
    connect \Q \counter
  end
  cell $dff $23
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \ocnt$next
    connect \Q \ocnt
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \anodes_0__o$next
    connect \Q \anodes_0__o
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__a__o$next
    connect \Q \seven_segment_0__a__o
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__b__o$next
    connect \Q \seven_segment_0__b__o
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__c__o$next
    connect \Q \seven_segment_0__c__o
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__d__o$next
    connect \Q \seven_segment_0__d__o
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__e__o$next
    connect \Q \seven_segment_0__e__o
  end
  cell $dff $30
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__f__o$next
    connect \Q \seven_segment_0__f__o
  end
  cell $dff $31
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__g__o$next
    connect \Q \seven_segment_0__g__o
  end
  cell $dff $32
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__dp__o$next
    connect \Q \seven_segment_0__dp__o
  end
end
attribute \generator "Amaranth"
module \top.cd_sync
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 0 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 1 \clk
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 2 \clk100_0__i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:403"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk100_0__i
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready$next
  attribute \init 11'00000000000
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 11 \timer
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 11 \timer$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 11'10111011100
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $1 }
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
    end
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 11'10111011100
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 12 $5
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 12 $6
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $3 }
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
        assign \timer$next $5 [10:0]
    end
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk100_0__i
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  wire width 1 $8
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \por_clk
    connect \D \ready$next
    connect \Q \ready
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 11
    connect \CLK \por_clk
    connect \D \timer$next
    connect \Q \timer
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__a
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__a__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__a__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__a__o_n
  cell \SB_IO \seven_segment_0__a_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__a__io
    connect \D_OUT_0 \seven_segment_0__a__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__a__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__a__o_n 1'0
    assign \seven_segment_0__a__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__b
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__b__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__b__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__b__o_n
  cell \SB_IO \seven_segment_0__b_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__b__io
    connect \D_OUT_0 \seven_segment_0__b__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__b__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__b__o_n 1'0
    assign \seven_segment_0__b__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__c
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__c__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__c__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__c__o_n
  cell \SB_IO \seven_segment_0__c_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__c__io
    connect \D_OUT_0 \seven_segment_0__c__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__c__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__c__o_n 1'0
    assign \seven_segment_0__c__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__d
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__d__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__d__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__d__o_n
  cell \SB_IO \seven_segment_0__d_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__d__io
    connect \D_OUT_0 \seven_segment_0__d__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__d__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__d__o_n 1'0
    assign \seven_segment_0__d__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__e
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__e__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__e__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__e__o_n
  cell \SB_IO \seven_segment_0__e_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__e__io
    connect \D_OUT_0 \seven_segment_0__e__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__e__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__e__o_n 1'0
    assign \seven_segment_0__e__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__f
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__f__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__f__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__f__o_n
  cell \SB_IO \seven_segment_0__f_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__f__io
    connect \D_OUT_0 \seven_segment_0__f__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__f__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__f__o_n 1'0
    assign \seven_segment_0__f__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__g
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__g__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__g__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__g__o_n
  cell \SB_IO \seven_segment_0__g_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__g__io
    connect \D_OUT_0 \seven_segment_0__g__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__g__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__g__o_n 1'0
    assign \seven_segment_0__g__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__dp
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__dp__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__dp__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__dp__o_n
  cell \SB_IO \seven_segment_0__dp_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__dp__io
    connect \D_OUT_0 \seven_segment_0__dp__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__dp__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__dp__o_n 1'0
    assign \seven_segment_0__dp__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_anodes_0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 input 0 \anodes_0__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 4 inout 1 \anodes_0__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 4 \anodes_0__o_n
  cell \SB_IO \anodes_0_0
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [0]
    connect \D_OUT_0 \anodes_0__o_n [0]
  end
  cell \SB_IO \anodes_0_1
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [1]
    connect \D_OUT_0 \anodes_0__o_n [1]
  end
  cell \SB_IO \anodes_0_2
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [2]
    connect \D_OUT_0 \anodes_0__o_n [2]
  end
  cell \SB_IO \anodes_0_3
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [3]
    connect \D_OUT_0 \anodes_0__o_n [3]
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 4 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \anodes_0__o
    connect \Y $1
  end
  process $group_0
    assign \anodes_0__o_n 4'0000
    assign \anodes_0__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_clk100_0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 0 \clk100_0__i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \clk100_0__io
  cell \SB_GB_IO \clk100_0_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk100_0__io
    connect \GLOBAL_BUFFER_OUTPUT \clk100_0__i
  end
end
attribute \generator "Amaranth"
attribute \top 1
module \top
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 0 \seven_segment_0__a__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__b__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \seven_segment_0__c__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \seven_segment_0__d__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 4 \seven_segment_0__e__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 5 \seven_segment_0__f__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 6 \seven_segment_0__g__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 7 \seven_segment_0__dp__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 4 inout 8 \anodes_0__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 9 \clk100_0__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \clk
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \rst
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 \digit0_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 \digit0_o
  cell \top.digit0 \digit0
    connect \i \digit0_i
    connect \o \digit0_o
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 \digit1_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 \digit1_o
  cell \top.digit1 \digit1
    connect \i \digit1_i
    connect \o \digit1_o
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 \digit2_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 \digit2_o
  cell \top.digit2 \digit2
    connect \i \digit2_i
    connect \o \digit2_o
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:6"
  wire width 4 \digit3_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 7 \digit3_o
  cell \top.digit3 \digit3
    connect \i \digit3_i
    connect \o \digit3_o
  end
  attribute \init 8'00000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:10"
  wire width 8 \strobe_i0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:10"
  wire width 8 \strobe_i0$next
  attribute \init 8'00000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:11"
  wire width 8 \strobe_i1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:11"
  wire width 8 \strobe_i1$next
  attribute \init 8'00000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:12"
  wire width 8 \strobe_i2
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:12"
  wire width 8 \strobe_i2$next
  attribute \init 8'00000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:13"
  wire width 8 \strobe_i3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/strobe.py:13"
  wire width 8 \strobe_i3$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 \strobe_anodes_0__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__a__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__b__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__c__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__d__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__e__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__f__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__g__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__dp__o
  cell \top.strobe \strobe
    connect \i0 \strobe_i0
    connect \i1 \strobe_i1
    connect \i2 \strobe_i2
    connect \i3 \strobe_i3
    connect \rst \rst
    connect \clk \clk
    connect \anodes_0__o \strobe_anodes_0__o
    connect \seven_segment_0__a__o \strobe_seven_segment_0__a__o
    connect \seven_segment_0__b__o \strobe_seven_segment_0__b__o
    connect \seven_segment_0__c__o \strobe_seven_segment_0__c__o
    connect \seven_segment_0__d__o \strobe_seven_segment_0__d__o
    connect \seven_segment_0__e__o \strobe_seven_segment_0__e__o
    connect \seven_segment_0__f__o \strobe_seven_segment_0__f__o
    connect \seven_segment_0__g__o \strobe_seven_segment_0__g__o
    connect \seven_segment_0__dp__o \strobe_seven_segment_0__dp__o
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \cd_sync_clk100_0__i
  cell \top.cd_sync \cd_sync
    connect \rst \rst
    connect \clk \clk
    connect \clk100_0__i \cd_sync_clk100_0__i
  end
  cell \top.pin_seven_segment_0__a \pin_seven_segment_0__a
    connect \seven_segment_0__a__o \strobe_seven_segment_0__a__o
    connect \seven_segment_0__a__io \seven_segment_0__a__io
  end
  cell \top.pin_seven_segment_0__b \pin_seven_segment_0__b
    connect \seven_segment_0__b__o \strobe_seven_segment_0__b__o
    connect \seven_segment_0__b__io \seven_segment_0__b__io
  end
  cell \top.pin_seven_segment_0__c \pin_seven_segment_0__c
    connect \seven_segment_0__c__o \strobe_seven_segment_0__c__o
    connect \seven_segment_0__c__io \seven_segment_0__c__io
  end
  cell \top.pin_seven_segment_0__d \pin_seven_segment_0__d
    connect \seven_segment_0__d__o \strobe_seven_segment_0__d__o
    connect \seven_segment_0__d__io \seven_segment_0__d__io
  end
  cell \top.pin_seven_segment_0__e \pin_seven_segment_0__e
    connect \seven_segment_0__e__o \strobe_seven_segment_0__e__o
    connect \seven_segment_0__e__io \seven_segment_0__e__io
  end
  cell \top.pin_seven_segment_0__f \pin_seven_segment_0__f
    connect \seven_segment_0__f__o \strobe_seven_segment_0__f__o
    connect \seven_segment_0__f__io \seven_segment_0__f__io
  end
  cell \top.pin_seven_segment_0__g \pin_seven_segment_0__g
    connect \seven_segment_0__g__o \strobe_seven_segment_0__g__o
    connect \seven_segment_0__g__io \seven_segment_0__g__io
  end
  cell \top.pin_seven_segment_0__dp \pin_seven_segment_0__dp
    connect \seven_segment_0__dp__o \strobe_seven_segment_0__dp__o
    connect \seven_segment_0__dp__io \seven_segment_0__dp__io
  end
  cell \top.pin_anodes_0 \pin_anodes_0
    connect \anodes_0__o \strobe_anodes_0__o
    connect \anodes_0__io \anodes_0__io
  end
  cell \top.pin_clk100_0 \pin_clk100_0
    connect \clk100_0__i \cd_sync_clk100_0__i
    connect \clk100_0__io \clk100_0__io
  end
  attribute \init 25'0000000000000000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:40"
  wire width 25 \counter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:40"
  wire width 25 \counter$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $1
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:42"
  wire width 4 \number
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:42"
  wire width 4 \number$next
  process $group_0
    assign \digit0_i 4'0000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \digit0_i \number
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:52"
  wire width 5 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:52"
  wire width 5 $6
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:52"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \number
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_1
    assign \digit1_i 4'0000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $3 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \digit1_i $5 [3:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $8
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $8
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:53"
  wire width 5 $10
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:53"
  wire width 5 $11
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:53"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 5
    connect \A \number
    connect \B 2'10
    connect \Y $11
  end
  connect $10 $11
  process $group_2
    assign \digit2_i 4'0000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $8 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \digit2_i $10 [3:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $13
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $13
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:54"
  wire width 5 $15
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:54"
  wire width 5 $16
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:54"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 5
    connect \A \number
    connect \B 2'11
    connect \Y $16
  end
  connect $15 $16
  process $group_3
    assign \digit3_i 4'0000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $13 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \digit3_i $15 [3:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $18
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $18
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:65"
  wire width 26 $20
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:65"
  wire width 26 $21
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:65"
  cell $add $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \counter
    connect \B 1'1
    connect \Y $21
  end
  connect $20 $21
  process $group_4
    assign \counter$next \counter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $18 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \counter$next 25'0000000000000000000000000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
        assign \counter$next $20 [24:0]
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \counter$next 25'0000000000000000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $23
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $23
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:58"
  wire width 5 $25
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:58"
  wire width 5 $26
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:58"
  cell $add $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \number
    connect \B 1'1
    connect \Y $26
  end
  connect $25 $26
  process $group_5
    assign \number$next \number
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $23 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \number$next $25 [3:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \number$next 4'0000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $28
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $28
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 8 $30
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  cell $pos $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \digit0_o
    connect \Y $30
  end
  process $group_6
    assign \strobe_i0$next \strobe_i0
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $28 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \strobe_i0$next $30
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i0$next 8'00000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $32
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $32
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 8 $34
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  cell $pos $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \digit1_o
    connect \Y $34
  end
  process $group_7
    assign \strobe_i1$next \strobe_i1
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $32 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \strobe_i1$next $34
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i1$next 8'00000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $36
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $36
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 8 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  cell $pos $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \digit2_o
    connect \Y $38
  end
  process $group_8
    assign \strobe_i2$next \strobe_i2
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $36 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \strobe_i2$next $38
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i2$next 8'00000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  wire width 1 $40
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
  cell $eq $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 25'1011111010111100001000000
    connect \Y $40
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  wire width 8 $42
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/sevseg_decoder.py:7"
  cell $pos $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \digit3_o
    connect \Y $42
  end
  process $group_9
    assign \strobe_i3$next \strobe_i3
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
    switch { $40 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:49"
      case 1'1
        assign \strobe_i3$next $42
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/sevseg/top.py:64"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i3$next 8'00000000
    end
  end
  cell $dff $44
    parameter \CLK_POLARITY 1
    parameter \WIDTH 25
    connect \CLK \clk
    connect \D \counter$next
    connect \Q \counter
  end
  cell $dff $45
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \number$next
    connect \Q \number
  end
  cell $dff $46
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \strobe_i0$next
    connect \Q \strobe_i0
  end
  cell $dff $47
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \strobe_i1$next
    connect \Q \strobe_i1
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \strobe_i2$next
    connect \Q \strobe_i2
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \strobe_i3$next
    connect \Q \strobe_i3
  end
end
