Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 00:19:52 2018
| Host         : brad-pc running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file hash_top_timing_summary_routed.rpt -pb hash_top_timing_summary_routed.pb -rpx hash_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hash_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.605        0.000                      0                   50        0.086        0.000                      0                   50        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.605        0.000                      0                   50        0.086        0.000                      0                   50        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.183ns (49.140%)  route 2.259ns (50.860%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  db/u1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    db/u1/counter_reg[12]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.664 r  db/u1/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.664    db/u1/counter_reg[16]_i_1_n_6
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.919    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[17]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109    15.269    db/u1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.089ns (48.040%)  route 2.259ns (51.960%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  db/u1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    db/u1/counter_reg[12]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.570 r  db/u1/counter_reg[16]_i_1/CO[2]
                         net (fo=1, routed)           0.000     9.570    db/u1/counter_reg[16]_i_1_n_1
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.919    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[18]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.094    15.254    db/u1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.079ns (47.921%)  route 2.259ns (52.079%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  db/u1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    db/u1/counter_reg[12]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  db/u1/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.560    db/u1/counter_reg[16]_i_1_n_7
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.919    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[16]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109    15.269    db/u1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 2.066ns (47.764%)  route 2.259ns (52.236%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.547 r  db/u1/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.547    db/u1/counter_reg[12]_i_1_n_6
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.920    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[13]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.295    db/u1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 2.058ns (47.667%)  route 2.259ns (52.333%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.539 r  db/u1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.539    db/u1/counter_reg[12]_i_1_n_4
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.920    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[15]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.295    db/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.982ns (46.730%)  route 2.259ns (53.270%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.463 r  db/u1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.463    db/u1/counter_reg[12]_i_1_n_5
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.920    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.295    db/u1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.949ns (46.312%)  route 2.259ns (53.688%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  db/u1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.430    db/u1/counter_reg[8]_i_1_n_6
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.920    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[9]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y101        FDCE (Setup_fdce_C_D)        0.109    15.270    db/u1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 tx_inst/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.856ns (22.318%)  route 2.980ns (77.682%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.617     5.219    tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  tx_inst/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  tx_inst/r_Clock_Count_reg[0]/Q
                         net (fo=7, routed)           0.990     6.666    tx_inst/r_Clock_Count_reg_n_0_[0]
    SLICE_X52Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.790 r  tx_inst/r_Clock_Count[8]_i_2/O
                         net (fo=5, routed)           0.547     7.337    tx_inst/r_Clock_Count[8]_i_2_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.124     7.461 r  tx_inst/r_Clock_Count[9]_i_3/O
                         net (fo=1, routed)           0.932     8.393    tx_inst/r_Clock_Count[9]_i_3_n_0
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.152     8.545 r  tx_inst/r_Clock_Count[9]_i_2/O
                         net (fo=1, routed)           0.510     9.055    tx_inst/r_Clock_Count[9]
    SLICE_X51Y104        FDRE                                         r  tx_inst/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.495    14.917    tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y104        FDRE                                         r  tx_inst/r_Clock_Count_reg[9]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)       -0.255    14.903    tx_inst/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.941ns (46.210%)  route 2.259ns (53.790%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.422 r  db/u1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.422    db/u1/counter_reg[8]_i_1_n_4
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.920    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[11]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y101        FDCE (Setup_fdce_C_D)        0.109    15.270    db/u1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 db/u1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.962ns (46.477%)  route 2.259ns (53.523%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.619     5.221    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDCE (Prop_fdce_C_Q)         0.518     5.739 f  db/u1/counter_reg[14]/Q
                         net (fo=6, routed)           0.891     6.631    db/u1/counter_reg[14]
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.152     6.783 r  db/u1/counter[0]_i_9/O
                         net (fo=15, routed)          1.367     8.150    db/u1/counter[0]_i_9_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.326     8.476 r  db/u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.476    db/u1/counter[0]_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.989 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.990    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    db/u1/counter_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.443 r  db/u1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.443    db/u1/counter_reg[12]_i_1_n_7
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.920    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  db/u1/counter_reg[12]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.295    db/u1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tx_inst/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.227ns (51.621%)  route 0.213ns (48.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.479    tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  tx_inst/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  tx_inst/r_Clock_Count_reg[1]/Q
                         net (fo=6, routed)           0.213     1.820    tx_inst/r_Clock_Count_reg_n_0_[1]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.099     1.919 r  tx_inst/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.919    tx_inst/r_Clock_Count[4]
    SLICE_X52Y103        FDRE                                         r  tx_inst/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.993    tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  tx_inst/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.091     1.833    tx_inst/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.273ns (53.655%)  route 0.236ns (46.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.479    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  db/u1/counter_reg[17]/Q
                         net (fo=17, routed)          0.236     1.879    db/u1/counter_reg[17]
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.924 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.924    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.988 r  db/u1/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    db/u1/counter_reg[0]_i_1_n_4
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.838     2.003    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.134     1.891    db/u1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.274ns (53.536%)  route 0.238ns (46.464%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.479    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  db/u1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  db/u1/counter_reg[17]/Q
                         net (fo=17, routed)          0.238     1.881    db/u1/counter_reg[17]
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.926 r  db/u1/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.926    db/u1/counter[0]_i_5_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.991 r  db/u1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    db/u1/counter_reg[0]_i_1_n_5
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.838     2.003    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[2]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.134     1.891    db/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  db/u1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    db/u1/counter_reg[4]_i_1_n_7
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.019 r  db/u1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    db/u1/counter_reg[4]_i_1_n_5
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[6]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.042 r  db/u1/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.042    db/u1/counter_reg[4]_i_1_n_6
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[5]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.689%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.044 r  db/u1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.044    db/u1/counter_reg[4]_i_1_n_4
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  db/u1/counter_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.046 r  db/u1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.046    db/u1/counter_reg[8]_i_1_n_7
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.059 r  db/u1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.059    db/u1/counter_reg[8]_i_1_n_5
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/u1/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.486    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  db/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  db/u1/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.799    db/u1/counter_reg[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  db/u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.844    db/u1/counter[0]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  db/u1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    db/u1/counter_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    db/u1/counter_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.082 r  db/u1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.082    db/u1/counter_reg[8]_i_1_n_6
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.997    db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  db/u1/counter_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    db/u1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y102   db/d1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y102   db/d2/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    db/u1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y101   db/u1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y101   db/u1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   db/u1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   db/u1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   db/u1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   db/u1/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    db/u1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    db/u1/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    db/u1/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    db/u1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   db/d1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   db/d1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y102   db/d2/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y102   db/d2/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    db/u1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   db/u1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   db/d1/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   db/d1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y102   db/d2/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y102   db/d2/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    db/u1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   db/u1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   db/u1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   db/u1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   db/u1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   db/u1/counter_reg[12]/C



