{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731301984609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731301984609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 21:13:04 2024 " "Processing started: Sun Nov 10 21:13:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731301984609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301984609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301984609 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301984798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731301984809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731301984809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_text.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_text.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_text " "Found entity 1: graphics_text" {  } { { "graphics_text.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_text.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_scoreboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_scoreboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_scoreboard " "Found entity 1: graphics_scoreboard" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988584 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(156) " "Verilog HDL Module Instantiation warning at graphics_async.sv(156): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 156 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731301988585 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(168) " "Verilog HDL Module Instantiation warning at graphics_async.sv(168): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 168 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731301988585 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(180) " "Verilog HDL Module Instantiation warning at graphics_async.sv(180): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 180 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731301988585 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(192) " "Verilog HDL Module Instantiation warning at graphics_async.sv(192): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 192 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731301988585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lives LIVES graphics_async.sv(54) " "Verilog HDL Declaration information at graphics_async.sv(54): object \"lives\" differs only in case from object \"LIVES\" in the same scope" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_async.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_async.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_async " "Found entity 1: graphics_async" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bongo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bongo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bongo_tb " "Found entity 1: bongo_tb" {  } { { "bongo_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/bongo_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988586 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_bongo.sv(74) " "Verilog HDL warning at controller_bongo.sv(74): extended using \"x\" or \"z\"" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731301988587 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_bongo.sv(92) " "Verilog HDL warning at controller_bongo.sv(92): extended using \"x\" or \"z\"" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731301988587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_bongo.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_bongo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_bongo " "Found entity 1: controller_bongo" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_pacman.sv(4) " "Verilog HDL Declaration information at game_pacman.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_pacman.sv(10) " "Verilog HDL Declaration information at game_pacman.sv(10): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT game_pacman.sv(7) " "Verilog HDL Declaration information at game_pacman.sv(7): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT game_pacman.sv(6) " "Verilog HDL Declaration information at game_pacman.sv(6): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_pacman " "Found entity 1: game_pacman" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_top " "Found entity 1: controller_top" {  } { { "controller_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_nes.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_nes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nes " "Found entity 1: controller_nes" {  } { { "controller_nes.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_nes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_tb " "Found entity 1: pacman_tb" {  } { { "pacman_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_tb " "Found entity 1: game_tb" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_ghost " "Found entity 1: game_ghost" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze_tb " "Found entity 1: maze_tb" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wall WALL maze.sv(151) " "Verilog HDL Declaration information at maze.sv(151): object \"wall\" differs only in case from object \"WALL\" in the same scope" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988597 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "graphics.sv " "Can't analyze file -- file graphics.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731301988599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(93) " "Verilog HDL warning at vga_ram.sv(93): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731301988600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(106) " "Verilog HDL warning at vga_ram.sv(106): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1731301988600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START pacman_top.sv(34) " "Verilog HDL Declaration information at pacman_top.sv(34): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_top " "Found entity 1: pacman_top" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_ghost_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost_LUT " "Found entity 1: graphics_ghost_LUT" {  } { { "graphics_ghost_LUT.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_controller.sv(6) " "Verilog HDL Declaration information at game_controller.sv(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731301988605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga " "Found entity 1: clk_vga" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_controller " "Found entity 1: clk_controller" {  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731301988607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tiles game_tb.sv(38) " "Verilog HDL Implicit Net warning at game_tb.sv(38): created implicit net for \"blinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tiles game_tb.sv(39) " "Verilog HDL Implicit Net warning at game_tb.sv(39): created implicit net for \"pinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tiles game_tb.sv(40) " "Verilog HDL Implicit Net warning at game_tb.sv(40): created implicit net for \"inky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tiles game_tb.sv(41) " "Verilog HDL Implicit Net warning at game_tb.sv(41): created implicit net for \"clyde_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn game_tb.sv(42) " "Verilog HDL Implicit Net warning at game_tb.sv(42): created implicit net for \"btn\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_pellet game_tb.sv(44) " "Verilog HDL Implicit Net warning at game_tb.sv(44): created implicit net for \"pacman_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "power_pellet game_tb.sv(45) " "Verilog HDL Implicit Net warning at game_tb.sv(45): created implicit net for \"power_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_tile_info game_tb.sv(46) " "Verilog HDL Implicit Net warning at game_tb.sv(46): created implicit net for \"pacman_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tile_info game_tb.sv(47) " "Verilog HDL Implicit Net warning at game_tb.sv(47): created implicit net for \"blinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tile_info game_tb.sv(48) " "Verilog HDL Implicit Net warning at game_tb.sv(48): created implicit net for \"pinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tile_info game_tb.sv(49) " "Verilog HDL Implicit Net warning at game_tb.sv(49): created implicit net for \"inky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tile_info game_tb.sv(50) " "Verilog HDL Implicit Net warning at game_tb.sv(50): created implicit net for \"clyde_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988607 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "game_pacman.sv(90) " "Verilog HDL or VHDL warning at game_pacman.sv(90): conditional expression evaluates to a constant" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731301988611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maze_tb " "Elaborating entity \"maze_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731301988675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 maze_tb.sv(27) " "Verilog HDL assignment warning at maze_tb.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731301988676 "|maze_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 maze_tb.sv(29) " "Verilog HDL assignment warning at maze_tb.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731301988676 "|maze_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "maze_tb.sv(32) " "Verilog HDL warning at maze_tb.sv(32): ignoring unsupported system task" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1731301988676 "|maze_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk maze_tb.sv(37) " "Verilog HDL warning at maze_tb.sv(37): assignments to clk create a combinational loop" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 37 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1731301988676 "|maze_tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tile_info 0 maze_tb.sv(10) " "Net \"tile_info\" at maze_tb.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988676 "|maze_tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color 0 maze_tb.sv(12) " "Net \"color\" at maze_tb.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988676 "|maze_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:UUT " "Elaborating entity \"maze\" for hierarchy \"maze:UUT\"" {  } { { "maze_tb.sv" "UUT" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301988680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 maze.sv(148) " "Verilog HDL assignment warning at maze.sv(148): truncated value with size 9 to match size of target (6)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 maze.sv(149) " "Verilog HDL assignment warning at maze.sv(149): truncated value with size 9 to match size of target (6)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.data_a 0 maze.sv(95) " "Net \"maze_walls.data_a\" at maze.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.waddr_a 0 maze.sv(95) " "Net \"maze_walls.waddr_a\" at maze.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.data_a 0 maze.sv(104) " "Net \"house_walls.data_a\" at maze.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.waddr_a 0 maze.sv(104) " "Net \"house_walls.waddr_a\" at maze.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.data_a 0 maze.sv(143) " "Net \"maze.data_a\" at maze.sv(143) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.waddr_a 0 maze.sv(143) " "Net \"maze.waddr_a\" at maze.sv(143) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.we_a 0 maze.sv(95) " "Net \"maze_walls.we_a\" at maze.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.we_a 0 maze.sv(104) " "Net \"house_walls.we_a\" at maze.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.we_a 0 maze.sv(143) " "Net \"maze.we_a\" at maze.sv(143) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731301988699 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731301988895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rst VCC " "Pin \"rst\" is stuck at VCC" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[0\] GND " "Pin \"pac_x\[0\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[1\] GND " "Pin \"pac_x\[1\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[2\] GND " "Pin \"pac_x\[2\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[3\] VCC " "Pin \"pac_x\[3\]\" is stuck at VCC" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[4\] GND " "Pin \"pac_x\[4\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[5\] GND " "Pin \"pac_x\[5\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[6\] GND " "Pin \"pac_x\[6\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[7\] GND " "Pin \"pac_x\[7\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[8\] GND " "Pin \"pac_x\[8\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_x\[9\] GND " "Pin \"pac_x\[9\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_x[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[0\] GND " "Pin \"pac_y\[0\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[1\] GND " "Pin \"pac_y\[1\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[2\] GND " "Pin \"pac_y\[2\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[3\] VCC " "Pin \"pac_y\[3\]\" is stuck at VCC" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[4\] GND " "Pin \"pac_y\[4\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[5\] VCC " "Pin \"pac_y\[5\]\" is stuck at VCC" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[6\] GND " "Pin \"pac_y\[6\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[7\] GND " "Pin \"pac_y\[7\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[8\] GND " "Pin \"pac_y\[8\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pac_y\[9\] GND " "Pin \"pac_y\[9\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|pac_y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tile_info\[0\] GND " "Pin \"tile_info\[0\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|tile_info[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tile_info\[1\] GND " "Pin \"tile_info\[1\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|tile_info[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[0\] GND " "Pin \"color\[0\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[1\] GND " "Pin \"color\[1\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[2\] GND " "Pin \"color\[2\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[3\] GND " "Pin \"color\[3\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[4\] GND " "Pin \"color\[4\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[5\] GND " "Pin \"color\[5\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[6\] GND " "Pin \"color\[6\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "color\[7\] GND " "Pin \"color\[7\]\" is stuck at GND" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731301988907 "|maze_tb|color[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731301988907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731301988931 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989086 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pacman_top.sdc " "Synopsys Design Constraints File file not found: 'pacman_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "clk~1\|combout " "Node \"clk~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731301989268 ""} { "Warning" "WSTA_SCC_NODE" "clk~1\|dataa " "Node \"clk~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731301989268 ""}  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 4 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1731301989268 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1731301989268 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Analysis & Synthesis" 0 -1 1731301989269 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Analysis & Synthesis" 0 -1 1731301989269 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989273 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1731301989278 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989279 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1731301989286 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg " "Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731301989381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731301989381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731301989393 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731301989393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731301989393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731301989393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731301989400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 21:13:09 2024 " "Processing ended: Sun Nov 10 21:13:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731301989400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731301989400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731301989400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731301989400 ""}
