module LoopMatmulLdB (
	clock,
	reset,
	io_req_ready,
	io_req_valid,
	io_req_bits_max_k,
	io_req_bits_max_j,
	io_req_bits_pad_k,
	io_req_bits_pad_j,
	io_req_bits_dram_addr,
	io_req_bits_dram_stride,
	io_req_bits_transpose,
	io_req_bits_addr_end,
	io_req_bits_loop_id,
	io_req_bits_is_resadd,
	io_cmd_ready,
	io_cmd_valid,
	io_cmd_bits_rs1,
	io_cmd_bits_rs2,
	io_k,
	io_j,
	io_idle,
	io_rob_overloaded,
	io_loop_id
);
	input clock;
	input reset;
	output wire io_req_ready;
	input io_req_valid;
	input [15:0] io_req_bits_max_k;
	input [15:0] io_req_bits_max_j;
	input [3:0] io_req_bits_pad_k;
	input [3:0] io_req_bits_pad_j;
	input [39:0] io_req_bits_dram_addr;
	input [39:0] io_req_bits_dram_stride;
	input io_req_bits_transpose;
	input [14:0] io_req_bits_addr_end;
	input io_req_bits_loop_id;
	input io_req_bits_is_resadd;
	input io_cmd_ready;
	output wire io_cmd_valid;
	output wire [63:0] io_cmd_bits_rs1;
	output wire [63:0] io_cmd_bits_rs2;
	output wire [15:0] io_k;
	output wire [15:0] io_j;
	output wire io_idle;
	input io_rob_overloaded;
	output wire io_loop_id;
	wire [13:0] mvin_cmd_rs2_local_addr_data;
	wire mvin_cmd_rs2_local_addr_garbage_bit;
	wire [2:0] mvin_cmd_rs2_local_addr_norm_cmd;
	reg state;
	reg [15:0] req_max_k;
	reg [15:0] req_max_j;
	reg [3:0] req_pad_k;
	reg [3:0] req_pad_j;
	reg [39:0] req_dram_addr;
	reg [39:0] req_dram_stride;
	reg req_transpose;
	reg [14:0] req_addr_end;
	reg req_loop_id;
	reg req_is_resadd;
	reg [15:0] k;
	reg [15:0] j;
	wire [15:0] row_iterator = (req_transpose ? j : k);
	wire [15:0] col_iterator = (req_transpose ? k : j);
	wire [15:0] max_row_iterator = (req_transpose ? req_max_j : req_max_k);
	wire [15:0] max_col_dim = (req_transpose ? req_max_k : req_max_j);
	wire _max_blocks_T = max_col_dim < 16'h0005;
	wire [15:0] max_blocks = (_max_blocks_T ? max_col_dim : 16'h0004);
	wire [28:0] _GEN = {14'h0000, req_addr_end};
	wire [28:0] _sp_addr_T_4 = (req_is_resadd ? _GEN : _GEN - {{9'h000, req_max_k} * {9'h000, req_max_j}, 4'h0}) + {({9'h000, row_iterator} * {9'h000, max_col_dim}) + {9'h000, col_iterator}, 4'h0};
	wire [15:0] blocks = ((col_iterator + max_blocks) <= max_col_dim ? max_blocks : max_col_dim - col_iterator);
	assign mvin_cmd_rs2_local_addr_norm_cmd = (req_is_resadd ? _sp_addr_T_4[28:26] : _sp_addr_T_4[28:26]);
	assign mvin_cmd_rs2_local_addr_garbage_bit = (req_is_resadd ? _sp_addr_T_4[14] : _sp_addr_T_4[14]);
	assign mvin_cmd_rs2_local_addr_data = (req_is_resadd ? _sp_addr_T_4[13:0] : _sp_addr_T_4[13:0]);
	wire io_cmd_valid_0 = (state & ~io_rob_overloaded) & |req_dram_addr;
	wire _GEN_0 = req_dram_addr == 40'h0000000000;
	wire _GEN_1 = io_cmd_ready & io_cmd_valid_0;
	wire [16:0] _next_j_T_3 = {1'h0, j} + {1'h0, (req_transpose ? 16'h0001 : (_max_blocks_T ? req_max_j : 16'h0004))};
	wire _next_j_T_4 = _next_j_T_3 > {1'h0, req_max_j - 16'h0001};
	wire [15:0] next_j = (_next_j_T_4 ? 16'h0000 : _next_j_T_3[15:0]);
	wire [16:0] _next_k_T_4 = {1'h0, k} + {1'h0, (req_transpose ? (_max_blocks_T ? req_max_k : 16'h0004) : 16'h0001)};
	wire _next_k_T_5 = _next_k_T_4 > {1'h0, req_max_k - 16'h0001};
	wire _GEN_2 = ~state & io_req_valid;
	always @(posedge clock) begin
		if (reset)
			state <= 1'h0;
		else
			state <= _GEN_2 | (~(_GEN_0 | ((_GEN_1 & ~(|next_j)) & ((|next_j ? k : (_next_k_T_5 ? 16'h0000 : _next_k_T_4[15:0])) == 16'h0000))) & state);
		if (_GEN_2) begin
			req_max_k <= io_req_bits_max_k;
			req_max_j <= io_req_bits_max_j;
			req_pad_k <= io_req_bits_pad_k;
			req_pad_j <= io_req_bits_pad_j;
			req_dram_addr <= io_req_bits_dram_addr;
			req_dram_stride <= io_req_bits_dram_stride;
			req_transpose <= io_req_bits_transpose;
			req_addr_end <= io_req_bits_addr_end;
			req_loop_id <= io_req_bits_loop_id;
			req_is_resadd <= io_req_bits_is_resadd;
			k <= 16'h0000;
			j <= 16'h0000;
		end
		else begin
			if ((_GEN_0 | ~_GEN_1) | |next_j)
				;
			else if (_next_k_T_5)
				k <= 16'h0000;
			else
				k <= _next_k_T_4[15:0];
			if (_GEN_0 | ~_GEN_1)
				;
			else if (_next_j_T_4)
				j <= 16'h0000;
			else
				j <= _next_j_T_3[15:0];
		end
	end
	assign io_req_ready = ~state;
	assign io_cmd_valid = io_cmd_valid_0;
	assign io_cmd_bits_rs1 = {23'h000000, {9'h000, ({12'h000, row_iterator} * req_dram_stride[27:0]) + {12'h000, col_iterator}, 4'h0} + {1'h0, req_dram_addr}};
	assign io_cmd_bits_rs2 = {11'h000, 5'h10 - {1'h0, (max_row_iterator == (max_row_iterator - 16'h0001) ? (req_transpose ? req_pad_j : req_pad_k) : 4'h0)}, 9'h000, {blocks[2:0], 4'h0} - {3'h0, ((col_iterator + blocks) >= max_col_dim ? (req_transpose ? req_pad_k : req_pad_j) : 4'h0)}, {2 {req_is_resadd}}, 1'h0, mvin_cmd_rs2_local_addr_norm_cmd, 11'h000, mvin_cmd_rs2_local_addr_garbage_bit, mvin_cmd_rs2_local_addr_data};
	assign io_k = k;
	assign io_j = j;
	assign io_idle = ~state;
	assign io_loop_id = req_loop_id;
endmodule
