<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Unibus Architecture</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part120.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part122.htm">Далее &gt;</a></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark119" name="bookmark939">Unibus Architecture</a><a name="bookmark1004">&zwnj;</a></p><p class="s46" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a href="part121.htm#bookmark1005" class="s23">In unibus architecture, there is a single data bus, a single address bus, and a single control bus for interconnecting the CPU with both memory and I/O devices (see </a><a href="part121.htm#bookmark1005" class="s3">Figure </a>4.11<span class="p">). That is, both memory and I/O devices share the buses for data transfer between CPU and memory, and</span></p><p style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">between CPU and I/O devices. As a result, data transfer can take place at a time only between the CPU and memory, or between the CPU and an I/O device. Obviously, this architecture leads to slow data transfer. Hence, small computers (where performance is not an issue) use unibus architecture. The main advantage of this architecture is its simple design and ease of programming of I/O device accesses. In this case, I/O devices do not require any special I/O instructions because they use the same memory address space. Hence, a <i>WRITE </i>instruction with an address corresponding to an output device will write information to that device. Another advantage of this architecture is that it allows easy addition of new I/O devices to the system, as no new instructions specific to the device are required.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 112pt;text-indent: 0pt;text-align: left;"><span><img width="342" height="193" alt="image" src="Image_321.jpg"/></span></p><p class="s20" style="padding-top: 8pt;padding-left: 8pt;text-indent: 0pt;text-align: center;"><a name="bookmark1005">Figure 4.11. </a><span class="s21">Unibus interconnection architecture.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="199" height="1" alt="image" src="Image_322.png"/></span></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part120.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part122.htm">Далее &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
