#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 13 18:40:51 2019
# Process ID: 6952
# Current directory: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_rst_ps7_0_50M_0_synth_1
# Command line: vivado.exe -log design_1_rst_ps7_0_50M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_50M_0.tcl
# Log file: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0.vds
# Journal file: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_rst_ps7_0_50M_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_rst_ps7_0_50M_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/PmodICSIF/FPGA/ip_repo/icsuart0_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 275.703 ; gain = 24.512
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = c3529b53ea6c13af.
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 18:41:08 2019...
