--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
zedboard_hdmi.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 290358 paths analyzed, 1898 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.245ns.
--------------------------------------------------------------------------------

Paths for end point music_player/codec_conditioner/next_sample_latch/q_15 (SLICE_X52Y42.C5), 21192 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.933ns (Levels of Logic = 8)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO1  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.B5      net (fanout=6)        1.091   music_player/chord_module/player_one/sine_reader/sine_rom_output<1>
    SLICE_X46Y57.COUT    Topcyb                0.657   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<1>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X48Y52.B6      net (fanout=2)        0.644   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<9>
    SLICE_X48Y52.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<11>
                                                       music_player/chord_module/Madd_avg_lut<9>
                                                       music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.DMUX    Tcind                 0.495   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X52Y42.C5      net (fanout=2)        1.040   music_player/chord_module/avg<15>
    SLICE_X52Y42.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/chord_module/Mmux_sample_out71
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.933ns (6.022ns logic, 3.911ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.874ns (Levels of Logic = 8)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO0  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.A5      net (fanout=3)        1.052   music_player/chord_module/player_one/sine_reader/sine_rom_output<0>
    SLICE_X46Y57.COUT    Topcya                0.637   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<0>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X48Y52.B6      net (fanout=2)        0.644   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<9>
    SLICE_X48Y52.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<11>
                                                       music_player/chord_module/Madd_avg_lut<9>
                                                       music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.DMUX    Tcind                 0.495   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X52Y42.C5      net (fanout=2)        1.040   music_player/chord_module/avg<15>
    SLICE_X52Y42.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/chord_module/Mmux_sample_out71
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (6.002ns logic, 3.872ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.826ns (Levels of Logic = 8)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO1  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.B5      net (fanout=6)        1.091   music_player/chord_module/player_one/sine_reader/sine_rom_output<1>
    SLICE_X46Y57.COUT    Topcyb                0.657   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<1>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.COUT    Tbyp                  0.114   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
    SLICE_X48Y53.B6      net (fanout=2)        0.646   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<13>
    SLICE_X48Y53.DMUX    Topbd                 0.946   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_lut<13>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X52Y42.C5      net (fanout=2)        1.040   music_player/chord_module/avg<15>
    SLICE_X52Y42.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/chord_module/Mmux_sample_out71
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.826ns (5.913ns logic, 3.913ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point music_player/codec_conditioner/next_sample_latch/q_14 (SLICE_X52Y41.C6), 24264 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 9)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO1  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.B5      net (fanout=6)        1.091   music_player/chord_module/player_one/sine_reader/sine_rom_output<1>
    SLICE_X46Y57.COUT    Topcyb                0.657   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<1>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.COUT    Tbyp                  0.114   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
    SLICE_X48Y53.B6      net (fanout=2)        0.646   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<13>
    SLICE_X48Y53.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_lut<13>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.AMUX    Tcina                 0.397   music_player/chord_module/sample_one<3>_mand1
                                                       music_player/chord_module/Madd_avg_xor<17>
    SLICE_X52Y41.C6      net (fanout=1)        0.983   music_player/chord_module/avg<16>
    SLICE_X52Y41.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<14>
                                                       music_player/chord_module/Mmux_sample_out61
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (6.038ns logic, 3.856ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.892ns (Levels of Logic = 9)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO1  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.B5      net (fanout=6)        1.091   music_player/chord_module/player_one/sine_reader/sine_rom_output<1>
    SLICE_X46Y57.COUT    Topcyb                0.657   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<1>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X48Y52.B6      net (fanout=2)        0.644   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<9>
    SLICE_X48Y52.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<11>
                                                       music_player/chord_module/Madd_avg_lut<9>
                                                       music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.COUT    Tbyp                  0.114   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.AMUX    Tcina                 0.397   music_player/chord_module/sample_one<3>_mand1
                                                       music_player/chord_module/Madd_avg_xor<17>
    SLICE_X52Y41.C6      net (fanout=1)        0.983   music_player/chord_module/avg<16>
    SLICE_X52Y41.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<14>
                                                       music_player/chord_module/Mmux_sample_out61
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.892ns (6.038ns logic, 3.854ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 9)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO0  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.A5      net (fanout=3)        1.052   music_player/chord_module/player_one/sine_reader/sine_rom_output<0>
    SLICE_X46Y57.COUT    Topcya                0.637   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<0>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.COUT    Tbyp                  0.114   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
    SLICE_X48Y53.B6      net (fanout=2)        0.646   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<13>
    SLICE_X48Y53.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_lut<13>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.AMUX    Tcina                 0.397   music_player/chord_module/sample_one<3>_mand1
                                                       music_player/chord_module/Madd_avg_xor<17>
    SLICE_X52Y41.C6      net (fanout=1)        0.983   music_player/chord_module/avg<16>
    SLICE_X52Y41.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<14>
                                                       music_player/chord_module/Mmux_sample_out61
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (6.018ns logic, 3.817ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point music_player/codec_conditioner/next_sample_latch/q_15 (SLICE_X52Y42.C6), 27408 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.885ns (Levels of Logic = 9)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO1  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.B5      net (fanout=6)        1.091   music_player/chord_module/player_one/sine_reader/sine_rom_output<1>
    SLICE_X46Y57.COUT    Topcyb                0.657   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<1>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.COUT    Tbyp                  0.114   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
    SLICE_X48Y53.B6      net (fanout=2)        0.646   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<13>
    SLICE_X48Y53.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_lut<13>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.BMUX    Tcinb                 0.513   music_player/chord_module/sample_one<3>_mand1
                                                       music_player/chord_module/Madd_avg_xor<17>
    SLICE_X52Y42.C6      net (fanout=1)        0.858   music_player/chord_module/avg<17>
    SLICE_X52Y42.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/chord_module/Mmux_sample_out71
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (6.154ns logic, 3.731ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.883ns (Levels of Logic = 9)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO1  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.B5      net (fanout=6)        1.091   music_player/chord_module/player_one/sine_reader/sine_rom_output<1>
    SLICE_X46Y57.COUT    Topcyb                0.657   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<1>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X48Y52.B6      net (fanout=2)        0.644   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<9>
    SLICE_X48Y52.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<11>
                                                       music_player/chord_module/Madd_avg_lut<9>
                                                       music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<11>
    SLICE_X48Y53.COUT    Tbyp                  0.114   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.BMUX    Tcinb                 0.513   music_player/chord_module/sample_one<3>_mand1
                                                       music_player/chord_module/Madd_avg_xor<17>
    SLICE_X52Y42.C6      net (fanout=1)        0.858   music_player/chord_module/avg<17>
    SLICE_X52Y42.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/chord_module/Mmux_sample_out71
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.883ns (6.154ns logic, 3.729ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT (RAM)
  Destination:          music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.826ns (Levels of Logic = 9)
  Clock Path Skew:      -0.277ns (1.477 - 1.754)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT to music_player/codec_conditioner/next_sample_latch/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y23.DOADO0  Trcko_DOA             2.454   music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
                                                       music_player/chord_module/player_one/sine_reader_sine_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT
    SLICE_X46Y57.A5      net (fanout=3)        1.052   music_player/chord_module/player_one/sine_reader/sine_rom_output<0>
    SLICE_X46Y57.COUT    Topcya                0.637   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_lut<0>_INV_0
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.CIN     net (fanout=1)        0.000   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<3>
    SLICE_X46Y58.BMUX    Tcinb                 0.505   music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
                                                       music_player/chord_module/player_one/sine_reader/Msub_GND_22_o_sine_rom_output[15]_sub_7_OUT_cy<7>
    SLICE_X47Y55.C6      net (fanout=2)        0.587   music_player/chord_module/player_one/sine_reader/GND_22_o_sine_rom_output[15]_sub_7_OUT<5>
    SLICE_X47Y55.C       Tilo                  0.124   music_player/chord_module/sample_one<0>_mand1
                                                       music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.BX      net (fanout=1)        0.549   music_player/chord_module/sample_one<5>_mand1
    SLICE_X49Y55.COUT    Tbxcy                 0.507   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<7>
    SLICE_X49Y56.COUT    Tbyp                  0.114   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<11>
    SLICE_X49Y57.BMUX    Tcinb                 0.513   music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
                                                       music_player/chord_module/Madd_sample_one[15]_sample_two[15]_add_0_OUT_cy<15>
    SLICE_X48Y53.B6      net (fanout=2)        0.646   music_player/chord_module/sample_one[15]_sample_two[15]_add_0_OUT<13>
    SLICE_X48Y53.COUT    Topcyb                0.674   music_player/chord_module/Madd_avg_cy<15>
                                                       music_player/chord_module/Madd_avg_lut<13>
                                                       music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.CIN     net (fanout=1)        0.000   music_player/chord_module/Madd_avg_cy<15>
    SLICE_X48Y54.BMUX    Tcinb                 0.513   music_player/chord_module/sample_one<3>_mand1
                                                       music_player/chord_module/Madd_avg_xor<17>
    SLICE_X52Y42.C6      net (fanout=1)        0.858   music_player/chord_module/avg<17>
    SLICE_X52Y42.CLK     Tas                   0.093   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/chord_module/Mmux_sample_out71
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.826ns (6.134ns logic, 3.692ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point music_player/chord_module/player_three/sine_reader/sine_ff/q_3 (SLICE_X67Y51.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/chord_module/player_three/freq_rom/dout_3 (FF)
  Destination:          music_player/chord_module/player_three/sine_reader/sine_ff/q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.850 - 0.583)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/chord_module/player_three/freq_rom/dout_3 to music_player/chord_module/player_three/sine_reader/sine_ff/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y49.DQ      Tcko                  0.141   music_player/chord_module/player_three/freq_rom/dout<3>
                                                       music_player/chord_module/player_three/freq_rom/dout_3
    SLICE_X67Y51.D5      net (fanout=1)        0.144   music_player/chord_module/player_three/freq_rom/dout<3>
    SLICE_X67Y51.CLK     Tah         (-Th)    -0.003   music_player/chord_module/player_three/sine_reader/sine_ff/q<3>
                                                       music_player/chord_module/player_three/sine_reader/sine_ff/Maccum_q_lut<3>
                                                       music_player/chord_module/player_three/sine_reader/sine_ff/Maccum_q_cy<3>
                                                       music_player/chord_module/player_three/sine_reader/sine_ff/q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.144ns logic, 0.144ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point music_player/chord_module/player_three/sine_reader/sine_ff/q_0 (SLICE_X67Y51.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/chord_module/player_three/freq_rom/dout_0 (FF)
  Destination:          music_player/chord_module/player_three/sine_reader/sine_ff/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.850 - 0.583)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/chord_module/player_three/freq_rom/dout_0 to music_player/chord_module/player_three/sine_reader/sine_ff/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y49.AQ      Tcko                  0.141   music_player/chord_module/player_three/freq_rom/dout<3>
                                                       music_player/chord_module/player_three/freq_rom/dout_0
    SLICE_X67Y51.A5      net (fanout=1)        0.144   music_player/chord_module/player_three/freq_rom/dout<0>
    SLICE_X67Y51.CLK     Tah         (-Th)    -0.010   music_player/chord_module/player_three/sine_reader/sine_ff/q<3>
                                                       music_player/chord_module/player_three/sine_reader/sine_ff/Maccum_q_lut<0>
                                                       music_player/chord_module/player_three/sine_reader/sine_ff/Maccum_q_cy<3>
                                                       music_player/chord_module/player_three/sine_reader/sine_ff/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.151ns logic, 0.144ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_songs/Mram_addr[10]_memory[2047][15]_wide_mux_1_OUT (RAMB36_X5Y10.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/song_reader/address_value/q_1 (FF)
  Destination:          music_player/song_reader_songs/Mram_addr[10]_memory[2047][15]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.922 - 0.612)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/song_reader/address_value/q_1 to music_player/song_reader_songs/Mram_addr[10]_memory[2047][15]_wide_mux_1_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X99Y48.BQ            Tcko                  0.141   music_player/song_reader/address_value/q<1>
                                                             music_player/song_reader/address_value/q_1
    RAMB36_X5Y10.ADDRARDADDRU5 net (fanout=6)        0.402   music_player/song_reader/address_value/q<1>
    RAMB36_X5Y10.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   music_player/song_reader_songs/Mram_addr[10]_memory[2047][15]_wide_mux_1_OUT
                                                             music_player/song_reader_songs/Mram_addr[10]_memory[2047][15]_wide_mux_1_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.360ns (-0.042ns logic, 0.402ns route)
                                                             (-11.7% logic, 111.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: hdmi/PLLE2_BASE_inst/CLKIN1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk_100 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3890 paths analyzed, 410 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 235.115ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61 (SLICE_X53Y42.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_13 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.954ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -7.012ns (-3.015 - 3.997)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_13 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.AMUX    Tshcko                0.649   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_13
    SLICE_X52Y44.B4      net (fanout=1)        0.795   music_player/codec_conditioner/current_sample_latch/q<13>
    SLICE_X52Y44.B       Tilo                  0.124   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample141
    SLICE_X53Y42.C6      net (fanout=2)        0.293   leds_r_1_OBUF
    SLICE_X53Y42.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT571
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.866ns logic, 1.088ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.518ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.940ns (-3.015 - 3.925)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.456   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X52Y44.B5      net (fanout=18)       0.552   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X52Y44.B       Tilo                  0.124   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample141
    SLICE_X53Y42.C6      net (fanout=2)        0.293   leds_r_1_OBUF
    SLICE_X53Y42.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT571
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.673ns logic, 0.845ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_13 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.281ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.940ns (-3.015 - 3.925)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_13 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.BQ      Tcko                  0.456   music_player/codec_conditioner/next_sample_latch/q<3>
                                                       music_player/codec_conditioner/next_sample_latch/q_13
    SLICE_X52Y44.B6      net (fanout=2)        0.315   music_player/codec_conditioner/next_sample_latch/q<13>
    SLICE_X52Y44.B       Tilo                  0.124   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample141
    SLICE_X53Y42.C6      net (fanout=2)        0.293   leds_r_1_OBUF
    SLICE_X53Y42.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT571
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_61
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.673ns logic, 0.608ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X53Y44.C3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.919ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -7.011ns (-3.014 - 3.997)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.CMUX    Tshcko                0.650   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X52Y44.D6      net (fanout=1)        0.525   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X52Y44.D       Tilo                  0.124   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X53Y44.C3      net (fanout=2)        0.512   leds_r_3_OBUF
    SLICE_X53Y44.CLK     Tas                   0.108   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.882ns logic, 1.037ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.789ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.938ns (-3.014 - 3.924)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.CQ      Tcko                  0.456   music_player/codec_conditioner/next_sample_latch/q<2>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X52Y44.D4      net (fanout=2)        0.589   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X52Y44.D       Tilo                  0.124   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X53Y44.C3      net (fanout=2)        0.512   leds_r_3_OBUF
    SLICE_X53Y44.CLK     Tas                   0.108   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.688ns logic, 1.101ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.777ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.939ns (-3.014 - 3.925)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.456   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X52Y44.D5      net (fanout=18)       0.577   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X52Y44.D       Tilo                  0.124   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X53Y44.C3      net (fanout=2)        0.512   leds_r_3_OBUF
    SLICE_X53Y44.CLK     Tas                   0.108   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.688ns logic, 1.089ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (SLICE_X56Y45.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_10 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.971ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.939ns (-2.942 - 3.997)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_10 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.CQ      Tcko                  0.518   music_player/codec_conditioner/next_sample_latch/q<10>
                                                       music_player/codec_conditioner/next_sample_latch/q_10
    SLICE_X55Y45.C3      net (fanout=2)        0.662   music_player/codec_conditioner/next_sample_latch/q<10>
    SLICE_X55Y45.CMUX    Tilo                  0.385   sample_reg/q<10>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X56Y45.C6      net (fanout=1)        0.313   codec_sample<10>
    SLICE_X56Y45.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.996ns logic, 0.975ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.955ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.867ns (-2.942 - 3.925)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.456   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X55Y45.C5      net (fanout=18)       0.741   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X55Y45.CMUX    Tilo                  0.352   sample_reg/q<10>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X56Y45.C6      net (fanout=1)        0.313   codec_sample<10>
    SLICE_X56Y45.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.901ns logic, 1.054ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_10 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.818ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.939ns (-2.942 - 3.997)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_10 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y44.CQ      Tcko                  0.456   music_player/codec_conditioner/current_sample_latch/q<11>
                                                       music_player/codec_conditioner/current_sample_latch/q_10
    SLICE_X55Y45.C4      net (fanout=1)        0.571   music_player/codec_conditioner/current_sample_latch/q<10>
    SLICE_X55Y45.CMUX    Tilo                  0.385   sample_reg/q<10>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X56Y45.C6      net (fanout=1)        0.313   codec_sample<10>
    SLICE_X56Y45.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.934ns logic, 0.884ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk_100 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X0Y1.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.129 - 0.072)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X9Y1.CQ            Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4
    RAMB18_X0Y1.ADDRARDADDR7 net (fanout=5)        0.161   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<4>
    RAMB18_X0Y1.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.119ns (-0.042ns logic, 0.161ns route)
                                                           (-35.3% logic, 135.3% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X0Y1.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_3 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.129 - 0.072)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_3 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X9Y1.BQ            Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_3
    RAMB18_X0Y1.ADDRARDADDR6 net (fanout=5)        0.226   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<3>
    RAMB18_X0Y1.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.184ns (-0.042ns logic, 0.226ns route)
                                                           (-22.8% logic, 122.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out (SLICE_X40Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.770 - 0.506)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y44.CQ      Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    SLICE_X40Y39.AX      net (fanout=1)        0.322   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
    SLICE_X40Y39.CLK     Tckdi       (-Th)     0.070   adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.071ns logic, 0.322ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk_100 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.257ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X0Y1.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 18.678ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 18.873ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X38Y39.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk_100 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5113 paths analyzed, 1179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.315ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/b_7 (SLICE_X91Y29.B5), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.610ns (3.490 - 4.100)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y13.DOBDO4  Trcko_DOB             2.454   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y34.A2      net (fanout=3)        1.021   wd_top/read_sample<4>
    SLICE_X91Y34.A       Tilo                  0.124   N103
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW1
    SLICE_X90Y34.C2      net (fanout=2)        0.807   N103
    SLICE_X90Y34.C       Tilo                  0.124   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1
    SLICE_X90Y35.A6      net (fanout=2)        0.318   wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o2
    SLICE_X90Y35.A       Tilo                  0.124   wd_top/wd/RAM_val/q<7>
                                                       wd_top/wd/valid_read_reset_AND_208_o10
    SLICE_X91Y36.A2      net (fanout=1)        0.965   wd_top/wd/valid_read_reset_AND_208_o9
    SLICE_X91Y36.A       Tilo                  0.124   wd_top/wd/valid_read_reset_AND_208_o5
                                                       wd_top/wd/valid_read_reset_AND_208_o15_SW0
    SLICE_X91Y29.A2      net (fanout=1)        1.002   N189
    SLICE_X91Y29.A       Tilo                  0.124   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_read_reset_AND_208_o15
    SLICE_X91Y29.B5      net (fanout=1)        0.264   wd_top/wd_b<0>
    SLICE_X91Y29.CLK     Tas                   0.072   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (3.146ns logic, 4.377ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.610ns (3.490 - 4.100)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y13.DOBDO7  Trcko_DOB             2.454   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X90Y37.A1      net (fanout=4)        1.350   wd_top/read_sample<7>
    SLICE_X90Y37.A       Tilo                  0.124   wd_top/wd/valid_read_reset_AND_208_o8
                                                       wd_top/wd/valid_read_reset_AND_208_o9
    SLICE_X90Y35.A2      net (fanout=1)        0.806   wd_top/wd/valid_read_reset_AND_208_o8
    SLICE_X90Y35.A       Tilo                  0.124   wd_top/wd/RAM_val/q<7>
                                                       wd_top/wd/valid_read_reset_AND_208_o10
    SLICE_X91Y36.A2      net (fanout=1)        0.965   wd_top/wd/valid_read_reset_AND_208_o9
    SLICE_X91Y36.A       Tilo                  0.124   wd_top/wd/valid_read_reset_AND_208_o5
                                                       wd_top/wd/valid_read_reset_AND_208_o15_SW0
    SLICE_X91Y29.A2      net (fanout=1)        1.002   N189
    SLICE_X91Y29.A       Tilo                  0.124   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_read_reset_AND_208_o15
    SLICE_X91Y29.B5      net (fanout=1)        0.264   wd_top/wd_b<0>
    SLICE_X91Y29.CLK     Tas                   0.072   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (3.022ns logic, 4.387ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 6)
  Clock Path Skew:      -0.610ns (3.490 - 4.100)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y13.DOBDO3  Trcko_DOB             2.454   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y34.A3      net (fanout=3)        0.856   wd_top/read_sample<3>
    SLICE_X91Y34.A       Tilo                  0.124   N103
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW1
    SLICE_X90Y34.C2      net (fanout=2)        0.807   N103
    SLICE_X90Y34.C       Tilo                  0.124   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1
    SLICE_X90Y35.A6      net (fanout=2)        0.318   wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o2
    SLICE_X90Y35.A       Tilo                  0.124   wd_top/wd/RAM_val/q<7>
                                                       wd_top/wd/valid_read_reset_AND_208_o10
    SLICE_X91Y36.A2      net (fanout=1)        0.965   wd_top/wd/valid_read_reset_AND_208_o9
    SLICE_X91Y36.A       Tilo                  0.124   wd_top/wd/valid_read_reset_AND_208_o5
                                                       wd_top/wd/valid_read_reset_AND_208_o15_SW0
    SLICE_X91Y29.A2      net (fanout=1)        1.002   N189
    SLICE_X91Y29.A       Tilo                  0.124   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_read_reset_AND_208_o15
    SLICE_X91Y29.B5      net (fanout=1)        0.264   wd_top/wd_b<0>
    SLICE_X91Y29.CLK     Tas                   0.072   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (3.146ns logic, 4.212ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/vcounter_8 (SLICE_X89Y26.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/i_vga_generator/vcounter_6 (FF)
  Destination:          hdmi/i_vga_generator/vcounter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.617ns (0.153 - 0.770)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/i_vga_generator/vcounter_6 to hdmi/i_vga_generator/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y25.CQ      Tcko                  0.456   hdmi/i_vga_generator/vcounter<7>
                                                       hdmi/i_vga_generator/vcounter_6
    SLICE_X88Y26.D2      net (fanout=4)        0.820   hdmi/i_vga_generator/vcounter<6>
    SLICE_X88Y26.D       Tilo                  0.124   N100
                                                       hdmi/i_vga_generator/_n00831_SW0
    SLICE_X88Y26.C5      net (fanout=1)        0.280   N100
    SLICE_X88Y26.C       Tilo                  0.124   N100
                                                       hdmi/i_vga_generator/_n00831
    SLICE_X90Y26.B2      net (fanout=2)        1.082   hdmi/i_vga_generator/_n00831
    SLICE_X90Y26.B       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/_n00832
    SLICE_X89Y26.SR      net (fanout=3)        0.584   hdmi/i_vga_generator/_n0083
    SLICE_X89Y26.CLK     Tsrck                 0.429   hdmi/i_vga_generator/vcounter<11>
                                                       hdmi/i_vga_generator/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.257ns logic, 2.766ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/i_vga_generator/hcounter_11 (FF)
  Destination:          hdmi/i_vga_generator/vcounter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.718ns (0.824 - 1.542)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/i_vga_generator/hcounter_11 to hdmi/i_vga_generator/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y27.DQ      Tcko                  0.518   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/hcounter_11
    SLICE_X90Y26.A1      net (fanout=4)        0.879   hdmi/i_vga_generator/hcounter<11>
    SLICE_X90Y26.A       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>1
    SLICE_X90Y26.C1      net (fanout=2)        0.683   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>
    SLICE_X90Y26.C       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>3
    SLICE_X90Y26.B6      net (fanout=7)        0.210   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
    SLICE_X90Y26.B       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/_n00832
    SLICE_X89Y26.SR      net (fanout=3)        0.584   hdmi/i_vga_generator/_n0083
    SLICE_X89Y26.CLK     Tsrck                 0.429   hdmi/i_vga_generator/vcounter<11>
                                                       hdmi/i_vga_generator/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.319ns logic, 2.356ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/i_vga_generator/hcounter_8 (FF)
  Destination:          hdmi/i_vga_generator/vcounter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.718ns (0.824 - 1.542)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/i_vga_generator/hcounter_8 to hdmi/i_vga_generator/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y27.AQ      Tcko                  0.518   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/hcounter_8
    SLICE_X90Y26.A2      net (fanout=5)        0.860   hdmi/i_vga_generator/hcounter<8>
    SLICE_X90Y26.A       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>1
    SLICE_X90Y26.C1      net (fanout=2)        0.683   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>
    SLICE_X90Y26.C       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>3
    SLICE_X90Y26.B6      net (fanout=7)        0.210   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
    SLICE_X90Y26.B       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/_n00832
    SLICE_X89Y26.SR      net (fanout=3)        0.584   hdmi/i_vga_generator/_n0083
    SLICE_X89Y26.CLK     Tsrck                 0.429   hdmi/i_vga_generator/vcounter<11>
                                                       hdmi/i_vga_generator/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.319ns logic, 2.337ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/vcounter_9 (SLICE_X89Y26.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/i_vga_generator/vcounter_6 (FF)
  Destination:          hdmi/i_vga_generator/vcounter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.617ns (0.153 - 0.770)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/i_vga_generator/vcounter_6 to hdmi/i_vga_generator/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y25.CQ      Tcko                  0.456   hdmi/i_vga_generator/vcounter<7>
                                                       hdmi/i_vga_generator/vcounter_6
    SLICE_X88Y26.D2      net (fanout=4)        0.820   hdmi/i_vga_generator/vcounter<6>
    SLICE_X88Y26.D       Tilo                  0.124   N100
                                                       hdmi/i_vga_generator/_n00831_SW0
    SLICE_X88Y26.C5      net (fanout=1)        0.280   N100
    SLICE_X88Y26.C       Tilo                  0.124   N100
                                                       hdmi/i_vga_generator/_n00831
    SLICE_X90Y26.B2      net (fanout=2)        1.082   hdmi/i_vga_generator/_n00831
    SLICE_X90Y26.B       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/_n00832
    SLICE_X89Y26.SR      net (fanout=3)        0.584   hdmi/i_vga_generator/_n0083
    SLICE_X89Y26.CLK     Tsrck                 0.429   hdmi/i_vga_generator/vcounter<11>
                                                       hdmi/i_vga_generator/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.257ns logic, 2.766ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/i_vga_generator/hcounter_11 (FF)
  Destination:          hdmi/i_vga_generator/vcounter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.718ns (0.824 - 1.542)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/i_vga_generator/hcounter_11 to hdmi/i_vga_generator/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y27.DQ      Tcko                  0.518   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/hcounter_11
    SLICE_X90Y26.A1      net (fanout=4)        0.879   hdmi/i_vga_generator/hcounter<11>
    SLICE_X90Y26.A       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>1
    SLICE_X90Y26.C1      net (fanout=2)        0.683   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>
    SLICE_X90Y26.C       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>3
    SLICE_X90Y26.B6      net (fanout=7)        0.210   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
    SLICE_X90Y26.B       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/_n00832
    SLICE_X89Y26.SR      net (fanout=3)        0.584   hdmi/i_vga_generator/_n0083
    SLICE_X89Y26.CLK     Tsrck                 0.429   hdmi/i_vga_generator/vcounter<11>
                                                       hdmi/i_vga_generator/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.319ns logic, 2.356ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/i_vga_generator/hcounter_8 (FF)
  Destination:          hdmi/i_vga_generator/vcounter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.718ns (0.824 - 1.542)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/i_vga_generator/hcounter_8 to hdmi/i_vga_generator/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y27.AQ      Tcko                  0.518   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/hcounter_8
    SLICE_X90Y26.A2      net (fanout=5)        0.860   hdmi/i_vga_generator/hcounter<8>
    SLICE_X90Y26.A       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>1
    SLICE_X90Y26.C1      net (fanout=2)        0.683   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>
    SLICE_X90Y26.C       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o<11>3
    SLICE_X90Y26.B6      net (fanout=7)        0.210   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
    SLICE_X90Y26.B       Tilo                  0.124   hdmi/i_vga_generator/hcounter[11]_hMax[11]_equal_19_o
                                                       hdmi/i_vga_generator/_n00832
    SLICE_X89Y26.SR      net (fanout=3)        0.584   hdmi/i_vga_generator/_n0083
    SLICE_X89Y26.CLK     Tsrck                 0.429   hdmi/i_vga_generator/vcounter<11>
                                                       hdmi/i_vga_generator/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.319ns logic, 2.337ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk_100 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/vga_hs (SLICE_X100Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hsync (FF)
  Destination:          hdmi/vga_hs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.269ns (0.578 - 0.309)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hsync to hdmi/vga_hs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y28.AQ      Tcko                  0.164   hdmi/i_vga_generator/hsync
                                                       hdmi/i_vga_generator/hsync
    SLICE_X100Y25.DX     net (fanout=2)        0.257   hdmi/i_vga_generator/hsync
    SLICE_X100Y25.CLK    Tckdi       (-Th)     0.063   hdmi/vga_hs
                                                       hdmi/vga_hs
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.101ns logic, 0.257ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/hcounter_8 (SLICE_X92Y27.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hcounter_7 (FF)
  Destination:          hdmi/i_vga_generator/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 2)
  Clock Path Skew:      0.275ns (0.334 - 0.059)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hcounter_7 to hdmi/i_vga_generator/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y26.DQ      Tcko                  0.164   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter_7
    SLICE_X92Y26.D3      net (fanout=4)        0.160   hdmi/i_vga_generator/hcounter<7>
    SLICE_X92Y26.COUT    Topcyd                0.154   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter<7>_rt
                                                       hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CLK     Tckcin      (-Th)     0.081   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/Mcount_hcounter_xor<11>
                                                       hdmi/i_vga_generator/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.237ns logic, 0.160ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hcounter_4 (FF)
  Destination:          hdmi/i_vga_generator/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.275ns (0.334 - 0.059)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hcounter_4 to hdmi/i_vga_generator/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y26.AQ      Tcko                  0.164   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter_4
    SLICE_X92Y26.A3      net (fanout=4)        0.186   hdmi/i_vga_generator/hcounter<4>
    SLICE_X92Y26.COUT    Topcya                0.190   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter<4>_rt
                                                       hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CLK     Tckcin      (-Th)     0.081   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/Mcount_hcounter_xor<11>
                                                       hdmi/i_vga_generator/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.273ns logic, 0.186ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hcounter_6 (FF)
  Destination:          hdmi/i_vga_generator/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 2)
  Clock Path Skew:      0.275ns (0.334 - 0.059)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hcounter_6 to hdmi/i_vga_generator/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y26.CQ      Tcko                  0.164   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter_6
    SLICE_X92Y26.C2      net (fanout=4)        0.245   hdmi/i_vga_generator/hcounter<6>
    SLICE_X92Y26.COUT    Topcyc                0.156   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter<6>_rt
                                                       hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CLK     Tckcin      (-Th)     0.081   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/Mcount_hcounter_xor<11>
                                                       hdmi/i_vga_generator/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.239ns logic, 0.245ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/hcounter_10 (SLICE_X92Y27.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hcounter_7 (FF)
  Destination:          hdmi/i_vga_generator/hcounter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 2)
  Clock Path Skew:      0.275ns (0.334 - 0.059)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hcounter_7 to hdmi/i_vga_generator/hcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y26.DQ      Tcko                  0.164   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter_7
    SLICE_X92Y26.D3      net (fanout=4)        0.160   hdmi/i_vga_generator/hcounter<7>
    SLICE_X92Y26.COUT    Topcyd                0.154   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter<7>_rt
                                                       hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CLK     Tckcin      (-Th)     0.068   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/Mcount_hcounter_xor<11>
                                                       hdmi/i_vga_generator/hcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.250ns logic, 0.160ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hcounter_4 (FF)
  Destination:          hdmi/i_vga_generator/hcounter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 2)
  Clock Path Skew:      0.275ns (0.334 - 0.059)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hcounter_4 to hdmi/i_vga_generator/hcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y26.AQ      Tcko                  0.164   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter_4
    SLICE_X92Y26.A3      net (fanout=4)        0.186   hdmi/i_vga_generator/hcounter<4>
    SLICE_X92Y26.COUT    Topcya                0.190   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter<4>_rt
                                                       hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CLK     Tckcin      (-Th)     0.068   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/Mcount_hcounter_xor<11>
                                                       hdmi/i_vga_generator/hcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.286ns logic, 0.186ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_vga_generator/hcounter_6 (FF)
  Destination:          hdmi/i_vga_generator/hcounter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 2)
  Clock Path Skew:      0.275ns (0.334 - 0.059)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_vga_generator/hcounter_6 to hdmi/i_vga_generator/hcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y26.CQ      Tcko                  0.164   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter_6
    SLICE_X92Y26.C2      net (fanout=4)        0.245   hdmi/i_vga_generator/hcounter<6>
    SLICE_X92Y26.COUT    Topcyc                0.156   hdmi/i_vga_generator/hcounter<7>
                                                       hdmi/i_vga_generator/hcounter<6>_rt
                                                       hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   hdmi/i_vga_generator/Mcount_hcounter_cy<7>
    SLICE_X92Y27.CLK     Tckcin      (-Th)     0.068   hdmi/i_vga_generator/hcounter<11>
                                                       hdmi/i_vga_generator/Mcount_hcounter_xor<11>
                                                       hdmi/i_vga_generator/hcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.252ns logic, 0.245ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk_100 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.846ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_MREG_PREG)
  Physical resource: hdmi/i_csc/mult_b1/CLK
  Logical resource: hdmi/i_csc/mult_b1/CLK
  Location pin: DSP48_X3Y4.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 7.846ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_MREG_PREG)
  Physical resource: hdmi/i_csc/mult_b2/CLK
  Logical resource: hdmi/i_csc/mult_b2/CLK
  Location pin: DSP48_X4Y6.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 7.846ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_MREG_PREG)
  Physical resource: hdmi/i_csc/mult_g1/CLK
  Logical resource: hdmi/i_csc/mult_g1/CLK
  Location pin: DSP48_X3Y3.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk90 = PERIOD TIMEGRP "hdmi_clk90" TS_clk_100 PHASE 
3.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.474ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk90 = PERIOD TIMEGRP "hdmi_clk90" TS_clk_100 PHASE 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: hdmi_clk_OBUF/CLK
  Logical resource: hdmi/i_hdmi_ddr_output/ODDR_hdmi_clk/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk90
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_100                     |     10.000ns|     10.245ns|    112.855ns|            5|           32|       290358|         9003|
| TS_adau1761_codec_codec_clock_|     20.833ns|    235.115ns|          N/A|           32|            0|         3890|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      8.315ns|          N/A|            0|            0|         5113|            0|
| TS_hdmi_clk90                 |     10.000ns|      1.474ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   10.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 37  Score: 251342  (Setup/Max: 251342, Hold: 0)

Constraints cover 299361 paths, 0 nets, and 4733 connections

Design statistics:
   Minimum period: 235.115ns{1}   (Maximum frequency:   4.253MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 03 22:27:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



