vendor_name = ModelSim
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/XOR8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SUB-8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SUB_8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCAdder-8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SCADDER_TEST.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/SC.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register17bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register16bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Register8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/RCadder_4bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Practical3.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/OR8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux10.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux9.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux8.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux7.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux6.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux5.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux4.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux3.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux2.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_mux1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_counter0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_compare0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_clshift0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/lpm_add_sub0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/FA.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/decode4_16_e.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Multiplier.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Booth_Complex_Adder.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/AND8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_mux0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/lpm_decode0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/RegisterFile.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/InstructionMemory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/DataMemory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/Test1.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/CU_Decoder.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU/CU_Decoder.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/digit_extend_mux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Extender.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Extender_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/write_register_mux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Write_Register_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/DataWriteMux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/DataWriteMux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_SRC_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_SRC_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/SHIFT_LEFT_2.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/SHIFT_LEFT_2.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Shift_left_two.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Shift_Left_1.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Instruction_Memory_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decode.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decode.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_counter.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_counter.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Branch_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Branch_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_seven.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_with_multiply.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_with_multiply.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decoder_with_multiply.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_decoder_with_multiply.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_13.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_clock_designer_13.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_Clock_Handler.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_Test_fibo.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CPU_Test2.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/ALU_Operand2_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSoruce_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSoruce_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/PCSource_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Control_Multi_Cycle.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Register_8bit_enable.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IorD_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/IS_R_TYPE_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_3bit.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CLOCK_ADDER.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/CLOCK_ADDER.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_24bit.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_zero_24bit.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one_24bit.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one_24bit.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/Practical5.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/rom.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_34e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_64g1.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/memory.mif
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_84e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_ele.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cmpr_aig.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cntr_4pi.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_o5e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/lpm_clshift_duc.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_r5e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/add_sub_9cg.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/decode_ktf.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_6ne.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/cmpr_1pg.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_q8f.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/xor3.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_44e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/decode_4sf.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_tle.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_54e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_a4e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/number_one.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_14e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_b4e.tdf
design_name = MIPS_CPU_MULTI_CYCLE
instance = comp, \ALUSrcA~output , ALUSrcA~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[15]~output , Instruction[15]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[14]~output , Instruction[14]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[13]~output , Instruction[13]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[12]~output , Instruction[12]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[11]~output , Instruction[11]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[10]~output , Instruction[10]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[9]~output , Instruction[9]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[8]~output , Instruction[8]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[7]~output , Instruction[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[6]~output , Instruction[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[5]~output , Instruction[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[4]~output , Instruction[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[3]~output , Instruction[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[2]~output , Instruction[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[1]~output , Instruction[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Instruction[0]~output , Instruction[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \IRWrite~output , IRWrite~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[15]~output , Mem[15]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[14]~output , Mem[14]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[13]~output , Mem[13]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[12]~output , Mem[12]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[11]~output , Mem[11]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[10]~output , Mem[10]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[9]~output , Mem[9]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[8]~output , Mem[8]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[7]~output , Mem[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[6]~output , Mem[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[5]~output , Mem[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[4]~output , Mem[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[3]~output , Mem[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[2]~output , Mem[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[1]~output , Mem[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Mem[0]~output , Mem[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \MemWrite~output , MemWrite~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \MemRead~output , MemRead~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \IorD~output , IorD~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[7]~output , PC[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[6]~output , PC[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[5]~output , PC[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[4]~output , PC[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[3]~output , PC[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[2]~output , PC[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[1]~output , PC[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PC[0]~output , PC[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ZERO~output , ZERO~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[7]~output , Reg1[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[6]~output , Reg1[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[5]~output , Reg1[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[4]~output , Reg1[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[3]~output , Reg1[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[2]~output , Reg1[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[1]~output , Reg1[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg1[0]~output , Reg1[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \RegWrite~output , RegWrite~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \MemtoReg~output , MemtoReg~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[7]~output , ALU_OUT[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[6]~output , ALU_OUT[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[5]~output , ALU_OUT[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[4]~output , ALU_OUT[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[3]~output , ALU_OUT[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[2]~output , ALU_OUT[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[1]~output , ALU_OUT[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALU_OUT[0]~output , ALU_OUT[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \RegDst[1]~output , RegDst[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \RegDst[0]~output , RegDst[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[7]~output , WriteData[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[6]~output , WriteData[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[5]~output , WriteData[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[4]~output , WriteData[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[3]~output , WriteData[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[2]~output , WriteData[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[1]~output , WriteData[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \WriteData[0]~output , WriteData[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALUSrcB[1]~output , ALUSrcB[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALUSrcB[0]~output , ALUSrcB[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALUOp[3]~output , ALUOp[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALUOp[2]~output , ALUOp[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALUOp[1]~output , ALUOp[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \ALUOp[0]~output , ALUOp[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PCWrite~output , PCWrite~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PCSource[1]~output , PCSource[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \PCSource[0]~output , PCSource[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[7]~output , A[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[6]~output , A[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[5]~output , A[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[4]~output , A[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[3]~output , A[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[2]~output , A[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[1]~output , A[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \A[0]~output , A[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[7]~output , B[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[6]~output , B[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[5]~output , B[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[4]~output , B[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[3]~output , B[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[2]~output , B[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[1]~output , B[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \B[0]~output , B[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[7]~output , Reg2[7]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[6]~output , Reg2[6]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[5]~output , Reg2[5]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[4]~output , Reg2[4]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[3]~output , Reg2[3]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[2]~output , Reg2[2]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[1]~output , Reg2[1]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \Reg2[0]~output , Reg2[0]~output, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \CLOCK~input , CLOCK~input, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \CLOCK~inputclkctrl , CLOCK~inputclkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst9 , inst22|inst1|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst9~clkctrl , inst22|inst1|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst2~feeder , inst22|inst|inst2~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst2 , inst22|inst|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst3~DUPLICATEfeeder , inst22|inst|inst3~DUPLICATEfeeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst3~DUPLICATE , inst22|inst|inst3~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst9|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst12|inst9|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a11 , inst12|inst|srom|rom_block|auto_generated|ram_block1a11, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a8 , inst12|inst|srom|rom_block|auto_generated|ram_block1a8, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst8|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a10 , inst12|inst|srom|rom_block|auto_generated|ram_block1a10, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a6 , inst12|inst|srom|rom_block|auto_generated|ram_block1a6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a5 , inst12|inst|srom|rom_block|auto_generated|ram_block1a5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a0 , inst12|inst|srom|rom_block|auto_generated|ram_block1a0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst6 , inst4|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst6 , inst5|inst13|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~2 , inst27|LPM_MUX_component|auto_generated|_~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst5 , inst4|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst5 , inst5|inst13|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst9 , inst5|inst12|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst9~clkctrl , inst5|inst12|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst5 , inst5|inst12|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst9 , inst5|inst14|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst9~clkctrl , inst5|inst14|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst5 , inst5|inst14|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst5~DUPLICATEfeeder , inst5|inst17|inst5~DUPLICATEfeeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst5~DUPLICATE , inst5|inst17|inst5~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst9 , inst5|inst15|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst9~clkctrl , inst5|inst15|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst5~feeder , inst5|inst15|inst5~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst5 , inst5|inst15|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst9 , inst5|inst18|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst9~clkctrl , inst5|inst18|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst5 , inst5|inst18|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst9 , inst5|inst16|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst9~clkctrl , inst5|inst16|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst5~feeder , inst5|inst16|inst5~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst5 , inst5|inst16|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst9 , inst5|inst|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst9~clkctrl , inst5|inst|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst5 , inst5|inst|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[2] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst5 , inst7|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst3 , inst4|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst3 , inst5|inst13|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst3~feeder , inst5|inst15|inst3~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst3 , inst5|inst15|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst3 , inst5|inst17|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst3~feeder , inst5|inst16|inst3~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst3 , inst5|inst16|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst3 , inst5|inst18|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst3~feeder , inst5|inst12|inst3~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst3 , inst5|inst12|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst3~feeder , inst5|inst14|inst3~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst3 , inst5|inst14|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst3~feeder , inst5|inst|inst3~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst3 , inst5|inst|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[4] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst3 , inst7|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst2 , inst4|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst2 , inst5|inst13|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst2 , inst5|inst17|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst2~feeder , inst5|inst15|inst2~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst2 , inst5|inst15|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst2~feeder , inst5|inst18|inst2~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst2 , inst5|inst18|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst2~feeder , inst5|inst16|inst2~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst2 , inst5|inst16|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst2 , inst5|inst12|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst2 , inst5|inst14|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst2 , inst5|inst|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[5] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst2 , inst7|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst , inst4|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst , inst5|inst13|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst , inst5|inst14|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst , inst5|inst12|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst , inst5|inst18|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst , inst5|inst17|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst , inst5|inst15|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst~feeder , inst5|inst16|inst~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst , inst5|inst16|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst , inst5|inst|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[7] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst , inst7|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \~GND , ~GND, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst|inst2|sram|ram_block|auto_generated|ram_block1a0 , inst|inst2|sram|ram_block|auto_generated|ram_block1a0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst4 , inst22|inst1|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~0 , inst27|LPM_MUX_component|auto_generated|_~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst9 , inst5|inst17|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst9~clkctrl , inst5|inst17|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst6~DUPLICATEfeeder , inst5|inst17|inst6~DUPLICATEfeeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst6~DUPLICATE , inst5|inst17|inst6~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst6~feeder , inst5|inst16|inst6~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst6 , inst5|inst16|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst6 , inst5|inst18|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst6 , inst5|inst15|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst6 , inst5|inst12|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst6 , inst5|inst14|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst6 , inst5|inst|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[1] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst6 , inst7|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst2 , inst22|inst1|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[7]~0 , inst17|LPM_MUX_component|auto_generated|result_node[7]~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst4 , inst22|inst|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst6~feeder , inst22|inst|inst6~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst6 , inst22|inst|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[7] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst , inst6|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst4 , inst2|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~0 , inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst6~feeder , inst5|inst17|inst6~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst6 , inst5|inst17|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[1] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst6 , inst2|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[1]~9 , inst17|LPM_MUX_component|auto_generated|result_node[1]~9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst6 , inst6|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[0]~1 , inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[0]~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst7 , inst4|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst7~feeder , inst5|inst14|inst7~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst7 , inst5|inst14|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst7 , inst5|inst12|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst7~feeder , inst5|inst|inst7~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst7 , inst5|inst|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst7 , inst5|inst18|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst7~feeder , inst5|inst16|inst7~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst7 , inst5|inst16|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst7 , inst5|inst17|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst7 , inst5|inst15|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst7 , inst5|inst13|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[0] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst7 , inst6|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst7~feeder , inst22|inst1|inst7~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst7 , inst22|inst1|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst7 , inst2|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[0]~7 , inst17|LPM_MUX_component|auto_generated|result_node[0]~7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst1 , inst4|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst1 , inst5|inst14|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst1 , inst5|inst12|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst1 , inst5|inst|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst1 , inst5|inst16|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst1 , inst5|inst18|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst1~feeder , inst5|inst15|inst1~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst1 , inst5|inst15|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst1~feeder , inst5|inst17|inst1~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst1 , inst5|inst17|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[6] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w6_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst1 , inst2|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst1 , inst6|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[6]~1 , inst17|LPM_MUX_component|auto_generated|result_node[6]~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1 , inst8|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[5]~2 , inst17|LPM_MUX_component|auto_generated|result_node[5]~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[5] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst2 , inst6|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w5_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst2 , inst2|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst3~DUPLICATEfeeder , inst5|inst14|inst3~DUPLICATEfeeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst3~DUPLICATE , inst5|inst14|inst3~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[4] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst3 , inst6|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[4]~10 , inst17|LPM_MUX_component|auto_generated|result_node[4]~10, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w4_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst3 , inst2|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[2]~2 , inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[2]~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst5~feeder , inst5|inst17|inst5~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst5 , inst5|inst17|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[2] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst5 , inst6|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[2]~11 , inst17|LPM_MUX_component|auto_generated|result_node[2]~11, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst5 , inst2|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~3 , inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 , inst8|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst5|LPM_MUX_component|auto_generated|l1_w0_n3_mux_dataout~0 , inst8|inst5|LPM_MUX_component|auto_generated|l1_w0_n3_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst5|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~0 , inst8|inst5|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst5|LPM_MUX_component|auto_generated|external_reg[0] , inst8|inst5|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst9 , inst2|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst9~clkctrl , inst2|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|l2_w7_n0_mux_dataout~0 , inst19|LPM_MUX_component|auto_generated|l2_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst2|inst , inst2|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~2 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~7 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|data2_wire[3] , inst17|LPM_MUX_component|auto_generated|data2_wire[3], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|data2_wire[2] , inst17|LPM_MUX_component|auto_generated|data2_wire[2], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[0]~14 , inst17|LPM_MUX_component|auto_generated|result_node[0]~14, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst|inst|inst2 , inst8|inst3|inst|inst|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|data2_wire[1] , inst17|LPM_MUX_component|auto_generated|data2_wire[1], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst|inst1|inst5~0 , inst8|inst3|inst|inst1|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst|inst2|inst5~0 , inst8|inst3|inst|inst2|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|data2_wire[7] , inst17|LPM_MUX_component|auto_generated|data2_wire[7], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[5]~13 , inst17|LPM_MUX_component|auto_generated|result_node[5]~13, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|data2_wire[5]~0 , inst17|LPM_MUX_component|auto_generated|data2_wire[5]~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst9|inst|inst2 , inst8|inst3|inst9|inst|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst9|inst1|inst5~0 , inst8|inst3|inst9|inst1|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst9|inst2|inst5~0 , inst8|inst3|inst9|inst2|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst9|inst3|inst|1 , inst8|inst3|inst9|inst3|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[4]~3 , inst17|LPM_MUX_component|auto_generated|result_node[4]~3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst10|inst1|inst5~0 , inst8|inst3|inst10|inst1|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst10|inst2|inst5~0 , inst8|inst3|inst10|inst2|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~3 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst2|LPM_DECODE_component|auto_generated|w_anode69w[3]~0 , inst8|inst2|LPM_DECODE_component|auto_generated|w_anode69w[3]~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|_~0 , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|_~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst30|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] , inst8|inst4|inst30|LPM_COMPARE_component|auto_generated|aneb_result_wire[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst8|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] , inst8|inst4|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst , inst8|inst4|inst6|inst|inst1|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst1 , inst8|inst4|inst6|inst|inst1|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst2 , inst8|inst4|inst6|inst|inst1|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst3 , inst8|inst4|inst6|inst|inst1|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst4 , inst8|inst4|inst6|inst|inst1|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst5 , inst8|inst4|inst6|inst|inst1|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst6 , inst8|inst4|inst6|inst|inst1|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst1|inst7 , inst8|inst4|inst6|inst|inst1|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[2]~5 , inst17|LPM_MUX_component|auto_generated|result_node[2]~5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[3]~4 , inst17|LPM_MUX_component|auto_generated|result_node[3]~4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[1]~6 , inst17|LPM_MUX_component|auto_generated|result_node[1]~6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7] , inst8|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst33|inst7|LPM_MUX_component|auto_generated|l2_w9_n0_mux_dataout~0 , inst8|inst4|inst33|inst7|LPM_MUX_component|auto_generated|l2_w9_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst , inst8|inst4|inst6|inst|inst|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst1 , inst8|inst4|inst6|inst|inst|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst2 , inst8|inst4|inst6|inst|inst|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst3 , inst8|inst4|inst6|inst|inst|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst4 , inst8|inst4|inst6|inst|inst|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst5 , inst8|inst4|inst6|inst|inst|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst6 , inst8|inst4|inst6|inst|inst|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0 , inst8|inst4|inst35|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst4|inst6|inst|inst|inst7 , inst8|inst4|inst6|inst|inst|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst9|inst2|inst5~0 , inst8|inst10|inst|inst9|inst2|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst|inst2|inst5~0 , inst8|inst10|inst|inst|inst2|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l1_w7_n2_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l1_w7_n2_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst10|inst2|inst5~0 , inst8|inst10|inst|inst10|inst2|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~4 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~5 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~1 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~6 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w7_n0_mux_dataout~6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[7] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst , inst9|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst , inst22|inst1|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~1 , inst27|LPM_MUX_component|auto_generated|_~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst9 , inst5|inst13|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst9~clkctrl , inst5|inst13|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst1 , inst5|inst13|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst1~DUPLICATEfeeder , inst5|inst15|inst1~DUPLICATEfeeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst1~DUPLICATE , inst5|inst15|inst1~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[6] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst1 , inst7|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[6]~12 , inst17|LPM_MUX_component|auto_generated|result_node[6]~12, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w6_n0_mux_dataout~2 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w6_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[3]~4 , inst8|inst18|LPM_COMPARE_component|auto_generated|data_wire[3]~4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst9|inst2|inst|1 , inst8|inst10|inst|inst9|inst2|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst10|inst2|inst|1 , inst8|inst10|inst|inst10|inst2|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst|inst3|inst5~0 , inst8|inst10|inst|inst|inst3|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w6_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w6_n0_mux_dataout~1 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w6_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[6] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst1 , inst9|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst5 , inst22|inst|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst4|inst4 , inst4|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst14|inst4 , inst5|inst14|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst12|inst4 , inst5|inst12|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst|inst4 , inst5|inst|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst18|inst4 , inst5|inst18|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst16|inst4 , inst5|inst16|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst4~feeder , inst5|inst15|inst4~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst15|inst4 , inst5|inst15|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst17|inst4 , inst5|inst17|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst13|inst4 , inst5|inst13|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst5|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst11|LPM_MUX_component|auto_generated|external_reg[3] , inst5|inst11|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst6|inst4 , inst6|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst|inst3|inst5~0 , inst8|inst3|inst|inst3|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~5 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst10|inst1|inst|1 , inst8|inst10|inst|inst10|inst1|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst9|inst1|inst|1 , inst8|inst10|inst|inst9|inst1|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~3 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst9|inst1|inst|1 , inst8|inst3|inst9|inst1|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst3|inst10|inst1|inst|1 , inst8|inst3|inst10|inst1|inst|1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~1 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~4 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~2 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w5_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[5] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst2 , inst9|inst2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst3 , inst22|inst1|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~2 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l2_w4_n1_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l2_w4_n1_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~1 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~3 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[4] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst3 , inst9|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst1 , inst22|inst1|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[3] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst4 , inst7|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst17|LPM_MUX_component|auto_generated|result_node[3]~8 , inst17|LPM_MUX_component|auto_generated|result_node[3]~8, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l2_w3_n1_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l2_w3_n1_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w3_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[3] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst4 , inst9|inst4, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst , inst22|inst|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst9|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0DUPLICATE , inst12|inst9|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst10|inst|inst|inst1|inst5~0 , inst8|inst10|inst|inst|inst1|inst5~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l2_w2_n1_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l2_w2_n1_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w2_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[2] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst5 , inst9|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst1 , inst22|inst|inst1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l2_w1_n1_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l2_w1_n1_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w1_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[1] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst6 , inst9|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst3~feeder , inst22|inst|inst3~feeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst3 , inst22|inst|inst3, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst8|inst19|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~1 , inst8|inst19|LPM_MUX_component|auto_generated|l4_w0_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst8|inst19|LPM_MUX_component|auto_generated|external_reg[0] , inst8|inst19|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst9|inst7 , inst9|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst23|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst23|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst7 , inst22|inst|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst5|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst5|inst10|LPM_MUX_component|auto_generated|external_reg[0] , inst5|inst10|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst7|inst7 , inst7|inst7, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst5 , inst22|inst1|inst5, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst9|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst12|inst9|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst|inst , inst|inst, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst|inst~clkctrl , inst|inst~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst2~DUPLICATEfeeder , inst22|inst|inst2~DUPLICATEfeeder, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst2~DUPLICATE , inst22|inst|inst2~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst9|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0DUPLICATE , inst12|inst9|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst1|inst6 , inst22|inst1|inst6, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst9|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0DUPLICATE , inst12|inst9|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst9 , inst22|inst|inst9, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst9~clkctrl , inst22|inst|inst9~clkctrl, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst22|inst|inst~DUPLICATE , inst22|inst|inst~DUPLICATE, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst9|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst12|inst9|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU_MULTI_CYCLE, 1
instance = comp, \inst12|inst|srom|rom_block|auto_generated|ram_block1a3 , inst12|inst|srom|rom_block|auto_generated|ram_block1a3, MIPS_CPU_MULTI_CYCLE, 1
