INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Valentina/Documents/School/6.111/Final Project/DSPDude/modules/akm4117/settingscontroller/settingscontroller.srcs/sources_1/imports/new/akm4117settingscontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module akm4117settingscontroller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Valentina/Documents/School/6.111/Final Project/DSPDude/modules/akm4117/settingscontroller/settingscontroller.srcs/sim_1/new/akm4117settingscontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module akm4117settingscontroller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Valentina/Documents/School/6.111/Final Project/DSPDude/modules/akm4117/settingscontroller/settingscontroller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
