+++ calling  ./simv_52144_sram_bist +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,sram_bist_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/sram_bist.vdb -lca   +fsdbfile+sram_bist.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/sram_bist
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ start    2025-06-09T16:02:20
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-1_Full64; Runtime version S-2021.09-1_Full64;  Jun  9 18:02 2025
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


 VCS Coverage Metrics Release S-2021.09-1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
ucli% source dump.tcl
*Verdi* Loading libsscore_vcsmx202109.so
FSDB Dumper for VCS-MX, Release Verdi_U-2023.03-1, Linux x86_64/64bit, 04/17/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'sram_bist.fsdb'
*Verdi* : fsdbDumpon("glitch") - All FSDB files at 0 ps.
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.
1
ucli% if { [info exists ::env(GATE_LEVEL)] } {
	source tcheck.tcl
}
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/verdi/uvm_custom_install_verdi_recorder.sv(283) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0: reporter [RNTST] Running test top_test...

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VRR applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VREF applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VBG applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying type override from the command line: +uvm_set_type_override=top_default_seq,sram_bist_seq
UVM_INFO   @       0.0000000us:  [UVM_VERDI_DPI]         uvm_verdi DPI routines are compiled off. Recompile without +define+UVM_NO_VERDI_DPI 
UVM_INFO   @       0.0000000us:  [sram_bist_seq]         sram_bist_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(98) 
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.2 Hooks File 06/17/2014 
UVM_INFO   @       0.0010000us:  [sim:task]              sram_bist 
UVM_INFO   @    2120.0010000us:  [sim:description]       '''Testcase for SRAM BIST''' 
UVM_INFO   @    2120.0010000us:  [sim:description:2]     **Initialize JTAG 
UVM_ERROR  @    2151.7650000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @    2151.7650000us:  [sim:description:1]     *check SRAM BIST with ECPS pattern pass 
UVM_ERROR  @    6266.4450000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @    6266.4450000us:  [sim:description:1]     *check SRAM BIST with FOUR_6N = 0 BITWISE = 0 pass 
UVM_INFO   @   10030.0850000us:  [sim:measure]           't__SRAM_BIST__' = '   3.76' condition = 'Config: FOUR_6N = 0, BITWISE = 0' 
UVM_ERROR  @   10035.4250000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0001, got 0001  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_ERROR  @   10047.1050000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @   10048.1050000us:  [sim:description:1]     *check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail 
UVM_INFO   @   10048.1050000us:  [sim:description:2]     **check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail (row= 21, column=  5, force value=00000000 
UVM_ERROR  @   10549.6650000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0002, got 0002  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_ERROR  @   10561.3450000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @   10562.3450000us:  [sim:description:2]     **check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail (row= 21, column=100, force value=00000000 
UVM_ERROR  @   11186.6250000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0002, got 0002  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_ERROR  @   11198.3050000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @   11199.3050000us:  [sim:description:2]     **check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail (row= 21, column=  0, force value=00000000 
UVM_ERROR  @   11823.5850000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0002, got 0002  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_ERROR  @   11835.2650000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @   11836.2650000us:  [sim:description:2]     **check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail (row= 21, column=367, force value=00000000 
UVM_ERROR  @   12322.4850000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0002, got 0002  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_ERROR  @   12334.1650000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @   12335.1650000us:  [sim:description:2]     **check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail (row=100, column=  5, force value=00000000 
UVM_ERROR  @   12683.3250000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0002, got 0002  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_ERROR  @   12695.0050000us:  [sram_bist_seq]         unexpected value for SRAM BIST status, expected 0000, got 0000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sram_bist_seq.sv(125) 
UVM_INFO   @   12696.0050000us:  [sim:description:2]     **check SRAM BIST with FOUR_6N = 0 BITWISE = 0 fail (row=100, column=100, force value=00000000 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 ++ ready:   ./simv_52144_sram_bist +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,sram_bist_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/sram_bist.vdb -lca   +fsdbfile+sram_bist.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/sram_bist
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ endtime  2025-06-09T16:02:59
 ++ took     39 seconds
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
