# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab05_Q1.srcs/sources_1/new/lab05_Q1.vhd" \

# Do not sort compile order
nosort
