Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jun 17 23:19:28 2021
| Host         : DESKTOP-J89QRPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_main_control_sets_placed.rpt
| Design       : CPU_main
| Device       : xc7a100tl
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           58 |
| No           | No                    | Yes                    |             155 |           54 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             992 |          422 |
| Yes          | No                    | Yes                    |              77 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                   Enable Signal                   |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+---------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  nolabel_line557/ut/clk                           |                                                   |                                      |                1 |              1 |         1.00 |
|  nolabel_line559/nolabel_line145/inst_reg[6]_0    |                                                   |                                      |                1 |              2 |         2.00 |
|  nolabel_line562/ALU_OP_o_reg[1]_5                |                                                   |                                      |                2 |              2 |         1.00 |
|  nolabel_line557/ut/clk                           |                                                   | nolabel_line559/nolabel_line145/_rst |                1 |              3 |         3.00 |
|  nolabel_line558/CLK                              |                                                   | nolabel_line559/nolabel_line145/_rst |                1 |              3 |         3.00 |
|  nolabel_line559/nolabel_line145/inst_reg[0]_0[0] |                                                   |                                      |                2 |              6 |         3.00 |
| ~clk_im_BUFG                                      |                                                   | nolabel_line559/nolabel_line145/_rst |                3 |             13 |         4.33 |
|  nolabel_line558/CLK                              | _rst_IBUF                                         | nolabel_line559/nolabel_line145/_rst |                3 |             15 |         5.00 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/E[0]              |                                      |               17 |             32 |         1.88 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[10]_1[0] |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[10]_0[0] |                                      |               11 |             32 |         2.91 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[10]_3[0] |                                      |               17 |             32 |         1.88 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[10]_4[0] |                                      |               20 |             32 |         1.60 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[10]_5[0] |                                      |               13 |             32 |         2.46 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[11]_0[0] |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[11]_1[0] |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[10]_2[0] |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[7]_0[0]  |                                      |               13 |             32 |         2.46 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[7]_1[0]  |                                      |               11 |             32 |         2.91 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[7]_2[0]  |                                      |               14 |             32 |         2.29 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_5[0]  |                                      |               20 |             32 |         1.60 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[9]_0[0]  |                                      |               11 |             32 |         2.91 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_6[0]  |                                      |               11 |             32 |         2.91 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_7[0]  |                                      |                8 |             32 |         4.00 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_11[0] |                                      |               11 |             32 |         2.91 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_13[0] |                                      |               13 |             32 |         2.46 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_1[0]  |                                      |               19 |             32 |         1.68 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_9[0]  |                                      |               13 |             32 |         2.46 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_3[0]  |                                      |                8 |             32 |         4.00 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_12[0] |                                      |               11 |             32 |         2.91 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[9]_1[0]  |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_10[0] |                                      |               18 |             32 |         1.78 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_8[0]  |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[9]_2[0]  |                                      |               13 |             32 |         2.46 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_0[0]  |                                      |               12 |             32 |         2.67 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_2[0]  |                                      |               19 |             32 |         1.68 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[7]_3[0]  |                                      |               20 |             32 |         1.60 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[7]_4[0]  |                                      |               19 |             32 |         1.68 |
|  clk_im_BUFG                                      | nolabel_line559/nolabel_line145/inst_reg[8]_4[0]  |                                      |                8 |             32 |         4.00 |
|  n_1_24_BUFG                                      |                                                   |                                      |               14 |             32 |         2.29 |
|  n_2_1561_BUFG                                    |                                                   |                                      |               15 |             32 |         2.13 |
|  n_0_1770_BUFG                                    |                                                   |                                      |               23 |             33 |         1.43 |
|  clk_100M_IBUF_BUFG                               |                                                   | nolabel_line559/nolabel_line145/_rst |               10 |             36 |         3.60 |
|  clk_im_BUFG                                      | nolabel_line562/PC_Write                          | nolabel_line559/nolabel_line145/_rst |               14 |             62 |         4.43 |
|  clk_im_BUFG                                      |                                                   | nolabel_line559/nolabel_line145/_rst |               39 |            100 |         2.56 |
+---------------------------------------------------+---------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


