

================================================================
== Vivado HLS Report for 'QIO_accel_hw_int_s'
================================================================
* Date:           Wed Jan 27 11:20:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      310|      310| 3.100 us | 3.100 us |  310|  310|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QIO_hw_loop1  |      128|      128|         2|          -|          -|    64|    no    |
        |- QIO_hw_loop2  |       50|       50|         5|          -|          -|    10|    no    |
        |- QIO_hw_loop3  |      128|      128|         2|          -|          -|    64|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%current_val = alloca [64 x i32], align 16" [QIO/QIO.h:23]   --->   Operation 12 'alloca' 'current_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_val = alloca [64 x i32], align 16" [QIO/QIO.h:24]   --->   Operation 13 'alloca' 'new_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:36]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln36 = icmp eq i7 %i_0, -64" [QIO/QIO.h:36]   --->   Operation 16 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [QIO/QIO.h:36]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader15.preheader, label %2" [QIO/QIO.h:36]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %i_0 to i64" [QIO/QIO.h:37]   --->   Operation 20 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr [64 x i32]* %init_val, i64 0, i64 %zext_ln37" [QIO/QIO.h:37]   --->   Operation 21 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO.h:37]   --->   Operation 22 'load' 'init_val_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%new_val_addr = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 0" [QIO/QIO.h:60]   --->   Operation 23 'getelementptr' 'new_val_addr' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr, align 16" [QIO/QIO.h:66]   --->   Operation 24 'load' 'new_val_load' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [QIO/QIO.h:36]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO.h:37]   --->   Operation 26 'load' 'init_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%current_val_addr_1 = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln37" [QIO/QIO.h:37]   --->   Operation 27 'getelementptr' 'current_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_addr_1, align 4" [QIO/QIO.h:37]   --->   Operation 28 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%new_val_addr_1 = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO.h:38]   --->   Operation 29 'getelementptr' 'new_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %new_val_addr_1, align 4" [QIO/QIO.h:38]   --->   Operation 30 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:36]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%current_val_addr = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 0" [QIO/QIO.h:54]   --->   Operation 32 'getelementptr' 'current_val_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr, align 16" [QIO/QIO.h:66]   --->   Operation 33 'load' 'new_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader15" [QIO/QIO.h:41]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_1, %3 ], [ 0, %.preheader15.preheader ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %i1_0, -6" [QIO/QIO.h:41]   --->   Operation 36 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 37 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i1_0, 1" [QIO/QIO.h:41]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader.preheader, label %3" [QIO/QIO.h:41]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_addr, align 16" [QIO/QIO.h:66]   --->   Operation 40 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [QIO/QIO.h:70]   --->   Operation 41 'br' <Predicate = (icmp_ln41)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 1.86>
ST_6 : Operation 42 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:43]   --->   Operation 42 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.86>
ST_7 : Operation 43 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:47]   --->   Operation 43 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.86>
ST_8 : Operation 44 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:50]   --->   Operation 44 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.86>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [QIO/QIO.h:41]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:61]   --->   Operation 46 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader15" [QIO/QIO.h:41]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 3.25>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln70 = icmp eq i7 %i2_0, -64" [QIO/QIO.h:70]   --->   Operation 49 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i2_0, 1" [QIO/QIO.h:70]   --->   Operation 51 'add' 'i_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %5, label %4" [QIO/QIO.h:70]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %i2_0 to i64" [QIO/QIO.h:71]   --->   Operation 53 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%current_val_addr_2 = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln71" [QIO/QIO.h:71]   --->   Operation 54 'getelementptr' 'current_val_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 55 [2/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr_2, align 4" [QIO/QIO.h:71]   --->   Operation 55 'load' 'current_val_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO.h:73]   --->   Operation 56 'ret' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 6.50>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [QIO/QIO.h:70]   --->   Operation 57 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr_2, align 4" [QIO/QIO.h:71]   --->   Operation 58 'load' 'current_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr [64 x i32]* %final_val, i64 0, i64 %zext_ln71" [QIO/QIO.h:71]   --->   Operation 59 'getelementptr' 'final_val_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %current_val_load, i32* %final_val_addr, align 4" [QIO/QIO.h:71]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [QIO/QIO.h:70]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:36) [11]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:36) [11]  (0 ns)
	'getelementptr' operation ('init_val_addr', QIO/QIO.h:37) [19]  (0 ns)
	'load' operation ('init_val_load', QIO/QIO.h:37) on array 'init_val' [20]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('init_val_load', QIO/QIO.h:37) on array 'init_val' [20]  (3.25 ns)
	'store' operation ('store_ln37', QIO/QIO.h:37) of variable 'init_val_load', QIO/QIO.h:37 on array 'current_val', QIO/QIO.h:23 [22]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('new_val_load', QIO/QIO.h:66) on array 'new_val', QIO/QIO.h:24 [29]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln66', QIO/QIO.h:66) of variable 'new_val_load', QIO/QIO.h:66 on array 'current_val', QIO/QIO.h:23 [43]  (3.25 ns)

 <State 6>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln43', QIO/QIO.h:43) to 'Galois_LFSR_32_33_hw' [39]  (1.86 ns)

 <State 7>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln47', QIO/QIO.h:47) to 'Galois_LFSR_32_33_hw' [40]  (1.86 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln50', QIO/QIO.h:50) to 'Galois_LFSR_32_33_hw' [41]  (1.86 ns)

 <State 9>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln61', QIO/QIO.h:61) to 'Galois_LFSR_32_33_hw' [42]  (1.86 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:70) [48]  (0 ns)
	'getelementptr' operation ('current_val_addr_2', QIO/QIO.h:71) [56]  (0 ns)
	'load' operation ('current_val_load', QIO/QIO.h:71) on array 'current_val', QIO/QIO.h:23 [57]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('current_val_load', QIO/QIO.h:71) on array 'current_val', QIO/QIO.h:23 [57]  (3.25 ns)
	'store' operation ('store_ln71', QIO/QIO.h:71) of variable 'current_val_load', QIO/QIO.h:71 on array 'final_val' [59]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
