#include <gtest/gtest.h>

#ifdef HAVE_CUDA
#include <cuda_runtime.h>
#endif

#include "kernels/IMoEKernel.h"
#include "kernels/KernelFactory.h"
#include "tensors/Tensors.h"

#include "execution/local_execution/device/DeviceWorkspaceManager.h"
#include "execution/compute_stages/ComputeStageUtils.h"
#include "execution/local_execution/graph/GraphCaptureGuard.h"
#include "execution/moe/DecodeExpertHistogram.h"
#include "execution/moe/MoEWorkspaceRequirements.h"
#include "execution/moe/MoERuntimeTable.h"
#include "interfaces/IWorkspaceConsumer.h"
#include "utils/DebugEnv.h"
#include "utils/PerfStatsCollector.h"

#include "../../../utils/GpuPreparedGemmHarness.h"
#include "../../../utils/TestTensorFactory.h"

#include <algorithm>
#include <array>
#include <cmath>
#include <cstddef>
#include <cstdlib>
#include <cstdint>
#include <limits>
#include <memory>
#include <stdexcept>
#include <string>
#include <vector>

#ifdef HAVE_CUDA
extern "C" bool cudaMoE_count_per_expert(
    const int *routing_indices,
    int *expert_counts,
    int total_slots,
    int num_experts,
    int device_idx,
    void *stream);

extern "C" bool cudaMoE_exclusive_scan(
    const int *expert_counts,
    int *expert_offsets,
    int num_experts,
    int device_idx,
    void *stream);

extern "C" bool cudaMoE_scatter_tokens_deterministic(
    const int *routing_indices,
    const float *routing_weights,
    const int *expert_offsets,
    const int *expert_counts,
    int *grouped_token_indices,
    int *original_to_grouped,
    int *original_expert_ids,
    float *grouped_weights,
    int total_slots,
    int top_k,
    int num_experts,
    int device_idx,
    void *stream);

extern "C" bool cudaMoE_group_tokens_small_float(
    const float *routing_indices,
    const float *routing_weights,
    int *expert_counts,
    int *expert_offsets,
    int *grouped_token_indices,
    int *original_to_grouped,
    int *original_expert_ids,
    float *grouped_weights,
    int *active_expert_ids,
    int total_slots,
    int num_experts,
    int top_k,
    int max_active_experts,
    int device_idx,
    void *stream);

extern "C" bool cudaMoE_group_tokens_small_float_with_shared_gate(
    const float *routing_indices,
    const float *routing_weights,
    const float *hidden,
    const float *shared_gate_inp,
    int *expert_counts,
    int *expert_offsets,
    int *grouped_token_indices,
    int *original_to_grouped,
    int *original_expert_ids,
    int *single_expert_ids,
    int *active_expert_ids,
    float *grouped_weights,
    int seq_len,
    int d_model,
    int num_routed_experts,
    int routed_top_k,
    int max_active_experts,
    int device_idx,
    void *stream);

extern "C" bool cudaMoE_route_logits(
    const float *hidden,
    const float *gate_weights,
    float *logits,
    int seq_len,
    int d_model,
    int num_experts,
    int device_idx,
    void *stream);

#endif

/**
 * @file Test__CUDAMoEKernel.cpp
 * @brief Focused CUDA MoE kernel parity tests against the CPU implementation.
 *
 * These tests exercise the public `IMoEKernel` surface used by compute stages:
 * tensor-aware routing, gather/scatter, fallback SwiGLU, zeroing, and the
 * device-side grouping path that drives per-expert CUDA prefill dispatch. The
 * fixtures use tiny deterministic tensors and skip cleanly when CUDA hardware
 * is unavailable.
 */

namespace
{
    using KernelFactory = llaminar::v2::kernels::KernelFactory;

    std::shared_ptr<llaminar2::FP32Tensor> makeTensor(const std::vector<size_t> &shape,
                                                      const std::vector<float> &values)
    {
        auto tensor = std::make_shared<llaminar2::FP32Tensor>(shape);
        float *data = tensor->mutable_data();
        std::copy(values.begin(), values.end(), data);
        return tensor;
    }

    std::shared_ptr<llaminar2::BF16Tensor> makeBF16Tensor(const std::vector<size_t> &shape,
                                                          const std::vector<float> &values)
    {
        auto tensor = std::make_shared<llaminar2::BF16Tensor>(shape);
        tensor->from_fp32(values.data(), values.size());
        return tensor;
    }

    std::shared_ptr<llaminar2::FP32Tensor> makeZeros(const std::vector<size_t> &shape)
    {
        auto tensor = std::make_shared<llaminar2::FP32Tensor>(shape);
        std::fill(tensor->mutable_data(), tensor->mutable_data() + tensor->numel(), 0.0f);
        return tensor;
    }

    void expectNearArray(const float *actual, const float *expected, size_t count, float tolerance = 1.0e-5f)
    {
        for (size_t i = 0; i < count; ++i)
            ASSERT_NEAR(actual[i], expected[i], tolerance) << "at element " << i;
    }

    double cosineSimilarity(const float *a, const float *b, size_t count)
    {
        double dot = 0.0;
        double norm_a = 0.0;
        double norm_b = 0.0;
        for (size_t i = 0; i < count; ++i)
        {
            dot += static_cast<double>(a[i]) * static_cast<double>(b[i]);
            norm_a += static_cast<double>(a[i]) * static_cast<double>(a[i]);
            norm_b += static_cast<double>(b[i]) * static_cast<double>(b[i]);
        }
        if (norm_a < 1.0e-30 && norm_b < 1.0e-30)
            return 1.0;
        if (norm_a < 1.0e-30 || norm_b < 1.0e-30)
            return 0.0;
        return dot / (std::sqrt(norm_a) * std::sqrt(norm_b));
    }

    double relativeL2Error(const float *actual, const float *reference, size_t count)
    {
        double err_sq = 0.0;
        double ref_sq = 0.0;
        for (size_t i = 0; i < count; ++i)
        {
            const double diff = static_cast<double>(actual[i]) - static_cast<double>(reference[i]);
            err_sq += diff * diff;
            ref_sq += static_cast<double>(reference[i]) * static_cast<double>(reference[i]);
        }
        if (ref_sq < 1.0e-30)
            return err_sq < 1.0e-30 ? 0.0 : std::numeric_limits<double>::infinity();
        return std::sqrt(err_sq / ref_sq);
    }

    double klDivergence(const float *actual, const float *reference, size_t count)
    {
        constexpr double kEps = 1.0e-30;
        double kl = 0.0;
        for (size_t i = 0; i < count; ++i)
        {
            const double p = std::max(static_cast<double>(reference[i]), kEps);
            const double q = std::max(static_cast<double>(actual[i]), kEps);
            kl += p * (std::log(p) - std::log(q));
        }
        return kl;
    }

    /**
     * @brief Check that batched verifier top-k rows are numerically identical
     * enough to the row-wise decode router to be used as live MTP state.
     */
    void expectStrictTopKRowsEquivalent(
        const std::vector<float> &batched_indices,
        const std::vector<float> &batched_weights,
        const std::vector<float> &rowwise_indices,
        const std::vector<float> &rowwise_weights,
        int seq_len,
        int top_k)
    {
        ASSERT_EQ(batched_indices.size(), rowwise_indices.size());
        ASSERT_EQ(batched_weights.size(), rowwise_weights.size());
        for (size_t i = 0; i < batched_indices.size(); ++i)
            ASSERT_EQ(static_cast<int>(batched_indices[i]), static_cast<int>(rowwise_indices[i]))
                << "top-k index mismatch at flattened slot " << i;

        for (int row = 0; row < seq_len; ++row)
        {
            const float *actual = batched_weights.data() + static_cast<size_t>(row) * top_k;
            const float *reference = rowwise_weights.data() + static_cast<size_t>(row) * top_k;
            const double cosine = cosineSimilarity(actual, reference, static_cast<size_t>(top_k));
            const double rel_l2 = relativeL2Error(actual, reference, static_cast<size_t>(top_k));
            const double kl = klDivergence(actual, reference, static_cast<size_t>(top_k));
            for (int k = 0; k < top_k; ++k)
                ASSERT_NEAR(actual[k], reference[k], 1.0e-4f)
                    << "row=" << row << " slot=" << k;
            EXPECT_GT(cosine, 0.999999) << "row=" << row;
            EXPECT_LT(rel_l2, 1.0e-3) << "row=" << row;
            EXPECT_LT(kl, 1.0e-5) << "row=" << row;
        }
    }

    bool hasCudaDevice()
    {
#ifdef HAVE_CUDA
        int count = 0;
        return cudaGetDeviceCount(&count) == cudaSuccess && count > 0;
#else
        return false;
#endif
    }

#ifdef HAVE_CUDA
    /// @brief RAII owner for tiny CUDA buffers used by descriptor-upload tests.
    class CudaAllocation
    {
    public:
        explicit CudaAllocation(size_t bytes)
        {
            EXPECT_EQ(cudaMalloc(&ptr_, bytes), cudaSuccess);
        }

        ~CudaAllocation()
        {
            if (ptr_)
                cudaFree(ptr_);
        }

        CudaAllocation(const CudaAllocation &) = delete;
        CudaAllocation &operator=(const CudaAllocation &) = delete;

        CudaAllocation(CudaAllocation &&other) noexcept
            : ptr_(other.ptr_)
        {
            other.ptr_ = nullptr;
        }

        CudaAllocation &operator=(CudaAllocation &&other) noexcept
        {
            if (this != &other)
            {
                if (ptr_)
                    cudaFree(ptr_);
                ptr_ = other.ptr_;
                other.ptr_ = nullptr;
            }
            return *this;
        }

        void *get() const { return ptr_; }

    private:
        void *ptr_ = nullptr;
    };

    class ScopedEnv
    {
    public:
        ScopedEnv(const char *name, const char *value)
            : name_(name)
        {
            const char *old = std::getenv(name);
            if (old)
            {
                had_old_ = true;
                old_value_ = old;
            }
            setenv(name, value, 1);
        }

        ~ScopedEnv()
        {
            if (had_old_)
                setenv(name_.c_str(), old_value_.c_str(), 1);
            else
                unsetenv(name_.c_str());
        }

    private:
        std::string name_;
        bool had_old_ = false;
        std::string old_value_;
    };

    class ScopedCudaMoEGemmConfig
    {
    public:
        ScopedCudaMoEGemmConfig()
            : old_gateup_kpart_decode_(llaminar2::mutableDebugEnv().gemm.cuda_moe_gateup_kpart_decode),
              old_gateup_kparts_(llaminar2::mutableDebugEnv().gemm.cuda_moe_gateup_kparts),
              old_down_kpart_decode_(llaminar2::mutableDebugEnv().gemm.cuda_moe_down_kpart_decode),
              old_down_kparts_(llaminar2::mutableDebugEnv().gemm.cuda_moe_down_kparts)
        {
        }

        ~ScopedCudaMoEGemmConfig()
        {
            auto &gemm = llaminar2::mutableDebugEnv().gemm;
            gemm.cuda_moe_gateup_kpart_decode = old_gateup_kpart_decode_;
            gemm.cuda_moe_gateup_kparts = old_gateup_kparts_;
            gemm.cuda_moe_down_kpart_decode = old_down_kpart_decode_;
            gemm.cuda_moe_down_kparts = old_down_kparts_;
        }

        void set(bool gateup_kpart, int gateup_kparts, bool down_kpart, int down_kparts)
        {
            auto &gemm = llaminar2::mutableDebugEnv().gemm;
            gemm.cuda_moe_gateup_kpart_decode = gateup_kpart;
            gemm.cuda_moe_gateup_kparts = gateup_kparts;
            gemm.cuda_moe_down_kpart_decode = down_kpart;
            gemm.cuda_moe_down_kparts = down_kparts;
        }

    private:
        bool old_gateup_kpart_decode_ = true;
        int old_gateup_kparts_ = 16;
        bool old_down_kpart_decode_ = true;
        int old_down_kparts_ = 16;
    };

    class ScopedCudaMoEPrefillConfig
    {
    public:
        ScopedCudaMoEPrefillConfig()
            : old_tile_m_(llaminar2::mutableDebugEnv().gemm.cuda_moe_prefill_tile_m),
              old_fuse_swiglu_(llaminar2::mutableDebugEnv().gemm.cuda_moe_prefill_fuse_swiglu)
        {
        }

        ~ScopedCudaMoEPrefillConfig()
        {
            auto &gemm = llaminar2::mutableDebugEnv().gemm;
            gemm.cuda_moe_prefill_tile_m = old_tile_m_;
            gemm.cuda_moe_prefill_fuse_swiglu = old_fuse_swiglu_;
        }

        void set(int tile_m, bool fuse_swiglu)
        {
            auto &gemm = llaminar2::mutableDebugEnv().gemm;
            gemm.cuda_moe_prefill_tile_m = tile_m;
            gemm.cuda_moe_prefill_fuse_swiglu = fuse_swiglu;
        }

    private:
        int old_tile_m_ = 0;
        bool old_fuse_swiglu_ = true;
    };

    void expectGroupedDecodeCounter(
        const char *counter_name,
        const char *source,
        int active_slots,
        int d_model,
        int intermediate,
        const char *expected_route = nullptr)
    {
        const auto records =
            llaminar2::PerfStatsCollector::snapshot({std::string("kernel.") + counter_name});
        ASSERT_FALSE(records.empty()) << "missing perf counter " << counter_name;

        const auto expected_active_slots = std::to_string(active_slots);
        const auto expected_d_model = std::to_string(d_model);
        const auto expected_intermediate = std::to_string(intermediate);
        const auto match = std::find_if(
            records.begin(),
            records.end(),
            [&](const llaminar2::PerfStatRecord &record)
            {
                auto tag_equals = [&](const char *key, const std::string &value)
                {
                    const auto it = record.tags.find(key);
                    return it != record.tags.end() && it->second == value;
                };
                const auto route = record.tags.find("route");
                const bool route_matches =
                    route != record.tags.end() &&
                    (expected_route
                         ? route->second == expected_route
                         : (route->second == "kpart" || route->second == "serial" ||
                            route->second == "fused_kpart" || route->second == "fused_block_down"));
                return record.name == counter_name &&
                       tag_equals("source", source) &&
                       tag_equals("active_slots", expected_active_slots) &&
                       tag_equals("d_model", expected_d_model) &&
                       tag_equals("intermediate", expected_intermediate) &&
                       route_matches;
            });
        ASSERT_NE(match, records.end()) << "missing matching perf counter " << counter_name
                                        << " source=" << source;
        EXPECT_GE(match->count, 1u);
        EXPECT_GE(match->value, 1.0);
    }

    void expectFusedDecodeSubkernelTimer(
        const char *timer_name,
        int top_k,
        int d_model,
        int intermediate)
    {
        const auto records =
            llaminar2::PerfStatsCollector::snapshot({std::string("kernel_cuda.") + timer_name});
        ASSERT_FALSE(records.empty()) << "missing perf timer " << timer_name;

        const auto expected_top_k = std::to_string(top_k);
        const auto expected_d_model = std::to_string(d_model);
        const auto expected_intermediate = std::to_string(intermediate);
        const auto match = std::find_if(
            records.begin(),
            records.end(),
            [&](const llaminar2::PerfStatRecord &record)
            {
                auto tag_equals = [&](const char *key, const std::string &value)
                {
                    const auto it = record.tags.find(key);
                    return it != record.tags.end() && it->second == value;
                };
                return record.name == timer_name &&
                       record.domain == "kernel_cuda" &&
                       tag_equals("source", "fused_runtime") &&
                       tag_equals("stage_type", "MOE_EXPERT_FFN") &&
                       tag_equals("top_k", expected_top_k) &&
                       tag_equals("d_model", expected_d_model) &&
                       tag_equals("intermediate", expected_intermediate);
            });
        ASSERT_NE(match, records.end()) << "missing matching perf timer " << timer_name
                                        << "\n"
                                        << llaminar2::PerfStatsCollector::summaryString(
                                               {std::string("kernel_cuda.") + timer_name});
        EXPECT_EQ(match->count, 1u)
            << "captured graph replay must not add eager sub-kernel timing events";
        EXPECT_GT(match->total_ns, 0u);
    }

    void expectPrefillSwiGLUPathRecord(
        const char *swiglu_path,
        int seq_len,
        int top_k,
        int num_experts,
        int expected_tile_m,
        const char *expected_gateup_route = nullptr,
        const char *expected_down_route = nullptr,
        const char *expected_down_accumulation = nullptr,
        int expected_active_expert_slots = -1)
    {
        const auto records =
            llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_grouped_prefill_swiglu_path_calls"});
        const std::string expected_path = swiglu_path;
        const int total_slots = seq_len * top_k;
        const int active_slots = expected_active_expert_slots >= 0
                                     ? expected_active_expert_slots
                                     : std::min(total_slots, num_experts);
        const std::string expected_total_slots = std::to_string(total_slots);
        const std::string expected_active_slots = std::to_string(active_slots);
        const std::string expected_num_experts = std::to_string(num_experts);
        const std::string expected_tile = std::to_string(expected_tile_m);
        const std::string expected_tile_n =
            std::to_string((active_slots > 0 && seq_len <= 4) ? 64 : 128);
        const auto match = std::find_if(
            records.begin(),
            records.end(),
            [&](const llaminar2::PerfStatRecord &record)
            {
                auto tag_equals = [&](const char *key, const std::string &value)
                {
                    const auto it = record.tags.find(key);
                    return it != record.tags.end() && it->second == value;
                };
                return record.name == "cuda_moe_grouped_prefill_swiglu_path_calls" &&
                       tag_equals("swiglu_path", expected_path) &&
                       tag_equals("total_slots", expected_total_slots) &&
                       tag_equals("activation_quant_rows", std::to_string(seq_len)) &&
                       tag_equals("active_expert_slots", expected_active_slots) &&
                       tag_equals("num_experts", expected_num_experts) &&
                       tag_equals("tile_m", expected_tile) &&
                       tag_equals("tile_n", expected_tile_n) &&
                       (!expected_gateup_route ||
                        tag_equals("gateup_route", std::string(expected_gateup_route))) &&
                       (!expected_down_route ||
                        tag_equals("down_route", std::string(expected_down_route))) &&
                       (!expected_down_accumulation ||
                        tag_equals("down_accumulation", std::string(expected_down_accumulation)));
            });
        ASSERT_NE(match, records.end()) << "missing grouped prefill SwiGLU path counter path="
                                        << swiglu_path << " seq_len=" << seq_len
                                        << " tile_m=" << expected_tile_m;
        EXPECT_GE(match->count, 1u);
        EXPECT_GE(match->value, 1.0);
    }

    /**
     * @brief KL(reference || actual) after a stable row-wise softmax.
     *
     * The combined verifier tests compare hidden rows rather than final logits,
     * but the softmax KL still catches rank/shape drift in the largest row
     * coordinates.  That makes the focused kernel test much closer to the MTP
     * publication contract, where a small row-local error can flip a token.
     */
    double rowSoftmaxKLDivergence(const float *actual, const float *expected, size_t row_width)
    {
        double max_actual = -std::numeric_limits<double>::infinity();
        double max_expected = -std::numeric_limits<double>::infinity();
        for (size_t i = 0; i < row_width; ++i)
        {
            max_actual = std::max(max_actual, static_cast<double>(actual[i]));
            max_expected = std::max(max_expected, static_cast<double>(expected[i]));
        }

        double sum_actual = 0.0;
        double sum_expected = 0.0;
        for (size_t i = 0; i < row_width; ++i)
        {
            sum_actual += std::exp(static_cast<double>(actual[i]) - max_actual);
            sum_expected += std::exp(static_cast<double>(expected[i]) - max_expected);
        }

        constexpr double kEps = 1.0e-30;
        double kl = 0.0;
        for (size_t i = 0; i < row_width; ++i)
        {
            const double p = std::exp(static_cast<double>(expected[i]) - max_expected) /
                             std::max(sum_expected, kEps);
            const double q = std::exp(static_cast<double>(actual[i]) - max_actual) /
                             std::max(sum_actual, kEps);
            kl += p * (std::log(std::max(p, kEps)) - std::log(std::max(q, kEps)));
        }
        return kl;
    }

    void expectVectorsClose(const std::vector<float> &actual,
                            const std::vector<float> &expected,
                            double min_cosine,
                            double max_relative_l2,
                            size_t row_width = 0,
                            double min_row_cosine = 0.0,
                            double max_row_relative_l2 = std::numeric_limits<double>::infinity(),
                            double max_row_kl = std::numeric_limits<double>::infinity())
    {
        ASSERT_EQ(actual.size(), expected.size());
        double dot = 0.0;
        double norm_actual = 0.0;
        double norm_expected = 0.0;
        double diff2 = 0.0;
        double max_abs = 0.0;
        size_t max_abs_index = 0;
        for (size_t i = 0; i < actual.size(); ++i)
        {
            ASSERT_TRUE(std::isfinite(actual[i])) << "actual element " << i;
            ASSERT_TRUE(std::isfinite(expected[i])) << "expected element " << i;
            const double a = actual[i];
            const double e = expected[i];
            const double diff = a - e;
            dot += a * e;
            norm_actual += a * a;
            norm_expected += e * e;
            diff2 += diff * diff;
            if (std::abs(diff) > max_abs)
            {
                max_abs = std::abs(diff);
                max_abs_index = i;
            }
        }

        const double cosine = (norm_actual < 1.0e-30 && norm_expected < 1.0e-30)
                                  ? 1.0
                                  : dot / (std::sqrt(norm_actual) * std::sqrt(norm_expected) + 1.0e-30);
        const double relative_l2 = (norm_expected < 1.0e-30)
                                       ? ((diff2 < 1.0e-30)
                                              ? 0.0
                                              : std::numeric_limits<double>::infinity())
                                       : std::sqrt(diff2) / std::sqrt(norm_expected);
        double min_observed_row_cosine = 1.0;
        double max_observed_row_relative_l2 = 0.0;
        double max_observed_row_kl = 0.0;
        size_t worst_row = 0;
        if (row_width != 0 && actual.size() % row_width == 0)
        {
            for (size_t row = 0; row < actual.size() / row_width; ++row)
            {
                const float *row_actual = actual.data() + row * row_width;
                const float *row_expected = expected.data() + row * row_width;
                double row_dot = 0.0;
                double row_norm_actual = 0.0;
                double row_norm_expected = 0.0;
                double row_diff2 = 0.0;
                for (size_t i = 0; i < row_width; ++i)
                {
                    const double a = row_actual[i];
                    const double e = row_expected[i];
                    const double diff = a - e;
                    row_dot += a * e;
                    row_norm_actual += a * a;
                    row_norm_expected += e * e;
                    row_diff2 += diff * diff;
                }
                const double row_cosine =
                    (row_norm_actual < 1.0e-30 && row_norm_expected < 1.0e-30)
                        ? 1.0
                        : row_dot / (std::sqrt(row_norm_actual) * std::sqrt(row_norm_expected) + 1.0e-30);
                const double row_relative_l2 =
                    (row_norm_expected < 1.0e-30)
                        ? ((row_diff2 < 1.0e-30)
                               ? 0.0
                               : std::numeric_limits<double>::infinity())
                        : std::sqrt(row_diff2) / std::sqrt(row_norm_expected);
                const double row_kl = rowSoftmaxKLDivergence(row_actual, row_expected, row_width);
                if (row_relative_l2 > max_observed_row_relative_l2 ||
                    row_kl > max_observed_row_kl ||
                    row_cosine < min_observed_row_cosine)
                {
                    worst_row = row;
                }
                min_observed_row_cosine = std::min(min_observed_row_cosine, row_cosine);
                max_observed_row_relative_l2 =
                    std::max(max_observed_row_relative_l2, row_relative_l2);
                max_observed_row_kl = std::max(max_observed_row_kl, row_kl);
            }
        }
        EXPECT_GE(cosine, min_cosine)
            << "max_abs=" << max_abs << " at index " << max_abs_index
            << " min_row_cosine=" << min_observed_row_cosine
            << " max_row_relative_l2=" << max_observed_row_relative_l2
            << " max_row_kl=" << max_observed_row_kl
            << " worst_row=" << worst_row;
        EXPECT_LE(relative_l2, max_relative_l2)
            << "max_abs=" << max_abs << " at index " << max_abs_index
            << " cosine=" << cosine
            << " min_row_cosine=" << min_observed_row_cosine
            << " max_row_relative_l2=" << max_observed_row_relative_l2
            << " max_row_kl=" << max_observed_row_kl
            << " worst_row=" << worst_row;
        if (row_width != 0)
        {
            EXPECT_GE(min_observed_row_cosine, min_row_cosine)
                << "cosine=" << cosine << " relative_l2=" << relative_l2
                << " max_row_relative_l2=" << max_observed_row_relative_l2
                << " max_row_kl=" << max_observed_row_kl
                << " worst_row=" << worst_row;
            EXPECT_LE(max_observed_row_relative_l2, max_row_relative_l2)
                << "cosine=" << cosine << " relative_l2=" << relative_l2
                << " min_row_cosine=" << min_observed_row_cosine
                << " max_row_kl=" << max_observed_row_kl
                << " worst_row=" << worst_row;
            EXPECT_LE(max_observed_row_kl, max_row_kl)
                << "cosine=" << cosine << " relative_l2=" << relative_l2
                << " min_row_cosine=" << min_observed_row_cosine
                << " max_row_relative_l2=" << max_observed_row_relative_l2
                << " worst_row=" << worst_row;
        }
    }

    /// @brief Build a minimal native-VNNI descriptor backed by CUDA device pointers.
    llaminar2::DeviceNativeVNNIMatrixDesc makeCudaNativeDesc(
        const CudaAllocation &payload,
        const CudaAllocation &scales,
        int rows,
        int cols)
    {
        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        desc.payload = static_cast<const uint8_t *>(payload.get());
        desc.scales = scales.get();
        desc.n = rows;
        desc.k = cols;
        desc.blocks_per_row = static_cast<uint32_t>(cols / 32);
        desc.codebook_id = 0;
        return desc;
    }
#endif

    class Test__CUDAMoEKernel : public ::testing::Test
    {
    protected:
        void SetUp() override
        {
#ifndef HAVE_CUDA
            GTEST_SKIP() << "CUDA support not compiled";
#else
            if (!hasCudaDevice())
                GTEST_SKIP() << "No CUDA device available";
            ASSERT_EQ(cudaSetDevice(0), cudaSuccess);
            ASSERT_EQ(cudaStreamCreate(&stream_), cudaSuccess);
            cuda_kernel_ = KernelFactory::getOrCreateMoEKernel(llaminar2::DeviceId::cuda(0));
            cpu_kernel_ = KernelFactory::getOrCreateMoEKernel(llaminar2::DeviceId::cpu());
            ASSERT_NE(cuda_kernel_, nullptr);
            ASSERT_NE(cpu_kernel_, nullptr);
            cuda_kernel_->setGPUStream(stream_);
            auto *workspace_consumer = dynamic_cast<llaminar2::IWorkspaceConsumer *>(cuda_kernel_);
            ASSERT_NE(workspace_consumer, nullptr);
            auto reqs = llaminar2::MoEWorkspaceBuffers::cudaMoE(
                /*max_seq_len=*/64,
                /*d_model=*/2048,
                /*intermediate=*/512,
                /*num_experts=*/256,
                /*top_k=*/16);
            reqs.merge(llaminar2::MoEWorkspaceBuffers::cudaMoE(
                /*max_seq_len=*/4,
                /*d_model=*/2048,
                /*intermediate=*/512,
                /*num_experts=*/256,
                /*top_k=*/16));
            reqs.merge(llaminar2::MoEWorkspaceBuffers::cudaMoE(
                /*max_seq_len=*/4,
                /*d_model=*/2048,
                /*intermediate=*/512,
                /*num_experts=*/257,
                /*top_k=*/16));
            reqs.merge(llaminar2::MoEWorkspaceBuffers::cudaMoE(
                /*max_seq_len=*/1536,
                /*d_model=*/2048,
                /*intermediate=*/512,
                /*num_experts=*/256,
                /*top_k=*/8));
            workspace_ = std::make_unique<llaminar2::DeviceWorkspaceManager>(
                llaminar2::DeviceId::cuda(0),
                reqs.total_bytes_with_alignment() + 4 * 1024 * 1024);
            ASSERT_TRUE(workspace_->allocate(reqs));
            workspace_consumer->bindWorkspace(workspace_.get());
#endif
        }

        void TearDown() override
        {
#ifdef HAVE_CUDA
            if (cuda_kernel_)
            {
                if (auto *workspace_consumer = dynamic_cast<llaminar2::IWorkspaceConsumer *>(cuda_kernel_))
                    workspace_consumer->unbindWorkspace();
            }
            workspace_.reset();
            if (stream_)
                cudaStreamDestroy(stream_);
#endif
        }

#ifdef HAVE_CUDA
        cudaStream_t stream_ = nullptr;
        std::unique_ptr<llaminar2::DeviceWorkspaceManager> workspace_;
#endif
        llaminar2::IMoEKernel *cuda_kernel_ = nullptr;
        llaminar2::IMoEKernel *cpu_kernel_ = nullptr;
    };
}

TEST_F(Test__CUDAMoEKernel, RouteLogitsHandlesMisalignedFP32Rows)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 2;
    constexpr int d_model = 12;
    constexpr int num_experts = 5;

    std::vector<float> hidden(static_cast<size_t>(seq_len) * d_model);
    std::vector<float> gate(static_cast<size_t>(num_experts) * d_model);
    for (int i = 0; i < seq_len * d_model; ++i)
        hidden[static_cast<size_t>(i)] = 0.05f * static_cast<float>((i % 7) - 3);
    for (int i = 0; i < num_experts * d_model; ++i)
        gate[static_cast<size_t>(i)] = 0.03f * static_cast<float>((i % 11) - 5);

    CudaAllocation hidden_alloc((hidden.size() + 1) * sizeof(float));
    CudaAllocation gate_alloc((gate.size() + 1) * sizeof(float));
    CudaAllocation logits_alloc(hidden.size() * sizeof(float));

    auto *d_hidden = static_cast<float *>(hidden_alloc.get()) + 1;
    auto *d_gate = static_cast<float *>(gate_alloc.get()) + 1;
    auto *d_logits = static_cast<float *>(logits_alloc.get());
    ASSERT_NE(reinterpret_cast<std::uintptr_t>(d_hidden) & 0x0fu, 0u);
    ASSERT_NE(reinterpret_cast<std::uintptr_t>(d_gate) & 0x0fu, 0u);

    ASSERT_EQ(cudaMemcpyAsync(d_hidden, hidden.data(), hidden.size() * sizeof(float),
                              cudaMemcpyHostToDevice, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(d_gate, gate.data(), gate.size() * sizeof(float),
                              cudaMemcpyHostToDevice, stream_),
              cudaSuccess);

    ASSERT_TRUE(cudaMoE_route_logits(
        d_hidden, d_gate, d_logits, seq_len, d_model, num_experts, 0, stream_));

    std::vector<float> actual(static_cast<size_t>(seq_len) * num_experts);
    ASSERT_EQ(cudaMemcpyAsync(actual.data(), d_logits, actual.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    std::vector<float> expected(actual.size(), 0.0f);
    for (int token = 0; token < seq_len; ++token)
    {
        for (int expert = 0; expert < num_experts; ++expert)
        {
            float sum = 0.0f;
            for (int dim = 0; dim < d_model; ++dim)
            {
                sum += hidden[static_cast<size_t>(token) * d_model + dim] *
                       gate[static_cast<size_t>(expert) * d_model + dim];
            }
            expected[static_cast<size_t>(token) * num_experts + expert] = sum;
        }
    }

    expectNearArray(actual.data(), expected.data(), actual.size(), 1.0e-6f);
#endif
}

TEST_F(Test__CUDAMoEKernel, MoEWorkspaceBuffersAreDeviceAligned)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    auto reqs = llaminar2::MoEWorkspaceBuffers::cudaMoE(
        /*max_seq_len=*/4,
        /*d_model=*/2048,
        /*intermediate=*/512,
        /*num_experts=*/256,
        /*top_k=*/16);
    llaminar2::DeviceWorkspaceManager workspace(
        llaminar2::DeviceId::cuda(0),
        reqs.total_bytes_with_alignment() + 1024 * 1024);
    ASSERT_TRUE(workspace.allocate(reqs));

    for (const auto &desc : reqs.buffers)
    {
        void *ptr = workspace.getBuffer(desc.name);
        ASSERT_NE(ptr, nullptr) << desc.name;
        EXPECT_EQ(reinterpret_cast<std::uintptr_t>(ptr) & (desc.alignment - 1), 0u)
            << desc.name << " ptr=" << ptr << " alignment=" << desc.alignment;
    }
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectRuntimeTableMatchesCPU)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 3;
    constexpr int top_k = 2;
    constexpr int d_model = 4;
    constexpr int seq_len = 1;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int i = 0; i < num_experts; ++i)
        update.experts[i].logical_expert_id = i;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    // Deterministic hidden/gate tensors (1 token, d_model=4)
    auto hidden = makeTensor({seq_len, d_model}, {0.2f, -0.1f, 0.3f, 0.5f});
    auto gate = makeTensor({num_experts, d_model}, {0.1f, 0.2f, 0.3f, 0.4f,
                                                    -0.2f, 0.0f, 0.1f, 0.2f,
                                                    0.5f, -0.3f, 0.2f, -0.1f});
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    // CUDA decode uses the mirrored runtime table; CPU routeWithTensors is the
    // host reference for the same one-token top-k routing result.
    auto *cuda_layer = cuda_table.deviceLayerState(0);
    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        cuda_layer, hidden.get(), gate.get(), d_model, num_experts, top_k,
        true, cuda_indices.get(), cuda_weights.get(), true, true));
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    // Compare legacy outputs
    expectNearArray(cuda_indices->data(), cpu_indices->data(), seq_len * top_k, 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), seq_len * top_k, 1e-5f);

    llaminar2::DecodeExpertHistogramConfig hist_config;
    hist_config.num_layers = num_layers;
    hist_config.num_experts = num_experts;
    hist_config.top_k = top_k;
    hist_config.window_size = 8;
    hist_config.sockets = {llaminar2::DeviceId(llaminar2::DeviceType::CPU, 0)};
    hist_config.expert_to_socket.assign(num_experts, 0);
    llaminar2::DecodeExpertHistogram runtime_histogram(hist_config);

    int expected_counts[num_experts] = {};
    const float *cpu_index_data = cpu_indices->data();
    for (int k = 0; k < top_k; ++k)
        ++expected_counts[static_cast<int>(cpu_index_data[k])];

    runtime_histogram.recordTokenBoundary(0);
    ASSERT_TRUE(cuda_table.syncDecodeHistogramToHost(runtime_histogram, stream_, true));
    EXPECT_EQ(runtime_histogram.windowTokenCount(), 1u);
    for (int expert = 0; expert < num_experts; ++expert)
        EXPECT_EQ(runtime_histogram.activationCount(0, expert), static_cast<uint64_t>(expected_counts[expert]));

    ASSERT_TRUE(cuda_table.syncDecodeHistogramToHost(runtime_histogram, stream_, true));
    for (int expert = 0; expert < num_experts; ++expert)
        EXPECT_EQ(runtime_histogram.activationCount(0, expert), static_cast<uint64_t>(expected_counts[expert]));
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectBF16GateMatchesCPU)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;
    constexpr int d_model = 2048;
    constexpr int seq_len = 1;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (int i = 0; i < d_model; ++i)
        hidden_values[static_cast<size_t>(i)] =
            0.07f * std::sin(static_cast<float>(i + 3) * 0.013f);
    for (int i = 0; i < num_experts * d_model; ++i)
        gate_values[static_cast<size_t>(i)] =
            0.04f * std::cos(static_cast<float>(i + 11) * 0.007f) +
            0.00002f * static_cast<float>(i % num_experts);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate_bf16 = makeBF16Tensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        cuda_table.deviceLayerState(0), hidden.get(), gate_bf16.get(), d_model, num_experts, top_k,
        true, cuda_indices.get(), cuda_weights.get(), true, true));
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate_bf16.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices->data(), cpu_indices->data(), seq_len * top_k, 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), seq_len * top_k, 1.0e-4f);
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectRejectsUnsupportedGateType)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 16;
    constexpr int top_k = 4;
    constexpr int d_model = 32;
    constexpr int seq_len = 1;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    for (int i = 0; i < d_model; ++i)
        hidden_values[static_cast<size_t>(i)] = 0.01f * static_cast<float>(i - 8);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate_q8 = llaminar2::test::TestTensorFactory::createQ8_0Random(
        {static_cast<size_t>(num_experts), static_cast<size_t>(d_model)}, /*seed=*/123);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});

    EXPECT_FALSE(cuda_kernel_->decodeRouteSelect(
        cuda_table.deviceLayerState(0), hidden.get(), gate_q8.get(), d_model, num_experts, top_k,
        true, cuda_indices.get(), cuda_weights.get(), true, true));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectRuntimeOnlyDoesNotRequireLegacyOutputs)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoELayerRuntime;
    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 4;
    constexpr int top_k = 2;
    constexpr int d_model = 4;
    constexpr int seq_len = 1;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    auto hidden = makeTensor({seq_len, d_model}, {0.4f, -0.2f, 0.1f, 0.7f});
    auto gate = makeTensor({num_experts, d_model}, {0.2f, -0.1f, 0.5f, 0.3f,
                                                    -0.3f, 0.4f, 0.2f, 0.1f,
                                                    0.6f, 0.1f, -0.4f, 0.2f,
                                                    0.0f, -0.5f, 0.3f, 0.8f});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    auto *cuda_layer = cuda_table.deviceLayerState(0);
    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        cuda_layer, hidden.get(), gate.get(), d_model, num_experts, top_k,
        true, nullptr, nullptr, /*write_legacy_outputs=*/false, /*update_runtime_histogram=*/true));

    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));

    int32_t runtime_ids[top_k] = {};
    float runtime_weights[top_k] = {};
    const char *runtime_base = reinterpret_cast<const char *>(cuda_layer);
    const auto *ids_device = reinterpret_cast<const int32_t *>(
        runtime_base + offsetof(DeviceMoELayerRuntime, topk_expert_ids));
    const auto *weights_device = reinterpret_cast<const float *>(
        runtime_base + offsetof(DeviceMoELayerRuntime, topk_weights));

    ASSERT_EQ(cudaMemcpyAsync(runtime_ids, ids_device, sizeof(runtime_ids),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(runtime_weights, weights_device, sizeof(runtime_weights),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const float *cpu_index_data = cpu_indices->data();
    const float *cpu_weight_data = cpu_weights->data();
    int expected_counts[num_experts] = {};
    for (int k = 0; k < top_k; ++k)
    {
        EXPECT_EQ(runtime_ids[k], static_cast<int32_t>(cpu_index_data[k]));
        EXPECT_NEAR(runtime_weights[k], cpu_weight_data[k], 1.0e-5f);
        ++expected_counts[static_cast<int>(cpu_index_data[k])];
    }

    llaminar2::DecodeExpertHistogramConfig hist_config;
    hist_config.num_layers = num_layers;
    hist_config.num_experts = num_experts;
    hist_config.top_k = top_k;
    hist_config.window_size = 8;
    hist_config.sockets = {llaminar2::DeviceId(llaminar2::DeviceType::CPU, 0)};
    hist_config.expert_to_socket.assign(num_experts, 0);
    llaminar2::DecodeExpertHistogram runtime_histogram(hist_config);

    runtime_histogram.recordTokenBoundary(0);
    ASSERT_TRUE(cuda_table.syncDecodeHistogramToHost(runtime_histogram, stream_, true));
    EXPECT_EQ(runtime_histogram.windowTokenCount(), 1u);
    for (int expert = 0; expert < num_experts; ++expert)
        EXPECT_EQ(runtime_histogram.activationCount(0, expert), static_cast<uint64_t>(expected_counts[expert]));
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectQwenScaleRuntimeTopKMatchesCPU)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoELayerRuntime;
    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;
    constexpr int d_model = 64;
    constexpr int seq_len = 1;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    for (int i = 0; i < d_model; ++i)
        hidden_values[static_cast<size_t>(i)] = (i == 0)
                                                    ? 1.0f
                                                    : 0.01f * std::sin(static_cast<float>(i) * 0.37f);

    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        gate_values[static_cast<size_t>(expert) * d_model] =
            -1.5f + 0.015f * static_cast<float>(expert);
        for (int i = 1; i < d_model; ++i)
        {
            gate_values[static_cast<size_t>(expert) * d_model + i] =
                0.05f * std::cos(static_cast<float>((expert + 3) * (i + 5)) * 0.011f);
        }
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    auto *cuda_layer = cuda_table.deviceLayerState(0);
    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        cuda_layer, hidden.get(), gate.get(), d_model, num_experts, top_k,
        true, cuda_indices.get(), cuda_weights.get(), true, true));

    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));

    int32_t runtime_ids[top_k] = {};
    float runtime_weights[top_k] = {};
    const char *runtime_base = reinterpret_cast<const char *>(cuda_layer);
    const auto *ids_device = reinterpret_cast<const int32_t *>(
        runtime_base + offsetof(DeviceMoELayerRuntime, topk_expert_ids));
    const auto *weights_device = reinterpret_cast<const float *>(
        runtime_base + offsetof(DeviceMoELayerRuntime, topk_weights));
    ASSERT_EQ(cudaMemcpyAsync(runtime_ids, ids_device, sizeof(runtime_ids),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(runtime_weights, weights_device, sizeof(runtime_weights),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices->data(), cpu_indices->data(), seq_len * top_k, 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), seq_len * top_k, 1.0e-5f);

    const float *cpu_index_data = cpu_indices->data();
    const float *cpu_weight_data = cpu_weights->data();
    for (int k = 0; k < top_k; ++k)
    {
        EXPECT_EQ(runtime_ids[k], static_cast<int32_t>(cpu_index_data[k]));
        EXPECT_NEAR(runtime_weights[k], cpu_weight_data[k], 1.0e-5f);
    }
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectUsesWorkspaceAcrossRebind)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoELayerRuntime;
    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;
    constexpr int d_model = 2048;
    constexpr int seq_len = 1;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    for (int i = 0; i < d_model; ++i)
        hidden_values[static_cast<size_t>(i)] =
            0.05f * std::sin(static_cast<float>(i) * 0.017f);

    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        for (int i = 0; i < d_model; ++i)
        {
            gate_values[static_cast<size_t>(expert) * d_model + i] =
                0.02f * std::cos(static_cast<float>((expert + 11) * (i + 7)) * 0.003f) +
                0.0001f * static_cast<float>(expert);
        }
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    auto *workspace_consumer = dynamic_cast<llaminar2::IWorkspaceConsumer *>(cuda_kernel_);
    ASSERT_NE(workspace_consumer, nullptr);

    auto allocate_route_workspace = [&]()
    {
        auto reqs = llaminar2::MoEWorkspaceBuffers::routing(
            /*max_seq_len=*/seq_len,
            /*num_experts=*/num_experts,
            /*top_k=*/top_k);
        auto workspace = std::make_unique<llaminar2::DeviceWorkspaceManager>(
            llaminar2::DeviceId::cuda(0),
            reqs.total_bytes_with_alignment() + 1024 * 1024);
        EXPECT_TRUE(workspace->allocate(reqs));
        return workspace;
    };

    auto first_workspace = allocate_route_workspace();
    ASSERT_NE(first_workspace, nullptr);
    workspace_consumer->bindWorkspace(first_workspace.get());

    auto *cuda_layer = cuda_table.deviceLayerState(0);
    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        cuda_layer, hidden.get(), gate.get(), d_model, num_experts, top_k,
        true, cuda_indices.get(), cuda_weights.get(), true, true));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    workspace_consumer->unbindWorkspace();
    first_workspace.reset();

    auto second_workspace = allocate_route_workspace();
    ASSERT_NE(second_workspace, nullptr);
    workspace_consumer->bindWorkspace(second_workspace.get());

    auto cuda_indices_second = makeZeros({seq_len, top_k});
    auto cuda_weights_second = makeZeros({seq_len, top_k});

    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        cuda_layer, hidden.get(), gate.get(), d_model, num_experts, top_k,
        true, cuda_indices_second.get(), cuda_weights_second.get(), true, true));

    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices_second->data(), cpu_indices->data(), seq_len * top_k, 0.0f);
    expectNearArray(cuda_weights_second->data(), cpu_weights->data(), seq_len * top_k, 1.0e-5f);
#endif
}

TEST_F(Test__CUDAMoEKernel, DecodeRouteSelectRejectsGraphCaptureWithoutWorkspace)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 16;
    constexpr int top_k = 4;
    constexpr int d_model = 64;
    constexpr int seq_len = 1;

    auto *workspace_consumer = dynamic_cast<llaminar2::IWorkspaceConsumer *>(cuda_kernel_);
    ASSERT_NE(workspace_consumer, nullptr);
    workspace_consumer->unbindWorkspace();

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (int i = 0; i < d_model; ++i)
        hidden_values[static_cast<size_t>(i)] = 0.01f * static_cast<float>(i + 1);
    for (int i = 0; i < num_experts * d_model; ++i)
        gate_values[static_cast<size_t>(i)] = 0.001f * static_cast<float>((i % 17) - 8);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});

    const auto cuda_device = llaminar2::DeviceId::cuda(0);
    ASSERT_TRUE(hidden->ensureOnDevice(cuda_device, stream_));
    ASSERT_TRUE(gate->ensureOnDevice(cuda_device, stream_));
    ASSERT_TRUE(cuda_indices->ensureOnDevice(cuda_device, stream_));
    ASSERT_TRUE(cuda_weights->ensureOnDevice(cuda_device, stream_));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::GraphCaptureGuard guard;
    EXPECT_FALSE(cuda_kernel_->decodeRouteSelect(
        cuda_table.deviceLayerState(0), hidden.get(), gate.get(), d_model, num_experts, top_k,
        true, cuda_indices.get(), cuda_weights.get(), true, true));
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsMatchesCPU)
{
    constexpr int seq_len = 3;
    constexpr int d_model = 4;
    constexpr int num_experts = 5;
    constexpr int top_k = 2;

    auto hidden = makeTensor({seq_len, d_model}, {
                                                     0.25f,
                                                     -0.50f,
                                                     0.75f,
                                                     1.00f,
                                                     -1.00f,
                                                     0.50f,
                                                     0.25f,
                                                     -0.75f,
                                                     0.60f,
                                                     0.10f,
                                                     -0.30f,
                                                     0.90f,
                                                 });
    auto gate = makeTensor({num_experts, d_model}, {
                                                       0.10f,
                                                       0.20f,
                                                       -0.30f,
                                                       0.40f,
                                                       -0.40f,
                                                       0.10f,
                                                       0.30f,
                                                       0.20f,
                                                       0.50f,
                                                       -0.20f,
                                                       0.10f,
                                                       -0.10f,
                                                       -0.30f,
                                                       -0.60f,
                                                       0.40f,
                                                       0.70f,
                                                       0.20f,
                                                       0.80f,
                                                       -0.50f,
                                                       0.30f,
                                                   });
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    llaminar2::MoERoutingResult cuda_host_result;
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), cuda_host_result));
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif

    expectNearArray(cuda_indices->data(), cpu_indices->data(), cuda_indices->numel(), 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), cuda_weights->numel(), 1.0e-5f);

#ifdef ENABLE_PIPELINE_SNAPSHOTS
    ASSERT_EQ(cuda_host_result.router_logits.size(), cpu_host_result.router_logits.size());
    expectNearArray(cuda_host_result.router_logits.data(), cpu_host_result.router_logits.data(),
                    cuda_host_result.router_logits.size(), 1.0e-5f);
    for (int token = 0; token < seq_len; ++token)
    {
        float prob_sum = 0.0f;
        for (int expert = 0; expert < num_experts; ++expert)
            prob_sum += cuda_host_result.router_logits[static_cast<size_t>(token) * num_experts + expert];
        EXPECT_NEAR(prob_sum, 1.0f, 1.0e-5f);
    }
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsAcceptsMappedActivationBuffers)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    constexpr int seq_len = 3;
    constexpr int d_model = 4;
    constexpr int num_experts = 5;
    constexpr int top_k = 2;
    const auto cuda_device = llaminar2::DeviceId::cuda(0);

    auto hidden = llaminar2::FP32Tensor::createMapped({seq_len, d_model}, cuda_device);
    auto cuda_indices = llaminar2::FP32Tensor::createMapped({seq_len, top_k}, cuda_device);
    auto cuda_weights = llaminar2::FP32Tensor::createMapped({seq_len, top_k}, cuda_device);
    ASSERT_NE(hidden, nullptr);
    ASSERT_NE(cuda_indices, nullptr);
    ASSERT_NE(cuda_weights, nullptr);
    ASSERT_TRUE(hidden->isMapped());
    ASSERT_TRUE(cuda_indices->isMapped());
    ASSERT_TRUE(cuda_weights->isMapped());

    const std::vector<float> hidden_values = {
        0.25f, -0.50f, 0.75f, 1.00f,
        -1.00f, 0.50f, 0.25f, -0.75f,
        0.60f, 0.10f, -0.30f, 0.90f};
    std::copy(hidden_values.begin(), hidden_values.end(), hidden->mutable_data());
    std::fill(cuda_indices->mutable_data(), cuda_indices->mutable_data() + cuda_indices->numel(), 0.0f);
    std::fill(cuda_weights->mutable_data(), cuda_weights->mutable_data() + cuda_weights->numel(), 0.0f);

    auto gate = makeTensor({num_experts, d_model}, {
                                                       0.10f,
                                                       0.20f,
                                                       -0.30f,
                                                       0.40f,
                                                       -0.40f,
                                                       0.10f,
                                                       0.30f,
                                                       0.20f,
                                                       0.50f,
                                                       -0.20f,
                                                       0.10f,
                                                       -0.10f,
                                                       -0.30f,
                                                       -0.60f,
                                                       0.40f,
                                                       0.70f,
                                                       0.20f,
                                                       0.80f,
                                                       -0.50f,
                                                       0.30f,
                                                   });
    auto cpu_hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    llaminar2::MoERoutingResult cuda_host_result;
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), cuda_host_result));
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(cpu_hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices->data(), cpu_indices->data(), cuda_indices->numel(), 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), cuda_weights->numel(), 1.0e-5f);
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsCuBLASPrefillMatchesCPU)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    constexpr int seq_len = 32;
    constexpr int d_model = 64;
    constexpr int num_experts = 16;
    constexpr int top_k = 4;

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.125f * std::sin(static_cast<float>(i) * 0.17f) +
                           0.03125f * static_cast<float>(static_cast<int>(i % 7) - 3);

    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.09375f * std::cos(static_cast<float>(i) * 0.11f) -
                         0.015625f * static_cast<float>(static_cast<int>(i % 5) - 2);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_JSON", "1");
    llaminar2::PerfStatsCollector::reset();

    llaminar2::MoERoutingResult cuda_host_result;
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), cuda_host_result));
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices->data(), cpu_indices->data(), cuda_indices->numel(), 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), cuda_weights->numel(), 2.0e-5f);

#ifdef ENABLE_PIPELINE_SNAPSHOTS
    ASSERT_EQ(cuda_host_result.router_logits.size(), cpu_host_result.router_logits.size());
    expectNearArray(cuda_host_result.router_logits.data(), cpu_host_result.router_logits.data(),
                    cuda_host_result.router_logits.size(), 2.0e-5f);
#endif

    const auto records =
        llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_router_cublas_prefill_calls"});
    const auto match = std::find_if(records.begin(), records.end(), [&](const llaminar2::PerfStatRecord &record)
                                    {
                                        auto tag_equals = [&](const char *key, const std::string &value)
                                        {
                                            const auto it = record.tags.find(key);
                                            return it != record.tags.end() && it->second == value;
                                        };
                                        return record.name == "cuda_moe_router_cublas_prefill_calls" &&
                                               tag_equals("seq_len", std::to_string(seq_len)) &&
                                               tag_equals("d_model", std::to_string(d_model)) &&
                                               tag_equals("num_experts", std::to_string(num_experts));
                                    });
    ASSERT_NE(match, records.end()) << "cuBLAS router perf counter missing; test did not exercise cuBLAS path";
    EXPECT_GE(match->count, 1u);
    EXPECT_GE(match->value, 1.0);
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsCuBLASPrefillCapturesAfterWarmup)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 32;
    constexpr int d_model = 64;
    constexpr int num_experts = 16;
    constexpr int top_k = 4;

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.125f * std::sin(static_cast<float>(i) * 0.17f) +
                           0.03125f * static_cast<float>(static_cast<int>(i % 7) - 3);

    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.09375f * std::cos(static_cast<float>(i) * 0.11f) -
                         0.015625f * static_cast<float>(static_cast<int>(i % 5) - 2);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    llaminar2::MoERoutingResult warmup_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), warmup_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    ASSERT_EQ(warmup_host_result.expert_indices.size(), static_cast<size_t>(seq_len * top_k));
    ASSERT_EQ(warmup_host_result.expert_weights.size(), static_cast<size_t>(seq_len * top_k));

    llaminar2::MoERoutingResult captured_host_result;
    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_route = cuda_kernel_->routeWithTensors(
        hidden.get(), gate.get(), seq_len, d_model,
        num_experts, top_k, true,
        cuda_indices.get(), cuda_weights.get(), captured_host_result);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_route);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);
    EXPECT_TRUE(captured_host_result.expert_indices.empty());
    EXPECT_TRUE(captured_host_result.expert_weights.empty());
    EXPECT_TRUE(captured_host_result.router_logits.empty());

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));

    std::vector<float> captured_indices(cuda_indices->numel());
    std::vector<float> captured_weights(cuda_weights->numel());
    ASSERT_EQ(cudaMemcpyAsync(captured_indices.data(), cuda_indices->gpu_data_ptr(),
                              captured_indices.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(captured_weights.data(), cuda_weights->gpu_data_ptr(),
                              captured_weights.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(captured_indices.data(), cpu_indices->data(), captured_indices.size(), 0.0f);
    expectNearArray(captured_weights.data(), cpu_weights->data(), captured_weights.size(), 2.0e-5f);

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsEffectiveSeqLenMasksPaddedRowsAcrossGraphReplay)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int bucket_seq_len = 8;
    constexpr int capture_real_seq_len = 6;
    constexpr int replay_real_seq_len = 5;
    constexpr int d_model = 64;
    constexpr int num_experts = 16;
    constexpr int top_k = 4;

    std::vector<float> hidden_values(static_cast<size_t>(bucket_seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.11f * std::sin(static_cast<float>(i) * 0.19f) +
                           0.017f * static_cast<float>(static_cast<int>(i % 11) - 5);

    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.07f * std::cos(static_cast<float>(i) * 0.13f) -
                         0.021f * static_cast<float>(static_cast<int>(i % 7) - 3);

    auto hidden = makeTensor({bucket_seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({bucket_seq_len, top_k});
    auto cuda_weights = makeZeros({bucket_seq_len, top_k});
    auto cpu_indices = makeZeros({bucket_seq_len, top_k});
    auto cpu_weights = makeZeros({bucket_seq_len, top_k});

    int *device_effective_seq_len = nullptr;
    ASSERT_EQ(cudaMalloc(&device_effective_seq_len, sizeof(int)), cudaSuccess);
    auto free_effective = std::unique_ptr<int, void (*)(int *)>(
        device_effective_seq_len,
        [](int *ptr)
        {
            if (ptr)
                cudaFree(ptr);
        });

    ASSERT_EQ(cudaMemcpyAsync(device_effective_seq_len,
                              &capture_real_seq_len,
                              sizeof(int),
                              cudaMemcpyHostToDevice,
                              stream_),
              cudaSuccess);
    llaminar2::MoERoutingResult warmup_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensorsEffectiveSeqLen(
        hidden.get(), gate.get(), bucket_seq_len, d_model,
        num_experts, top_k, true,
        cuda_indices.get(), cuda_weights.get(),
        warmup_result, device_effective_seq_len));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::MoERoutingResult captured_result;
    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_route = cuda_kernel_->routeWithTensorsEffectiveSeqLen(
        hidden.get(), gate.get(), bucket_seq_len, d_model,
        num_experts, top_k, true,
        cuda_indices.get(), cuda_weights.get(),
        captured_result, device_effective_seq_len);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_route);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);
    EXPECT_TRUE(captured_result.expert_indices.empty());
    EXPECT_TRUE(captured_result.expert_weights.empty());
    EXPECT_TRUE(captured_result.router_logits.empty());

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);

    ASSERT_EQ(cudaMemcpyAsync(device_effective_seq_len,
                              &replay_real_seq_len,
                              sizeof(int),
                              cudaMemcpyHostToDevice,
                              stream_),
              cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::MoERoutingResult cpu_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), bucket_seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_result));

    std::vector<float> replay_indices(cuda_indices->numel());
    std::vector<float> replay_weights(cuda_weights->numel());
    ASSERT_EQ(cudaMemcpyAsync(replay_indices.data(), cuda_indices->gpu_data_ptr(),
                              replay_indices.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(replay_weights.data(), cuda_weights->gpu_data_ptr(),
                              replay_weights.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    for (int row = 0; row < bucket_seq_len; ++row)
    {
        for (int k = 0; k < top_k; ++k)
        {
            const size_t offset = static_cast<size_t>(row) * top_k + k;
            if (row < replay_real_seq_len)
            {
                EXPECT_FLOAT_EQ(replay_indices[offset], cpu_indices->data()[offset])
                    << "row=" << row << " k=" << k;
                EXPECT_NEAR(replay_weights[offset], cpu_weights->data()[offset], 2.0e-5f)
                    << "row=" << row << " k=" << k;
            }
            else
            {
                EXPECT_FLOAT_EQ(replay_indices[offset], -1.0f)
                    << "padded row=" << row << " k=" << k;
                EXPECT_FLOAT_EQ(replay_weights[offset], 0.0f)
                    << "padded row=" << row << " k=" << k;
            }
        }
    }

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsSingleTokenQwenScalePopulatesSnapshotOutputs)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 1;
    constexpr int d_model = 2048;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.07f * std::sin(0.013f * static_cast<float>(i + 1)) +
                           0.03f * std::cos(0.029f * static_cast<float>(i + 3));
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.05f * std::sin(0.017f * static_cast<float>(i + 5)) -
                         0.02f * std::cos(0.031f * static_cast<float>(i + 7));

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    llaminar2::MoERoutingResult cuda_host_result;
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), cuda_host_result));
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices->data(), cpu_indices->data(), cuda_indices->numel(), 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), cuda_weights->numel(), 1.0e-4f);

#ifdef ENABLE_PIPELINE_SNAPSHOTS
    ASSERT_EQ(cuda_host_result.router_logits.size(), static_cast<size_t>(num_experts));
    const int nonzero_logits = std::count_if(
        cuda_host_result.router_logits.begin(),
        cuda_host_result.router_logits.end(),
        [](float v)
        { return v != 0.0f; });
    EXPECT_GT(nonzero_logits, 0);
    expectNearArray(cuda_host_result.router_logits.data(), cpu_host_result.router_logits.data(),
                    cuda_host_result.router_logits.size(), 1.0e-4f);
#endif
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsSingleTokenIsCudaGraphCapturableDeviceOnly)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 1;
    constexpr int d_model = 64;
    constexpr int num_experts = 8;
    constexpr int top_k = 2;

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.11f * std::sin(0.021f * static_cast<float>(i + 1)) -
                           0.04f * std::cos(0.037f * static_cast<float>(i + 2));
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.07f * std::sin(0.013f * static_cast<float>(i + 3)) +
                         0.05f * std::cos(0.029f * static_cast<float>(i + 4));

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    llaminar2::MoERoutingResult warmup_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), warmup_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    ASSERT_EQ(warmup_host_result.expert_indices.size(), static_cast<size_t>(seq_len * top_k));
    ASSERT_EQ(warmup_host_result.expert_weights.size(), static_cast<size_t>(seq_len * top_k));

    llaminar2::MoERoutingResult captured_host_result;
    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_route = cuda_kernel_->routeWithTensors(
        hidden.get(), gate.get(), seq_len, d_model,
        num_experts, top_k, true,
        cuda_indices.get(), cuda_weights.get(), captured_host_result);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_route);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);
    EXPECT_TRUE(captured_host_result.expert_indices.empty());
    EXPECT_TRUE(captured_host_result.expert_weights.empty());
    EXPECT_TRUE(captured_host_result.router_logits.empty());

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));

    std::vector<float> captured_indices(cuda_indices->numel());
    std::vector<float> captured_weights(cuda_weights->numel());
    ASSERT_EQ(cudaMemcpyAsync(captured_indices.data(), cuda_indices->gpu_data_ptr(),
                              captured_indices.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(captured_weights.data(), cuda_weights->gpu_data_ptr(),
                              captured_weights.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(captured_indices.data(), cpu_indices->data(), captured_indices.size(), 0.0f);
    expectNearArray(captured_weights.data(), cpu_weights->data(), captured_weights.size(), 1.0e-5f);

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsSmallMVerifierUsesDecodeEquivalentKernelAndCaptures)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 2;
    constexpr int d_model = 2048;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.06f * std::sin(0.009f * static_cast<float>(i + 1)) -
                           0.025f * std::cos(0.017f * static_cast<float>(i + 5)) +
                           0.002f * static_cast<float>(static_cast<int>(i % 11) - 5);
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.045f * std::sin(0.013f * static_cast<float>(i + 3)) +
                         0.035f * std::cos(0.019f * static_cast<float>(i + 7)) -
                         0.001f * static_cast<float>(static_cast<int>(i % 13) - 6);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate = makeTensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_JSON", "1");
    llaminar2::PerfStatsCollector::reset();

    llaminar2::MoERoutingResult warmup_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), warmup_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::MoERoutingResult captured_host_result;
    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_route = cuda_kernel_->routeWithTensors(
        hidden.get(), gate.get(), seq_len, d_model,
        num_experts, top_k, true,
        cuda_indices.get(), cuda_weights.get(), captured_host_result);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_route);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);
    EXPECT_TRUE(captured_host_result.expert_indices.empty());
    EXPECT_TRUE(captured_host_result.expert_weights.empty());
    EXPECT_TRUE(captured_host_result.router_logits.empty());

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));

    std::vector<float> captured_indices(cuda_indices->numel());
    std::vector<float> captured_weights(cuda_weights->numel());
    ASSERT_EQ(cudaMemcpyAsync(captured_indices.data(), cuda_indices->gpu_data_ptr(),
                              captured_indices.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(captured_weights.data(), cuda_weights->gpu_data_ptr(),
                              captured_weights.size() * sizeof(float),
                              cudaMemcpyDeviceToHost, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(captured_indices.data(), cpu_indices->data(), captured_indices.size(), 0.0f);
    expectNearArray(captured_weights.data(), cpu_weights->data(), captured_weights.size(), 1.0e-4f);

    const auto records =
        llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_router_decode_equivalent_small_m_calls"});
    const auto match = std::find_if(records.begin(), records.end(), [&](const llaminar2::PerfStatRecord &record)
                                    {
                                        auto tag_equals = [&](const char *key, const std::string &value)
                                        {
                                            const auto it = record.tags.find(key);
                                            return it != record.tags.end() && it->second == value;
                                        };
                                        return record.name == "cuda_moe_router_decode_equivalent_small_m_calls" &&
                                               tag_equals("seq_len", std::to_string(seq_len)) &&
                                               tag_equals("d_model", std::to_string(d_model)) &&
                                               tag_equals("num_experts", std::to_string(num_experts));
                                    });
    ASSERT_NE(match, records.end()) << "small-M decode-equivalent router counter missing; test did not exercise the verifier route";
    EXPECT_GE(match->count, 2u);
    EXPECT_GE(match->value, 2.0);
    llaminar2::PerfStatsCollector::reset();

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsSmallMMatchesSerialDecodeRouterForVerifierRows)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int d_model = 2048;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = 1;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 0);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
        update.experts[expert].logical_expert_id = expert;
    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.035f * std::sin(0.011f * static_cast<float>(i + 13)) +
                         0.027f * std::cos(0.017f * static_cast<float>(i + 19)) +
                         0.0007f * static_cast<float>(static_cast<int>(i % 23) - 11);
    auto gate = makeTensor({num_experts, d_model}, gate_values);

    for (int seq_len : {2, 3, 4})
    {
        std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
        for (size_t i = 0; i < hidden_values.size(); ++i)
            hidden_values[i] = 0.05f * std::sin(0.007f * static_cast<float>(i + 1 + seq_len)) -
                               0.031f * std::cos(0.013f * static_cast<float>(i + 5)) +
                               0.0013f * static_cast<float>(static_cast<int>(i % 17) - 8);

        auto hidden = makeTensor(
            {static_cast<size_t>(seq_len), static_cast<size_t>(d_model)},
            hidden_values);
        auto batched_indices = makeZeros(
            {static_cast<size_t>(seq_len), static_cast<size_t>(top_k)});
        auto batched_weights = makeZeros(
            {static_cast<size_t>(seq_len), static_cast<size_t>(top_k)});

        llaminar2::MoERoutingResult batched_result;
        ASSERT_TRUE(cuda_kernel_->routeWithTensors(
            hidden.get(), gate.get(), seq_len, d_model,
            num_experts, top_k, true,
            batched_indices.get(), batched_weights.get(), batched_result))
            << "seq_len=" << seq_len;
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

        std::vector<float> batched_indices_host(static_cast<size_t>(seq_len) * top_k);
        std::vector<float> batched_weights_host(static_cast<size_t>(seq_len) * top_k);
        ASSERT_EQ(cudaMemcpyAsync(batched_indices_host.data(), batched_indices->gpu_data_ptr(),
                                  batched_indices_host.size() * sizeof(float),
                                  cudaMemcpyDeviceToHost, stream_),
                  cudaSuccess);
        ASSERT_EQ(cudaMemcpyAsync(batched_weights_host.data(), batched_weights->gpu_data_ptr(),
                                  batched_weights_host.size() * sizeof(float),
                                  cudaMemcpyDeviceToHost, stream_),
                  cudaSuccess);
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

        std::vector<float> serial_indices(static_cast<size_t>(seq_len) * top_k);
        std::vector<float> serial_weights(static_cast<size_t>(seq_len) * top_k);
        for (int row = 0; row < seq_len; ++row)
        {
            std::vector<float> row_hidden_values(static_cast<size_t>(d_model));
            std::copy_n(hidden_values.data() + static_cast<size_t>(row) * d_model,
                        d_model,
                        row_hidden_values.data());
            auto row_hidden = makeTensor({1, d_model}, row_hidden_values);
            auto row_indices = makeZeros({1, top_k});
            auto row_weights = makeZeros({1, top_k});

            ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
                cuda_table.deviceLayerState(0),
                row_hidden.get(),
                gate.get(),
                d_model,
                num_experts,
                top_k,
                true,
                row_indices.get(),
                row_weights.get(),
                /*write_legacy_outputs=*/true,
                /*update_runtime_histogram=*/false))
                << "seq_len=" << seq_len << " row=" << row;

            ASSERT_EQ(cudaMemcpyAsync(serial_indices.data() + static_cast<size_t>(row) * top_k,
                                      row_indices->gpu_data_ptr(),
                                      static_cast<size_t>(top_k) * sizeof(float),
                                      cudaMemcpyDeviceToHost, stream_),
                      cudaSuccess);
            ASSERT_EQ(cudaMemcpyAsync(serial_weights.data() + static_cast<size_t>(row) * top_k,
                                      row_weights->gpu_data_ptr(),
                                      static_cast<size_t>(top_k) * sizeof(float),
                                      cudaMemcpyDeviceToHost, stream_),
                      cudaSuccess);
        }
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

        expectStrictTopKRowsEquivalent(
            batched_indices_host,
            batched_weights_host,
            serial_indices,
            serial_weights,
            seq_len,
            top_k);
    }
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsBF16GateMatchesCPU)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 1;
    constexpr int d_model = 2048;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    std::vector<float> gate_values(static_cast<size_t>(num_experts) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.09f * std::sin(0.011f * static_cast<float>(i + 1)) -
                           0.04f * std::cos(0.023f * static_cast<float>(i + 2));
    for (size_t i = 0; i < gate_values.size(); ++i)
        gate_values[i] = 0.06f * std::sin(0.019f * static_cast<float>(i + 3)) +
                         0.03f * std::cos(0.037f * static_cast<float>(i + 4));

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto gate_bf16 = makeBF16Tensor({num_experts, d_model}, gate_values);
    auto cuda_indices = makeZeros({seq_len, top_k});
    auto cuda_weights = makeZeros({seq_len, top_k});
    auto cpu_indices = makeZeros({seq_len, top_k});
    auto cpu_weights = makeZeros({seq_len, top_k});

    llaminar2::MoERoutingResult cuda_host_result;
    llaminar2::MoERoutingResult cpu_host_result;
    ASSERT_TRUE(cuda_kernel_->routeWithTensors(hidden.get(), gate_bf16.get(), seq_len, d_model,
                                               num_experts, top_k, true,
                                               cuda_indices.get(), cuda_weights.get(), cuda_host_result));
    ASSERT_TRUE(cpu_kernel_->routeWithTensors(hidden.get(), gate_bf16.get(), seq_len, d_model,
                                              num_experts, top_k, true,
                                              cpu_indices.get(), cpu_weights.get(), cpu_host_result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    expectNearArray(cuda_indices->data(), cpu_indices->data(), cuda_indices->numel(), 0.0f);
    expectNearArray(cuda_weights->data(), cpu_weights->data(), cuda_weights->numel(), 1.0e-4f);

#ifdef ENABLE_PIPELINE_SNAPSHOTS
    ASSERT_EQ(cuda_host_result.router_logits.size(), static_cast<size_t>(num_experts));
    ASSERT_EQ(cuda_host_result.router_logits.size(), cpu_host_result.router_logits.size());
    expectNearArray(cuda_host_result.router_logits.data(), cpu_host_result.router_logits.data(),
                    cuda_host_result.router_logits.size(), 1.0e-4f);
#endif
#endif
}

TEST_F(Test__CUDAMoEKernel, RouteWithTensorsRejectsInvalidTensorContractsBeforeLaunch)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 1;
    constexpr int d_model = 4;
    constexpr int num_experts = 3;
    constexpr int top_k = 2;

    auto hidden = makeTensor({seq_len, d_model}, {0.2f, -0.1f, 0.3f, 0.5f});
    auto hidden_bf16 = makeBF16Tensor({seq_len, d_model}, {0.2f, -0.1f, 0.3f, 0.5f});
    auto hidden_too_narrow = makeTensor({seq_len, d_model - 1}, {0.2f, -0.1f, 0.3f});
    auto gate = makeTensor({num_experts, d_model}, {0.1f, 0.2f, 0.3f, 0.4f,
                                                    -0.2f, 0.0f, 0.1f, 0.2f,
                                                    0.5f, -0.3f, 0.2f, -0.1f});
    auto gate_too_short = makeTensor({num_experts - 1, d_model}, {0.1f, 0.2f, 0.3f, 0.4f,
                                                                  -0.2f, 0.0f, 0.1f, 0.2f});
    auto indices = makeZeros({seq_len, top_k});
    auto weights = makeZeros({seq_len, top_k});
    auto short_indices = makeZeros({seq_len, top_k - 1});
    llaminar2::MoERoutingResult result;

    cudaGetLastError();
    EXPECT_FALSE(cuda_kernel_->routeWithTensors(hidden_bf16.get(), gate.get(), seq_len, d_model,
                                                num_experts, top_k, true,
                                                indices.get(), weights.get(), result));
    EXPECT_FALSE(cuda_kernel_->routeWithTensors(hidden_too_narrow.get(), gate.get(), seq_len, d_model,
                                                num_experts, top_k, true,
                                                indices.get(), weights.get(), result));
    EXPECT_FALSE(cuda_kernel_->routeWithTensors(hidden.get(), gate_too_short.get(), seq_len, d_model,
                                                num_experts, top_k, true,
                                                indices.get(), weights.get(), result));
    EXPECT_FALSE(cuda_kernel_->routeWithTensors(hidden.get(), gate.get(), seq_len, d_model,
                                                num_experts, top_k, true,
                                                short_indices.get(), weights.get(), result));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    EXPECT_EQ(cudaGetLastError(), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, GatherAndScatterMatchCPU)
{
    constexpr int rows = 4;
    constexpr int d_model = 5;
    const std::vector<int> token_indices = {3, 1, 0};
    const std::vector<float> weights = {0.25f, 0.50f, 0.75f};

    auto hidden = makeTensor({rows, d_model}, {
                                                  0.0f,
                                                  0.1f,
                                                  0.2f,
                                                  0.3f,
                                                  0.4f,
                                                  1.0f,
                                                  1.1f,
                                                  1.2f,
                                                  1.3f,
                                                  1.4f,
                                                  2.0f,
                                                  2.1f,
                                                  2.2f,
                                                  2.3f,
                                                  2.4f,
                                                  3.0f,
                                                  3.1f,
                                                  3.2f,
                                                  3.3f,
                                                  3.4f,
                                              });
    auto cuda_batch = makeZeros({token_indices.size(), d_model});
    auto cpu_batch = makeZeros({token_indices.size(), d_model});

    cuda_kernel_->gatherTokenBatchFromTensors(hidden.get(), cuda_batch.get(),
                                              token_indices.data(), static_cast<int>(token_indices.size()), d_model);
    cpu_kernel_->gatherTokenBatchFromTensors(hidden.get(), cpu_batch.get(),
                                             token_indices.data(), static_cast<int>(token_indices.size()), d_model);
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
    expectNearArray(cuda_batch->data(), cpu_batch->data(), cuda_batch->numel());

    auto cuda_output = makeZeros({rows, d_model});
    auto cpu_output = makeZeros({rows, d_model});
    cuda_kernel_->scatterAddWeightedFromTensors(cuda_output.get(), cuda_batch.get(),
                                                token_indices.data(), weights.data(),
                                                static_cast<int>(token_indices.size()), d_model);
    cpu_kernel_->scatterAddWeightedFromTensors(cpu_output.get(), cpu_batch.get(),
                                               token_indices.data(), weights.data(),
                                               static_cast<int>(token_indices.size()), d_model);
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
    expectNearArray(cuda_output->data(), cpu_output->data(), cuda_output->numel());
}

TEST_F(Test__CUDAMoEKernel, SwiGLUAndZeroMatchCPU)
{
    constexpr int count = 12;
    auto gate_cuda = makeTensor({count}, {-1.0f, -0.75f, -0.25f, 0.0f, 0.25f, 0.5f,
                                          0.75f, 1.0f, 1.25f, 1.5f, -1.5f, 2.0f});
    auto gate_cpu = makeTensor({count}, {-1.0f, -0.75f, -0.25f, 0.0f, 0.25f, 0.5f,
                                         0.75f, 1.0f, 1.25f, 1.5f, -1.5f, 2.0f});
    auto up = makeTensor({count}, {0.5f, -0.25f, 0.75f, 1.0f, -1.25f, 0.33f,
                                   1.2f, -0.8f, 0.9f, 0.4f, -0.6f, 0.1f});

    cuda_kernel_->swiGLUFromTensors(gate_cuda.get(), up.get(), count);
    cpu_kernel_->swiGLUFromTensors(gate_cpu.get(), up.get(), count);
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
    expectNearArray(gate_cuda->data(), gate_cpu->data(), count, 1.0e-5f);

    cuda_kernel_->zeroBuffer(gate_cuda.get(), gate_cuda->size_bytes());
    cpu_kernel_->zeroBuffer(gate_cpu.get(), gate_cpu->size_bytes());
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
    expectNearArray(gate_cuda->data(), gate_cpu->data(), count, 0.0f);
}

TEST_F(Test__CUDAMoEKernel, SharedExpertGateNegativeSaturationMatchesCPU)
{
    constexpr int seq_len = 1;
    constexpr int d_model = 8;

    std::vector<float> input_values(d_model, 10.0f);
    std::vector<float> gate_values(d_model, -10.0f);
    std::vector<float> shared_values = {
        3.0f, -2.0f, 5.0f, -7.0f, 0.5f, -0.25f, 4.0f, -9.0f};

    auto input_cuda = makeTensor({seq_len, d_model}, input_values);
    auto input_cpu = makeTensor({seq_len, d_model}, input_values);
    auto gate_cuda = makeTensor({d_model}, gate_values);
    auto gate_cpu = makeTensor({d_model}, gate_values);
    auto shared_cuda = makeTensor({seq_len, d_model}, shared_values);
    auto shared_cpu = makeTensor({seq_len, d_model}, shared_values);

    cuda_kernel_->sharedExpertGateFromTensors(
        input_cuda.get(), gate_cuda.get(), shared_cuda.get(),
        seq_len, d_model);
    cpu_kernel_->sharedExpertGateFromTensors(
        input_cpu.get(), gate_cpu.get(), shared_cpu.get(),
        seq_len, d_model);
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif

    expectNearArray(shared_cuda->data(), shared_cpu->data(), shared_cuda->numel(), 0.0f);
    for (size_t i = 0; i < shared_cuda->numel(); ++i)
        EXPECT_EQ(shared_cuda->data()[i], 0.0f) << "saturated gate output at element " << i;
}

TEST_F(Test__CUDAMoEKernel, SharedExpertGateAddFromTensorsMatchesCPU)
{
    constexpr int seq_len = 2;
    constexpr int d_model = 8;

    std::vector<float> input_values(seq_len * d_model);
    std::vector<float> gate_values(d_model);
    std::vector<float> shared_values(seq_len * d_model);
    std::vector<float> residual_values(seq_len * d_model);
    for (int i = 0; i < seq_len * d_model; ++i)
    {
        input_values[i] = 0.01f * static_cast<float>((i % d_model) + 1);
        shared_values[i] = -0.5f + 0.05f * static_cast<float>(i);
        residual_values[i] = 1.0f - 0.03f * static_cast<float>(i);
    }
    for (int i = 0; i < d_model; ++i)
        gate_values[i] = 0.02f * static_cast<float>(i - 3);

    auto input_cuda = makeTensor({seq_len, d_model}, input_values);
    auto input_cpu = makeTensor({seq_len, d_model}, input_values);
    auto gate_cuda = makeTensor({d_model}, gate_values);
    auto gate_cpu = makeTensor({d_model}, gate_values);
    auto shared_cuda = makeTensor({seq_len, d_model}, shared_values);
    auto shared_cpu = makeTensor({seq_len, d_model}, shared_values);
    auto residual_cuda = makeTensor({seq_len, d_model}, residual_values);
    auto residual_cpu = makeTensor({seq_len, d_model}, residual_values);
    auto combined_cuda = makeZeros({seq_len, d_model});
    auto combined_cpu = makeZeros({seq_len, d_model});

    cuda_kernel_->sharedExpertGateAddFromTensors(
        input_cuda.get(), gate_cuda.get(), shared_cuda.get(),
        residual_cuda.get(), combined_cuda.get(), seq_len, d_model);
    cpu_kernel_->sharedExpertGateAddFromTensors(
        input_cpu.get(), gate_cpu.get(), shared_cpu.get(),
        residual_cpu.get(), combined_cpu.get(), seq_len, d_model);
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif

    expectNearArray(combined_cuda->data(), combined_cpu->data(), combined_cuda->numel(), 1.0e-5f);
    expectNearArray(shared_cuda->data(), shared_cpu->data(), shared_cuda->numel(), 0.0f);
}

TEST_F(Test__CUDAMoEKernel, SharedExpertGateAddEffectiveSeqLenZeroesPaddedRowsAcrossGraphReplay)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int bucket_seq_len = 4;
    constexpr int replay_real_seq_len = 2;
    constexpr int d_model = 8;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<float> input_values(bucket_seq_len * d_model);
    std::vector<float> gate_values(d_model);
    std::vector<float> shared_values(bucket_seq_len * d_model);
    std::vector<float> residual_values(bucket_seq_len * d_model);
    for (int i = 0; i < bucket_seq_len * d_model; ++i)
    {
        input_values[static_cast<size_t>(i)] = 0.03f * static_cast<float>((i % 11) - 5);
        shared_values[static_cast<size_t>(i)] = -0.7f + 0.04f * static_cast<float>(i);
        residual_values[static_cast<size_t>(i)] = 0.9f - 0.02f * static_cast<float>(i);
    }
    for (int i = 0; i < d_model; ++i)
        gate_values[static_cast<size_t>(i)] = 0.025f * static_cast<float>(i - 3);

    auto input_cuda = makeTensor({bucket_seq_len, d_model}, input_values);
    auto gate_cuda = makeTensor({d_model}, gate_values);
    auto shared_cuda = makeTensor({bucket_seq_len, d_model}, shared_values);
    auto residual_cuda = makeTensor({bucket_seq_len, d_model}, residual_values);
    auto combined_cuda = makeTensor({bucket_seq_len, d_model},
                                    std::vector<float>(bucket_seq_len * d_model, 123.0f));

    auto input_cpu = makeTensor({bucket_seq_len, d_model}, input_values);
    auto gate_cpu = makeTensor({d_model}, gate_values);
    auto shared_cpu = makeTensor({bucket_seq_len, d_model}, shared_values);
    auto residual_cpu = makeTensor({bucket_seq_len, d_model}, residual_values);
    auto combined_cpu = makeTensor({bucket_seq_len, d_model},
                                   std::vector<float>(bucket_seq_len * d_model, 0.0f));
    cpu_kernel_->sharedExpertGateAddFromTensors(
        input_cpu.get(), gate_cpu.get(), shared_cpu.get(), residual_cpu.get(), combined_cpu.get(),
        replay_real_seq_len, d_model);

    ASSERT_TRUE(input_cuda->ensureOnDevice(device, stream_));
    ASSERT_TRUE(gate_cuda->ensureOnDevice(device, stream_));
    ASSERT_TRUE(shared_cuda->ensureOnDevice(device, stream_));
    ASSERT_TRUE(residual_cuda->ensureOnDevice(device, stream_));
    ASSERT_TRUE(combined_cuda->ensureOnDevice(device, stream_));

    int *device_effective_seq_len = nullptr;
    ASSERT_EQ(cudaMalloc(&device_effective_seq_len, sizeof(int)), cudaSuccess);
    int effective_seq_len = bucket_seq_len;
    ASSERT_EQ(cudaMemcpyAsync(device_effective_seq_len,
                              &effective_seq_len,
                              sizeof(int),
                              cudaMemcpyHostToDevice,
                              stream_),
              cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_gate = cuda_kernel_->sharedExpertGateAddFromTensorsEffectiveSeqLen(
        input_cuda.get(), gate_cuda.get(), shared_cuda.get(),
        residual_cuda.get(), combined_cuda.get(),
        bucket_seq_len, d_model, device_effective_seq_len);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_gate);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);

    effective_seq_len = replay_real_seq_len;
    ASSERT_EQ(cudaMemcpyAsync(device_effective_seq_len,
                              &effective_seq_len,
                              sizeof(int),
                              cudaMemcpyHostToDevice,
                              stream_),
              cudaSuccess);

    /*
     * Replay starts from nonzero tail values. The effective-length kernel must
     * overwrite padded rows to zero so stale full-bucket graph state cannot
     * escape into following stages.
     */
    std::vector<float> shared_replay = shared_values;
    std::vector<float> combined_replay(bucket_seq_len * d_model, 77.0f);
    ASSERT_EQ(cudaMemcpyAsync(shared_cuda->gpu_data_ptr(),
                              shared_replay.data(),
                              shared_replay.size() * sizeof(float),
                              cudaMemcpyHostToDevice,
                              stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(combined_cuda->gpu_data_ptr(),
                              combined_replay.data(),
                              combined_replay.size() * sizeof(float),
                              cudaMemcpyHostToDevice,
                              stream_),
              cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const float *shared_actual = shared_cuda->data();
    const float *combined_actual = combined_cuda->data();
    for (int row = 0; row < bucket_seq_len; ++row)
    {
        for (int col = 0; col < d_model; ++col)
        {
            const size_t idx = static_cast<size_t>(row) * d_model + col;
            if (row < replay_real_seq_len)
            {
                EXPECT_NEAR(shared_actual[idx], shared_cpu->data()[idx], 1.0e-5f)
                    << "shared row " << row << " col " << col;
                EXPECT_NEAR(combined_actual[idx], combined_cpu->data()[idx], 1.0e-5f)
                    << "combined row " << row << " col " << col;
            }
            else
            {
                EXPECT_EQ(shared_actual[idx], 0.0f)
                    << "padded shared row " << row << " col " << col;
                EXPECT_EQ(combined_actual[idx], 0.0f)
                    << "padded combined row " << row << " col " << col;
            }
        }
    }

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
    ASSERT_EQ(cudaFree(device_effective_seq_len), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, PrepareExpertGroupsMatchesCPUGroups)
{
    constexpr int seq_len = 3;
    constexpr int top_k = 2;
    constexpr int num_experts = 4;
    constexpr int d_model = 3;

    auto routing_indices = makeTensor({seq_len, top_k}, {
                                                            1.0f,
                                                            2.0f,
                                                            0.0f,
                                                            1.0f,
                                                            3.0f,
                                                            1.0f,
                                                            2.0f,
                                                            0.0f,
                                                        });
    auto routing_weights = makeTensor({seq_len, top_k}, {
                                                            0.7f,
                                                            0.3f,
                                                            0.6f,
                                                            0.4f,
                                                            0.8f,
                                                            0.2f,
                                                            0.55f,
                                                            0.45f,
                                                        });
    auto hidden = makeTensor({seq_len, d_model}, {
                                                     1.0f,
                                                     1.1f,
                                                     1.2f,
                                                     2.0f,
                                                     2.1f,
                                                     2.2f,
                                                     3.0f,
                                                     3.1f,
                                                     3.2f,
                                                     4.0f,
                                                     4.1f,
                                                     4.2f,
                                                 });

    ASSERT_TRUE(cuda_kernel_->prepareExpertGroups(routing_indices.get(), routing_weights.get(),
                                                  seq_len, num_experts, top_k));
    ASSERT_TRUE(cpu_kernel_->prepareExpertGroups(routing_indices.get(), routing_weights.get(),
                                                 seq_len, num_experts, top_k));

    for (int expert = 0; expert < num_experts; ++expert)
        EXPECT_EQ(cuda_kernel_->getExpertTokenCount(expert), cpu_kernel_->getExpertTokenCount(expert));

    auto cuda_expert_one = makeZeros({static_cast<size_t>(cuda_kernel_->getExpertTokenCount(1)), d_model});
    auto cpu_expert_one = makeZeros({static_cast<size_t>(cpu_kernel_->getExpertTokenCount(1)), d_model});
    cuda_kernel_->gatherExpertBatch(hidden.get(), cuda_expert_one.get(), 1, d_model);
    cpu_kernel_->gatherExpertBatch(hidden.get(), cpu_expert_one.get(), 1, d_model);
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
    expectNearArray(cuda_expert_one->data(), cpu_expert_one->data(), cuda_expert_one->numel());
}

TEST_F(Test__CUDAMoEKernel, PrepareExpertGroupsAsyncAcceptsDeviceRoutingTensors)
{
    constexpr int seq_len = 4;
    constexpr int top_k = 2;
    constexpr int num_experts = 4;

    auto routing_indices = makeTensor({seq_len, top_k}, {
                                                            1.0f,
                                                            2.0f,
                                                            0.0f,
                                                            1.0f,
                                                            3.0f,
                                                            1.0f,
                                                            2.0f,
                                                            0.0f,
                                                        });
    auto routing_weights = makeTensor({seq_len, top_k}, {
                                                            0.7f,
                                                            0.3f,
                                                            0.6f,
                                                            0.4f,
                                                            0.8f,
                                                            0.2f,
                                                            0.55f,
                                                            0.45f,
                                                        });

    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(routing_indices.get(), routing_weights.get(),
                                                       seq_len, num_experts, top_k));
#ifdef HAVE_CUDA
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, SmallFloatGroupingEmitsCompactActiveExperts)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 4;
    constexpr int top_k = 4;
    constexpr int num_experts = 16;
    constexpr int total_slots = seq_len * top_k;
    constexpr int max_active_experts = total_slots;

    const std::vector<float> routing_indices = {
        7.0f, 3.0f, 7.0f, 1.0f,
        5.0f, 1.0f, 9.0f, 3.0f,
        7.0f, 5.0f, 11.0f, 1.0f,
        3.0f, 9.0f, 11.0f, 5.0f,
    };
    std::vector<float> routing_weights(static_cast<size_t>(total_slots));
    for (int i = 0; i < total_slots; ++i)
        routing_weights[static_cast<size_t>(i)] = 0.05f * static_cast<float>(i + 1);

    float *d_indices = nullptr;
    float *d_weights = nullptr;
    int *d_counts = nullptr;
    int *d_offsets = nullptr;
    int *d_grouped_tokens = nullptr;
    int *d_original_to_grouped = nullptr;
    int *d_original_expert_ids = nullptr;
    float *d_grouped_weights = nullptr;
    int *d_active = nullptr;
    ASSERT_EQ(cudaMalloc(&d_indices, routing_indices.size() * sizeof(float)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_weights, routing_weights.size() * sizeof(float)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_counts, num_experts * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_offsets, num_experts * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_grouped_tokens, total_slots * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_original_to_grouped, total_slots * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_original_expert_ids, total_slots * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_grouped_weights, total_slots * sizeof(float)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_active, max_active_experts * sizeof(int)), cudaSuccess);

    ASSERT_EQ(cudaMemcpyAsync(d_indices, routing_indices.data(),
                              routing_indices.size() * sizeof(float),
                              cudaMemcpyHostToDevice, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(d_weights, routing_weights.data(),
                              routing_weights.size() * sizeof(float),
                              cudaMemcpyHostToDevice, stream_),
              cudaSuccess);

    ASSERT_TRUE(cudaMoE_group_tokens_small_float(
        d_indices, d_weights, d_counts, d_offsets, d_grouped_tokens, d_original_to_grouped, d_original_expert_ids, d_grouped_weights,
        d_active, total_slots, num_experts, top_k, max_active_experts, 0, stream_));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    std::vector<int> counts(num_experts);
    std::vector<int> offsets(num_experts);
    std::vector<int> grouped_tokens(total_slots);
    std::vector<int> original_to_grouped(total_slots);
    std::vector<int> original_expert_ids(total_slots);
    std::vector<float> grouped_weights(total_slots);
    std::vector<int> active(max_active_experts);
    ASSERT_EQ(cudaMemcpy(counts.data(), d_counts, counts.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(offsets.data(), d_offsets, offsets.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(grouped_tokens.data(), d_grouped_tokens, grouped_tokens.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(original_to_grouped.data(), d_original_to_grouped, original_to_grouped.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(original_expert_ids.data(), d_original_expert_ids, original_expert_ids.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(grouped_weights.data(), d_grouped_weights, grouped_weights.size() * sizeof(float), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(active.data(), d_active, active.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);

    std::vector<int> expected_counts(num_experts, 0);
    for (float expert : routing_indices)
        ++expected_counts[static_cast<int>(expert)];

    std::vector<int> expected_offsets(num_experts, 0);
    int running = 0;
    for (int expert = 0; expert < num_experts; ++expert)
    {
        expected_offsets[expert] = running;
        running += expected_counts[expert];
    }
    EXPECT_EQ(counts, expected_counts);
    EXPECT_EQ(offsets, expected_offsets);

    std::vector<int> expected_active;
    for (int expert = 0; expert < num_experts; ++expert)
    {
        if (expected_counts[expert] > 0)
            expected_active.push_back(expert);
    }
    ASSERT_LE(expected_active.size(), active.size());
    for (size_t i = 0; i < expected_active.size(); ++i)
        EXPECT_EQ(active[i], expected_active[i]) << "active slot " << i;
    for (size_t i = expected_active.size(); i < active.size(); ++i)
        EXPECT_EQ(active[i], -1) << "inactive slot " << i;

    for (int expert = 0; expert < num_experts; ++expert)
    {
        int local = 0;
        for (int slot = 0; slot < total_slots; ++slot)
        {
            if (static_cast<int>(routing_indices[static_cast<size_t>(slot)]) != expert)
                continue;
            const int dest = offsets[expert] + local++;
            ASSERT_GE(dest, 0);
            ASSERT_LT(dest, total_slots);
            EXPECT_EQ(original_to_grouped[slot], dest);
            EXPECT_EQ(original_expert_ids[slot], expert);
            EXPECT_EQ(grouped_tokens[dest], slot / top_k);
            EXPECT_FLOAT_EQ(grouped_weights[dest], routing_weights[static_cast<size_t>(slot)]);
        }
    }

    EXPECT_FALSE(cudaMoE_group_tokens_small_float(
        d_indices, d_weights, d_counts, d_offsets, d_grouped_tokens, d_original_to_grouped, d_original_expert_ids, d_grouped_weights,
        d_active, total_slots, num_experts, top_k, max_active_experts, 0, nullptr));

    cudaFree(d_indices);
    cudaFree(d_weights);
    cudaFree(d_counts);
    cudaFree(d_offsets);
    cudaFree(d_grouped_tokens);
    cudaFree(d_original_to_grouped);
    cudaFree(d_original_expert_ids);
    cudaFree(d_grouped_weights);
    cudaFree(d_active);
#endif
}

TEST_F(Test__CUDAMoEKernel, DeterministicScatterPreservesStableOrderAcrossChunks)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int seq_len = 80;
    constexpr int top_k = 8;
    constexpr int total_slots = seq_len * top_k;
    constexpr int num_experts = 40;

    std::vector<int> routing_indices(total_slots);
    std::vector<float> routing_weights(total_slots);
    for (int slot = 0; slot < total_slots; ++slot)
    {
        // Crosses multiple 256-thread chunks and leaves experts 32..39 empty,
        // exercising both stable within-chunk ordering and the zero-match skip.
        int expert = (slot * 17 + slot / 5) % 32;
        if (slot % 19 == 0)
            expert = 7;
        if (slot % 23 == 0)
            expert = 31;
        routing_indices[static_cast<size_t>(slot)] = expert;
        routing_weights[static_cast<size_t>(slot)] = 0.001f * static_cast<float>(slot + 3);
    }

    int *d_indices = nullptr;
    float *d_weights = nullptr;
    int *d_counts = nullptr;
    int *d_offsets = nullptr;
    int *d_grouped_tokens = nullptr;
    int *d_original_to_grouped = nullptr;
    int *d_original_expert_ids = nullptr;
    float *d_grouped_weights = nullptr;
    ASSERT_EQ(cudaMalloc(&d_indices, routing_indices.size() * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_weights, routing_weights.size() * sizeof(float)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_counts, num_experts * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_offsets, num_experts * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_grouped_tokens, total_slots * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_original_to_grouped, total_slots * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_original_expert_ids, total_slots * sizeof(int)), cudaSuccess);
    ASSERT_EQ(cudaMalloc(&d_grouped_weights, total_slots * sizeof(float)), cudaSuccess);

    ASSERT_EQ(cudaMemcpyAsync(d_indices, routing_indices.data(),
                              routing_indices.size() * sizeof(int),
                              cudaMemcpyHostToDevice, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemcpyAsync(d_weights, routing_weights.data(),
                              routing_weights.size() * sizeof(float),
                              cudaMemcpyHostToDevice, stream_),
              cudaSuccess);
    ASSERT_EQ(cudaMemsetAsync(d_counts, 0, num_experts * sizeof(int), stream_), cudaSuccess);
    ASSERT_EQ(cudaMemsetAsync(d_grouped_tokens, 0xff, total_slots * sizeof(int), stream_), cudaSuccess);
    ASSERT_EQ(cudaMemsetAsync(d_original_to_grouped, 0xff, total_slots * sizeof(int), stream_), cudaSuccess);
    ASSERT_EQ(cudaMemsetAsync(d_original_expert_ids, 0xff, total_slots * sizeof(int), stream_), cudaSuccess);

    ASSERT_TRUE(cudaMoE_count_per_expert(
        d_indices, d_counts, total_slots, num_experts, 0, stream_));
    ASSERT_TRUE(cudaMoE_exclusive_scan(
        d_counts, d_offsets, num_experts, 0, stream_));
    ASSERT_TRUE(cudaMoE_scatter_tokens_deterministic(
        d_indices, d_weights, d_offsets, d_counts,
        d_grouped_tokens, d_original_to_grouped, d_original_expert_ids, d_grouped_weights,
        total_slots, top_k, num_experts, 0, stream_));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    std::vector<int> counts(num_experts);
    std::vector<int> offsets(num_experts);
    std::vector<int> grouped_tokens(total_slots);
    std::vector<int> original_to_grouped(total_slots);
    std::vector<int> original_expert_ids(total_slots);
    std::vector<float> grouped_weights(total_slots);
    ASSERT_EQ(cudaMemcpy(counts.data(), d_counts, counts.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(offsets.data(), d_offsets, offsets.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(grouped_tokens.data(), d_grouped_tokens, grouped_tokens.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(original_to_grouped.data(), d_original_to_grouped, original_to_grouped.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(original_expert_ids.data(), d_original_expert_ids, original_expert_ids.size() * sizeof(int), cudaMemcpyDeviceToHost), cudaSuccess);
    ASSERT_EQ(cudaMemcpy(grouped_weights.data(), d_grouped_weights, grouped_weights.size() * sizeof(float), cudaMemcpyDeviceToHost), cudaSuccess);

    std::vector<int> expected_counts(num_experts, 0);
    for (int expert : routing_indices)
        ++expected_counts[static_cast<size_t>(expert)];

    std::vector<int> expected_offsets(num_experts, 0);
    int running = 0;
    for (int expert = 0; expert < num_experts; ++expert)
    {
        expected_offsets[static_cast<size_t>(expert)] = running;
        running += expected_counts[static_cast<size_t>(expert)];
    }
    EXPECT_EQ(counts, expected_counts);
    EXPECT_EQ(offsets, expected_offsets);

    for (int expert = 0; expert < num_experts; ++expert)
    {
        int local = 0;
        for (int slot = 0; slot < total_slots; ++slot)
        {
            if (routing_indices[static_cast<size_t>(slot)] != expert)
                continue;
            const int dest = offsets[static_cast<size_t>(expert)] + local++;
            ASSERT_GE(dest, 0);
            ASSERT_LT(dest, total_slots);
            EXPECT_EQ(original_to_grouped[static_cast<size_t>(slot)], dest);
            EXPECT_EQ(original_expert_ids[static_cast<size_t>(slot)], expert);
            EXPECT_EQ(grouped_tokens[static_cast<size_t>(dest)], slot / top_k);
            EXPECT_FLOAT_EQ(grouped_weights[static_cast<size_t>(dest)],
                            routing_weights[static_cast<size_t>(slot)]);
        }
    }

    for (int expert = 32; expert < num_experts; ++expert)
        EXPECT_EQ(counts[static_cast<size_t>(expert)], 0);

    cudaFree(d_indices);
    cudaFree(d_weights);
    cudaFree(d_counts);
    cudaFree(d_offsets);
    cudaFree(d_grouped_tokens);
    cudaFree(d_original_to_grouped);
    cudaFree(d_original_expert_ids);
    cudaFree(d_grouped_weights);
#endif
}

TEST_F(Test__CUDAMoEKernel, UploadGroupedDescriptorTablesAcceptValidCudaDescriptors)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    constexpr int d_model = 128;
    constexpr int intermediate = 128;
    constexpr int num_experts = 2;
    constexpr size_t descriptor_bytes = 4096;

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    down_descs.reserve(num_experts);
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);

    for (int expert_id = 0; expert_id < num_experts; ++expert_id)
    {
        down_descs.push_back(add_desc(d_model, intermediate));
        gate_descs.push_back(add_desc(intermediate, d_model));
        up_descs.push_back(add_desc(intermediate, d_model));
    }

    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    EXPECT_GE(down_table, 0);

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    EXPECT_GE(gateup_table, 0);

    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, FixedTopologyRuntimeGroupedPrefillUsesCompactActiveExpertGrid)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    llaminar2::PerfStatsCollector::reset();

    constexpr int seq_len = 4;
    constexpr int top_k = 4;
    constexpr int num_experts = 16;
    constexpr int d_model = 32;
    constexpr int intermediate = 32;
    constexpr size_t descriptor_bytes = 4096;

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        EXPECT_EQ(cudaMemsetAsync(payloads.back().get(), 0, descriptor_bytes, stream_), cudaSuccess);

        const int scale_count = rows * (cols / 32);
        std::vector<uint16_t> host_scales(static_cast<size_t>(scale_count), 0x3c00u);
        EXPECT_EQ(cudaMemcpyAsync(scales.back().get(), host_scales.data(),
                                  host_scales.size() * sizeof(uint16_t),
                                  cudaMemcpyHostToDevice, stream_),
                  cudaSuccess);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    down_descs.reserve(num_experts);
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        down_descs.push_back(add_desc(d_model, intermediate));
        gate_descs.push_back(add_desc(intermediate, d_model));
        up_descs.push_back(add_desc(intermediate, d_model));
    }

    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);
    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.01f * static_cast<float>(static_cast<int>(i % 13) - 6);
    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto output = makeZeros({seq_len, d_model});

    auto routing_indices = makeTensor({seq_len, top_k}, {
                                                            7.0f,
                                                            3.0f,
                                                            7.0f,
                                                            1.0f,
                                                            5.0f,
                                                            1.0f,
                                                            9.0f,
                                                            3.0f,
                                                            7.0f,
                                                            5.0f,
                                                            11.0f,
                                                            1.0f,
                                                            3.0f,
                                                            9.0f,
                                                            11.0f,
                                                            5.0f,
                                                        });
    auto routing_weights = makeTensor({seq_len, top_k}, {
                                                            0.40f,
                                                            0.30f,
                                                            0.20f,
                                                            0.10f,
                                                            0.45f,
                                                            0.25f,
                                                            0.20f,
                                                            0.10f,
                                                            0.35f,
                                                            0.30f,
                                                            0.20f,
                                                            0.15f,
                                                            0.50f,
                                                            0.20f,
                                                            0.20f,
                                                            0.10f,
                                                        });

    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const float *output_data = output->data();
    for (size_t i = 0; i < output->numel(); ++i)
        ASSERT_TRUE(std::isfinite(output_data[i])) << "output element " << i;

    const auto grouping_records =
        llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_small_prefill_grouping_calls"});
    ASSERT_FALSE(grouping_records.empty());

    const auto grid_records =
        llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_grouped_prefill_active_expert_grid_calls"});
    ASSERT_FALSE(grid_records.empty());
    EXPECT_EQ(grid_records.front().tags.at("active_expert_slots"), std::to_string(seq_len * top_k));
    EXPECT_EQ(grid_records.front().tags.at("num_experts"), std::to_string(num_experts));
    EXPECT_EQ(grid_records.front().tags.at("tile_m"), "2")
        << "seq_len=4 verifier-style grouped prefill should use the tuned tiny-M tile by default";
    EXPECT_EQ(grid_records.front().tags.at("tile_n"), "64")
        << "compact verifier rows use the small-N expert tile while "
           "max_tokens_per_expert <= 4";
    expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts, 2);

    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, GroupedDecodeMatchesGroupedPrefillForSingleTokenNativeWeights)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedCudaMoEGemmConfig gemm_config;
    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    ASSERT_TRUE(llaminar2::debugEnv().gemm.cuda_moe_prefill_fuse_swiglu)
        << "CUDA grouped prefill fused SwiGLU should stay enabled by default once "
           "production-shaped decode/prefill parity is covered";

    constexpr int seq_len = 1;
    constexpr int top_k = 8;
    constexpr int num_experts = 8;
    constexpr int d_model = 2048;
    constexpr int intermediate = 512;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(static_cast<size_t>(num_experts * 3));
    prepared_weights.reserve(static_cast<size_t>(num_experts * 3));

    auto add_prepared_desc = [&](int rows, int cols, int seed, const char *role, int expected_codebook)
    {
        std::unique_ptr<llaminar2::TensorBase> weight;
        if (expected_codebook == 13)
        {
            weight = llaminar2::test::TestTensorFactory::createIQ2_SRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }
        else
        {
            weight = llaminar2::test::TestTensorFactory::createIQ4_NLRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }
        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.") + role + "." + std::to_string(seed),
            llaminar2::ModelContextId{123000 + static_cast<uint64_t>(seed)}));

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        EXPECT_TRUE(prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
            << "failed to export native descriptor for " << role;
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, expected_codebook);
        return desc;
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        gate_descs.push_back(add_prepared_desc(intermediate, d_model, 3100 + expert, "gate", 13));
        up_descs.push_back(add_prepared_desc(intermediate, d_model, 3200 + expert, "up", 13));
        down_descs.push_back(add_prepared_desc(d_model, intermediate, 3300 + expert, "down", 4));
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    for (int i = 0; i < d_model; ++i)
        hidden_values[static_cast<size_t>(i)] =
            0.017f * static_cast<float>((i % 19) - 9) +
            0.003f * static_cast<float>((i % 7) - 3);
    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto hidden_bf16 = makeBF16Tensor({seq_len, d_model}, hidden_values);
    std::vector<float> narrow_hidden_values(static_cast<size_t>(d_model - 1), 0.05f);
    auto hidden_too_narrow = makeTensor({seq_len, d_model - 1}, narrow_hidden_values);

    const std::array<int, top_k> expert_ids = {0, 1, 2, 3, 4, 5, 6, 7};
    const std::array<float, top_k> expert_weights = {
        0.19f, 0.17f, 0.15f, 0.14f, 0.13f, 0.10f, 0.07f, 0.05f};
    auto routing_indices = makeTensor(
        {seq_len, top_k},
        {static_cast<float>(expert_ids[0]), static_cast<float>(expert_ids[1]),
         static_cast<float>(expert_ids[2]), static_cast<float>(expert_ids[3]),
         static_cast<float>(expert_ids[4]), static_cast<float>(expert_ids[5]),
         static_cast<float>(expert_ids[6]), static_cast<float>(expert_ids[7])});
    auto routing_weights = makeTensor(
        {seq_len, top_k},
        {expert_weights[0], expert_weights[1], expert_weights[2], expert_weights[3],
         expert_weights[4], expert_weights[5], expert_weights[6], expert_weights[7]});

    auto decode_gate0 = makeZeros({intermediate});
    auto decode_gate1 = makeZeros({intermediate});
    auto decode_gate2 = makeZeros({intermediate});
    auto decode_gate3 = makeZeros({intermediate});
    auto decode_gate4 = makeZeros({intermediate});
    auto decode_gate5 = makeZeros({intermediate});
    auto decode_gate6 = makeZeros({intermediate});
    auto decode_gate7 = makeZeros({intermediate});
    auto decode_up0 = makeZeros({intermediate});
    auto decode_up1 = makeZeros({intermediate});
    auto decode_up2 = makeZeros({intermediate});
    auto decode_up3 = makeZeros({intermediate});
    auto decode_up4 = makeZeros({intermediate});
    auto decode_up5 = makeZeros({intermediate});
    auto decode_up6 = makeZeros({intermediate});
    auto decode_up7 = makeZeros({intermediate});
    std::array<llaminar2::ITensor *, top_k> gate_outputs = {
        decode_gate0.get(), decode_gate1.get(), decode_gate2.get(), decode_gate3.get(),
        decode_gate4.get(), decode_gate5.get(), decode_gate6.get(), decode_gate7.get()};
    std::array<llaminar2::ITensor *, top_k> up_outputs = {
        decode_up0.get(), decode_up1.get(), decode_up2.get(), decode_up3.get(),
        decode_up4.get(), decode_up5.get(), decode_up6.get(), decode_up7.get()};
    auto decode_output = makeZeros({d_model});

    cudaGetLastError();
    EXPECT_FALSE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
        hidden_bf16.get(), expert_ids.data(), gateup_table, top_k,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate));
    EXPECT_FALSE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
        hidden_too_narrow.get(), expert_ids.data(), gateup_table, top_k,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    EXPECT_EQ(cudaGetLastError(), cudaSuccess);

    ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
        hidden.get(), expert_ids.data(), gateup_table, top_k,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromTable(
        gate_outputs.data(), up_outputs.data(), expert_ids.data(), expert_weights.data(),
        down_table, top_k, decode_output.get(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    std::vector<float> decode_values(
        decode_output->data(),
        decode_output->data() + decode_output->numel());

    gemm_config.set(
        /*gateup_kpart=*/false,
        /*gateup_kparts=*/16,
        /*down_kpart=*/false,
        /*down_kparts=*/16);
    auto serial_gate0 = makeZeros({intermediate});
    auto serial_gate1 = makeZeros({intermediate});
    auto serial_gate2 = makeZeros({intermediate});
    auto serial_gate3 = makeZeros({intermediate});
    auto serial_gate4 = makeZeros({intermediate});
    auto serial_gate5 = makeZeros({intermediate});
    auto serial_gate6 = makeZeros({intermediate});
    auto serial_gate7 = makeZeros({intermediate});
    auto serial_up0 = makeZeros({intermediate});
    auto serial_up1 = makeZeros({intermediate});
    auto serial_up2 = makeZeros({intermediate});
    auto serial_up3 = makeZeros({intermediate});
    auto serial_up4 = makeZeros({intermediate});
    auto serial_up5 = makeZeros({intermediate});
    auto serial_up6 = makeZeros({intermediate});
    auto serial_up7 = makeZeros({intermediate});
    std::array<llaminar2::ITensor *, top_k> serial_gate_outputs = {
        serial_gate0.get(), serial_gate1.get(), serial_gate2.get(), serial_gate3.get(),
        serial_gate4.get(), serial_gate5.get(), serial_gate6.get(), serial_gate7.get()};
    std::array<llaminar2::ITensor *, top_k> serial_up_outputs = {
        serial_up0.get(), serial_up1.get(), serial_up2.get(), serial_up3.get(),
        serial_up4.get(), serial_up5.get(), serial_up6.get(), serial_up7.get()};
    auto serial_decode_output = makeZeros({d_model});
    ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
        hidden.get(), expert_ids.data(), gateup_table, top_k,
        serial_gate_outputs.data(), serial_up_outputs.data(), d_model, intermediate));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromTable(
        serial_gate_outputs.data(), serial_up_outputs.data(), expert_ids.data(), expert_weights.data(),
        down_table, top_k, serial_decode_output.get(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    std::vector<float> serial_decode_values(
        serial_decode_output->data(),
        serial_decode_output->data() + serial_decode_output->numel());

    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);

    auto prefill_output = makeZeros({seq_len, d_model});
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), prefill_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    std::vector<float> prefill_values(
        prefill_output->data(),
        prefill_output->data() + prefill_output->numel());

    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
    auto split_prefill_output = makeZeros({seq_len, d_model});
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), split_prefill_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    std::vector<float> split_prefill_values(
        split_prefill_output->data(),
        split_prefill_output->data() + split_prefill_output->numel());

    expectVectorsClose(serial_decode_values, split_prefill_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectVectorsClose(prefill_values, split_prefill_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectVectorsClose(serial_decode_values, prefill_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectVectorsClose(decode_values, serial_decode_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectVectorsClose(decode_values, prefill_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
#endif
}

TEST_F(Test__CUDAMoEKernel, RuntimeGroupedDecodeFusedMatchesTwoStepAndGraphReplays)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEGemmConfig gemm_config;
    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);
    llaminar2::PerfStatsCollector::reset();

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int seq_len = 1;
    constexpr int top_k = 8;
    constexpr int num_experts = 8;
    constexpr int d_model = 512;
    constexpr int intermediate = 256;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(static_cast<size_t>(num_experts * 3));
    prepared_weights.reserve(static_cast<size_t>(num_experts * 3));

    auto add_prepared_desc = [&](int rows, int cols, int seed, const char *role, int expected_codebook)
    {
        std::unique_ptr<llaminar2::TensorBase> weight;
        if (expected_codebook == 13)
        {
            weight = llaminar2::test::TestTensorFactory::createIQ2_SRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }
        else
        {
            weight = llaminar2::test::TestTensorFactory::createIQ4_NLRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }
        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.runtime_fused.") + role + "." + std::to_string(seed),
            llaminar2::ModelContextId{620000 + static_cast<uint64_t>(seed)}));

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        EXPECT_TRUE(prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
            << "failed to export native descriptor for " << role;
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, expected_codebook);
        return desc;
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        gate_descs.push_back(add_prepared_desc(intermediate, d_model, 5100 + expert, "gate", 13));
        up_descs.push_back(add_prepared_desc(intermediate, d_model, 5200 + expert, "up", 13));
        down_descs.push_back(add_prepared_desc(d_model, intermediate, 5300 + expert, "down", 4));
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = device;
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);
    auto *runtime_layer = cuda_table.deviceLayerState(0);
    ASSERT_NE(runtime_layer, nullptr);

    std::vector<float> hidden_values(static_cast<size_t>(d_model));
    std::vector<float> router_values(static_cast<size_t>(num_experts) * static_cast<size_t>(d_model));
    for (int i = 0; i < d_model; ++i)
    {
        hidden_values[static_cast<size_t>(i)] =
            0.011f * static_cast<float>((i % 23) - 11) +
            0.002f * static_cast<float>((i % 5) - 2);
        for (int expert = 0; expert < num_experts; ++expert)
        {
            router_values[static_cast<size_t>(expert) * static_cast<size_t>(d_model) +
                          static_cast<size_t>(i)] =
                0.001f * static_cast<float>((i + 3 * expert) % 17) -
                0.007f * static_cast<float>(expert);
        }
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto router = makeTensor({num_experts, d_model}, router_values);

    auto gate0 = makeZeros({intermediate});
    auto gate1 = makeZeros({intermediate});
    auto gate2 = makeZeros({intermediate});
    auto gate3 = makeZeros({intermediate});
    auto gate4 = makeZeros({intermediate});
    auto gate5 = makeZeros({intermediate});
    auto gate6 = makeZeros({intermediate});
    auto gate7 = makeZeros({intermediate});
    auto up0 = makeZeros({intermediate});
    auto up1 = makeZeros({intermediate});
    auto up2 = makeZeros({intermediate});
    auto up3 = makeZeros({intermediate});
    auto up4 = makeZeros({intermediate});
    auto up5 = makeZeros({intermediate});
    auto up6 = makeZeros({intermediate});
    auto up7 = makeZeros({intermediate});
    std::array<llaminar2::ITensor *, top_k> gate_outputs = {
        gate0.get(), gate1.get(), gate2.get(), gate3.get(),
        gate4.get(), gate5.get(), gate6.get(), gate7.get()};
    std::array<llaminar2::ITensor *, top_k> up_outputs = {
        up0.get(), up1.get(), up2.get(), up3.get(),
        up4.get(), up5.get(), up6.get(), up7.get()};
    auto two_step_output = makeZeros({d_model});
    auto fused_output = makeZeros({d_model});

    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        runtime_layer, hidden.get(), router.get(), d_model, num_experts, top_k,
        true, nullptr, nullptr, /*write_legacy_outputs=*/false, /*update_runtime_histogram=*/false));
    ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromRuntime(
        runtime_layer, hidden.get(), gateup_table, top_k,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromRuntime(
        gate_outputs.data(), up_outputs.data(), runtime_layer, down_table, top_k,
        two_step_output.get(), d_model, intermediate));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDecodeFromRuntime(
        runtime_layer, hidden.get(), gateup_table, down_table, top_k,
        fused_output.get(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    std::vector<float> two_step_values(
        two_step_output->data(),
        two_step_output->data() + two_step_output->numel());
    std::vector<float> fused_values(
        fused_output->data(),
        fused_output->data() + fused_output->numel());
    expectVectorsClose(fused_values, two_step_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_fused = cuda_kernel_->groupedExpertDecodeFromRuntime(
        runtime_layer, hidden.get(), gateup_table, down_table, top_k,
        fused_output.get(), d_model, intermediate);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_fused);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t graph_exec = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&graph_exec, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(graph_exec, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    ASSERT_EQ(cudaGraphExecDestroy(graph_exec), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);

    std::vector<float> replay_values(
        fused_output->data(),
        fused_output->data() + fused_output->numel());
    expectVectorsClose(replay_values, two_step_values,
                       0.9999, 0.006, /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);

    expectGroupedDecodeCounter(
        "cuda_moe_grouped_decode_fused_calls", "runtime", top_k, d_model, intermediate,
        "fused_block_down");
    expectFusedDecodeSubkernelTimer(
        "cuda_moe_fused_decode_hidden_quantize", top_k, d_model, intermediate);
    expectFusedDecodeSubkernelTimer(
        "cuda_moe_fused_decode_gateup_kpart", top_k, d_model, intermediate);
    expectFusedDecodeSubkernelTimer(
        "cuda_moe_fused_decode_swiglu_quantize", top_k, d_model, intermediate);
    expectFusedDecodeSubkernelTimer(
        "cuda_moe_fused_decode_down_warp_reduce", top_k, d_model, intermediate);
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, RuntimeRouteSelectAndFusedDecodeCaptureWithLargeExpertTable)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedCudaMoEGemmConfig gemm_config;
    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int seq_len = 1;
    constexpr int top_k = 8;
    constexpr int num_experts = 256;
    constexpr int d_model = 32;
    constexpr int intermediate = 32;
    constexpr size_t descriptor_bytes = 4096;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        EXPECT_EQ(cudaMemsetAsync(payloads.back().get(), 0, descriptor_bytes, stream_), cudaSuccess);

        const int scale_count = rows * (cols / 32);
        std::vector<uint16_t> host_scales(static_cast<size_t>(scale_count), 0x3c00u);
        EXPECT_EQ(cudaMemcpyAsync(scales.back().get(), host_scales.data(),
                                  host_scales.size() * sizeof(uint16_t),
                                  cudaMemcpyHostToDevice, stream_),
                  cudaSuccess);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        gate_descs.push_back(add_desc(intermediate, d_model));
        up_descs.push_back(add_desc(intermediate, d_model));
        down_descs.push_back(add_desc(d_model, intermediate));
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = device;
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);
    auto *runtime_layer = cuda_table.deviceLayerState(0);
    ASSERT_NE(runtime_layer, nullptr);

    std::vector<float> hidden_values(static_cast<size_t>(d_model), 1.0f);
    std::vector<float> router_values(static_cast<size_t>(num_experts) * static_cast<size_t>(d_model));
    for (int expert = 0; expert < num_experts; ++expert)
    {
        const float value = static_cast<float>(expert + 1) * 0.001f;
        for (int i = 0; i < d_model; ++i)
            router_values[static_cast<size_t>(expert) * d_model + i] = value;
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto router = makeTensor({num_experts, d_model}, router_values);
    auto route_indices = makeZeros({top_k});
    auto route_weights = makeZeros({top_k});
    auto output = makeZeros({d_model});

    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        runtime_layer, hidden.get(), router.get(), d_model, num_experts, top_k,
        true, route_indices.get(), route_weights.get(),
        /*write_legacy_outputs=*/true, /*update_runtime_histogram=*/true));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDecodeFromRuntime(
        runtime_layer, hidden.get(), gateup_table, down_table, top_k,
        output.get(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    bool captured_route = false;
    bool captured_fused = false;
    {
        llaminar2::GraphCaptureGuard capture_guard(/*host_bookkeeping=*/true);
        captured_route = cuda_kernel_->decodeRouteSelect(
            runtime_layer, hidden.get(), router.get(), d_model, num_experts, top_k,
            true, route_indices.get(), route_weights.get(),
            /*write_legacy_outputs=*/true, /*update_runtime_histogram=*/true);
        captured_fused = cuda_kernel_->groupedExpertDecodeFromRuntime(
            runtime_layer, hidden.get(), gateup_table, down_table, top_k,
            output.get(), d_model, intermediate);
    }
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_route);
    EXPECT_TRUE(captured_fused);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t graph_exec = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&graph_exec, graph, nullptr, nullptr, 0), cudaSuccess);
    for (int replay = 0; replay < 3; ++replay)
        ASSERT_EQ(cudaGraphLaunch(graph_exec, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    llaminar2::DeviceMoELayerRuntime host_runtime{};
    ASSERT_EQ(cudaMemcpy(&host_runtime, runtime_layer, sizeof(host_runtime), cudaMemcpyDeviceToHost),
              cudaSuccess);
    for (int k = 0; k < top_k; ++k)
    {
        EXPECT_GE(host_runtime.topk_expert_ids[k], 0);
        EXPECT_LT(host_runtime.topk_expert_ids[k], num_experts);
    }

    const float *output_data = output->data();
    for (size_t i = 0; i < output->numel(); ++i)
        ASSERT_TRUE(std::isfinite(output_data[i])) << "output element " << i;

    ASSERT_EQ(cudaGraphExecDestroy(graph_exec), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, VerifierSmallMPrefillM234MatchesDecodeRowsAndCaptures)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    ScopedCudaMoEGemmConfig gemm_config;
    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);
    llaminar2::PerfStatsCollector::reset();

    constexpr int top_k = 8;
    constexpr int num_experts = 32;
    constexpr int d_model = 2048;
    constexpr int intermediate = 512;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(static_cast<size_t>(num_experts * 3));
    prepared_weights.reserve(static_cast<size_t>(num_experts * 3));

    auto add_prepared_desc = [&](int rows, int cols, int seed, const char *role, int expected_codebook)
    {
        std::unique_ptr<llaminar2::TensorBase> weight;
        if (expected_codebook == 13)
        {
            weight = llaminar2::test::TestTensorFactory::createIQ2_SRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }
        else
        {
            weight = llaminar2::test::TestTensorFactory::createIQ4_XSRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }

        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.verifier.") + role + "." + std::to_string(seed),
            llaminar2::ModelContextId{240000 + static_cast<uint64_t>(seed)}));

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        EXPECT_TRUE(prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
            << "failed to export native descriptor for " << role;
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, expected_codebook);
        return desc;
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        gate_descs.push_back(add_prepared_desc(intermediate, d_model, 4100 + expert, "gate", 13));
        up_descs.push_back(add_prepared_desc(intermediate, d_model, 4200 + expert, "up", 13));
        down_descs.push_back(add_prepared_desc(d_model, intermediate, 4300 + expert, "down", 4));
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    auto make_hidden_values = [](int seq_len)
    {
        std::vector<float> values(static_cast<size_t>(seq_len) * d_model);
        for (size_t i = 0; i < values.size(); ++i)
        {
            values[i] =
                0.013f * static_cast<float>(static_cast<int>(i % 29) - 14) +
                0.002f * static_cast<float>(static_cast<int>((i / 7) % 11) - 5);
        }
        return values;
    };

    auto make_routing_indices = [](int seq_len)
    {
        std::vector<float> values(static_cast<size_t>(seq_len) * top_k);
        for (int row = 0; row < seq_len; ++row)
        {
            for (int k = 0; k < top_k; ++k)
            {
                // Keep each token's top-k expert ids unique, as the production
                // router does, while repeating experts across verifier rows.
                // That creates unused active-expert grid slots without relying
                // on impossible same-token duplicate top-k semantics.
                const int expert = (k + ((row & 1) ? 4 : 0)) % num_experts;
                values[static_cast<size_t>(row) * top_k + k] = static_cast<float>(expert);
            }
        }
        return values;
    };

    auto make_routing_weights = [](int seq_len)
    {
        std::vector<float> values(static_cast<size_t>(seq_len) * top_k);
        for (int row = 0; row < seq_len; ++row)
        {
            float sum = 0.0f;
            for (int k = 0; k < top_k; ++k)
            {
                const float weight = 0.05f + 0.01f * static_cast<float>((row + k) % top_k);
                values[static_cast<size_t>(row) * top_k + k] = weight;
                sum += weight;
            }
            for (int k = 0; k < top_k; ++k)
                values[static_cast<size_t>(row) * top_k + k] /= sum;
        }
        return values;
    };

    auto expect_prefill_record = [&](int seq_len, int expected_tile_m)
    {
        const auto records =
            llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_grouped_prefill_active_expert_grid_calls"});
        const int total_slots = seq_len * top_k;
        const int active_slots = std::min(total_slots, num_experts);
        const std::string expected_total_slots = std::to_string(total_slots);
        const std::string expected_active_slots = std::to_string(active_slots);
        const std::string expected_num_experts = std::to_string(num_experts);
        const std::string expected_tile = std::to_string(expected_tile_m);
        const std::string expected_tile_n =
            std::to_string((active_slots > 0 && seq_len <= 4) ? 64 : 128);
        const auto it = std::find_if(
            records.begin(),
            records.end(),
            [&](const llaminar2::PerfStatRecord &record)
            {
                auto tag_equals = [&](const char *key, const std::string &value)
                {
                    const auto tag = record.tags.find(key);
                    return tag != record.tags.end() && tag->second == value;
                };
                return tag_equals("total_slots", expected_total_slots) &&
                       tag_equals("active_expert_slots", expected_active_slots) &&
                       tag_equals("num_experts", expected_num_experts) &&
                       tag_equals("tile_m", expected_tile) &&
                       tag_equals("tile_n", expected_tile_n);
            });
        ASSERT_NE(it, records.end()) << "missing verifier small-M prefill counter for seq_len="
                                     << seq_len << " tile_m=" << expected_tile_m;
    };

    for (int seq_len : {2, 3, 4})
    {
        const auto hidden_values = make_hidden_values(seq_len);
        const auto routing_indices_values = make_routing_indices(seq_len);
        const auto routing_weights_values = make_routing_weights(seq_len);
        auto unique_routes = routing_indices_values;
        std::sort(unique_routes.begin(), unique_routes.end());
        unique_routes.erase(std::unique(unique_routes.begin(), unique_routes.end()), unique_routes.end());
        ASSERT_LT(unique_routes.size(), routing_indices_values.size())
            << "This regression must exercise repeated experts across rows and unused verifier grid slots";
        for (int row = 0; row < seq_len; ++row)
        {
            std::vector<float> row_routes(
                routing_indices_values.begin() + static_cast<ptrdiff_t>(row) * top_k,
                routing_indices_values.begin() + static_cast<ptrdiff_t>(row + 1) * top_k);
            std::sort(row_routes.begin(), row_routes.end());
            row_routes.erase(std::unique(row_routes.begin(), row_routes.end()), row_routes.end());
            ASSERT_EQ(row_routes.size(), static_cast<size_t>(top_k))
                << "Production top-k routes should be unique within a token row";
        }

        auto hidden = makeTensor({static_cast<size_t>(seq_len), d_model}, hidden_values);
        auto routing_indices = makeTensor({static_cast<size_t>(seq_len), top_k}, routing_indices_values);
        auto routing_weights = makeTensor({static_cast<size_t>(seq_len), top_k}, routing_weights_values);
        auto prefill_output = makeZeros({static_cast<size_t>(seq_len), d_model});
        auto split_prefill_output = makeZeros({static_cast<size_t>(seq_len), d_model});

        prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
        ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
            routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k));
        ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
            hidden.get(), prefill_output.get(), gateup_table, down_table,
            seq_len, d_model, intermediate, num_experts, top_k));
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

        std::vector<float> prefill_values(
            prefill_output->data(),
            prefill_output->data() + prefill_output->numel());

        prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
        ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
            routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k));
        ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
            hidden.get(), split_prefill_output.get(), gateup_table, down_table,
            seq_len, d_model, intermediate, num_experts, top_k));
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
        std::vector<float> split_prefill_values(
            split_prefill_output->data(),
            split_prefill_output->data() + split_prefill_output->numel());

        // The small-M verifier sweep compares two native-quantized prefill routes:
        // fused SwigLU+quantize and split SwigLU then quantize. They should stay
        // inside the same tolerance we require against row-wise decode.
        expectVectorsClose(prefill_values, split_prefill_values,
                           0.9999, 0.006,
                           /*row_width=*/d_model,
                           /*min_row_cosine=*/0.9998,
                           /*max_row_relative_l2=*/0.008,
                           /*max_row_kl=*/1.0e-4);
        expectPrefillSwiGLUPathRecord("split", seq_len, top_k, num_experts, 2);
        prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);

        std::vector<float> rowwise_decode_values;
        rowwise_decode_values.reserve(prefill_values.size());

        for (int row = 0; row < seq_len; ++row)
        {
            const auto row_begin = hidden_values.begin() + static_cast<ptrdiff_t>(row) * d_model;
            std::vector<float> row_hidden_values(row_begin, row_begin + d_model);
            auto row_hidden = makeTensor({1, d_model}, row_hidden_values);

            std::array<int, top_k> expert_ids = {};
            std::array<float, top_k> expert_weights = {};
            for (int k = 0; k < top_k; ++k)
            {
                const size_t slot = static_cast<size_t>(row) * top_k + k;
                expert_ids[static_cast<size_t>(k)] = static_cast<int>(routing_indices_values[slot]);
                expert_weights[static_cast<size_t>(k)] = routing_weights_values[slot];
            }

            std::array<std::shared_ptr<llaminar2::FP32Tensor>, top_k> gate_owned;
            std::array<std::shared_ptr<llaminar2::FP32Tensor>, top_k> up_owned;
            std::array<llaminar2::ITensor *, top_k> gate_outputs = {};
            std::array<llaminar2::ITensor *, top_k> up_outputs = {};
            for (int k = 0; k < top_k; ++k)
            {
                gate_owned[static_cast<size_t>(k)] = makeZeros({intermediate});
                up_owned[static_cast<size_t>(k)] = makeZeros({intermediate});
                gate_outputs[static_cast<size_t>(k)] = gate_owned[static_cast<size_t>(k)].get();
                up_outputs[static_cast<size_t>(k)] = up_owned[static_cast<size_t>(k)].get();
            }

            auto decode_output = makeZeros({d_model});
            ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
                row_hidden.get(), expert_ids.data(), gateup_table, top_k,
                gate_outputs.data(), up_outputs.data(), d_model, intermediate));
            ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromTable(
                gate_outputs.data(), up_outputs.data(), expert_ids.data(), expert_weights.data(),
                down_table, top_k, decode_output.get(), d_model, intermediate));
            ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

            rowwise_decode_values.insert(
                rowwise_decode_values.end(),
                decode_output->data(),
                decode_output->data() + decode_output->numel());
        }

        expectVectorsClose(prefill_values, rowwise_decode_values,
                           0.9999, 0.006,
                           /*row_width=*/d_model,
                           /*min_row_cosine=*/0.9998,
                           /*max_row_relative_l2=*/0.008,
                           /*max_row_kl=*/1.0e-4);

        ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
        const bool captured_grouping = cuda_kernel_->prepareExpertGroupsAsync(
            routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k);
        const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
            hidden.get(), prefill_output.get(), gateup_table, down_table,
            seq_len, d_model, intermediate, num_experts, top_k);
        cudaGraph_t graph = nullptr;
        const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
        EXPECT_TRUE(captured_grouping);
        EXPECT_TRUE(captured_prefill);
        ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
        ASSERT_NE(graph, nullptr);

        cudaGraphExec_t executable = nullptr;
        ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
        ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
        ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
        ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);

        const float *captured_output = prefill_output->data();
        for (size_t i = 0; i < prefill_output->numel(); ++i)
            ASSERT_TRUE(std::isfinite(captured_output[i])) << "captured output element " << i;

        expect_prefill_record(seq_len, 2);
        expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts,
                                      2,
                                      "kpart_swiglu",
                                      "kpart_prefill",
                                      "token_direct");
    }

    const auto grouping_records =
        llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_small_prefill_grouping_calls"});
    ASSERT_FALSE(grouping_records.empty())
        << "MTP verifier-sized MoE prefill must keep the compact device grouping route";
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, SharedExpertVerifierSmallMPrefillM234MatchesDecodeRowsAndCaptures)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    ScopedCudaMoEGemmConfig gemm_config;
    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);
    llaminar2::PerfStatsCollector::reset();

    constexpr int num_experts = 1;
    constexpr int top_k = 1;
    constexpr int d_model = 256;
    constexpr int intermediate = 256;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(3);
    prepared_weights.reserve(3);

    auto add_prepared_desc = [&](int rows, int cols, int seed, const char *role, int expected_codebook)
    {
        std::unique_ptr<llaminar2::TensorBase> weight;
        if (expected_codebook == 13)
        {
            weight = llaminar2::test::TestTensorFactory::createIQ2_SRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }
        else
        {
            weight = llaminar2::test::TestTensorFactory::createIQ4_XSRandom(
                {static_cast<size_t>(rows), static_cast<size_t>(cols)},
                static_cast<unsigned>(seed));
        }

        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.shared_verifier.") + role,
            llaminar2::ModelContextId{250000 + static_cast<uint64_t>(seed)}));

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        EXPECT_TRUE(prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
            << "failed to export native descriptor for shared " << role;
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, expected_codebook);
        return desc;
    };

    std::array<llaminar2::DeviceNativeVNNIMatrixDesc, num_experts> gate_descs = {
        add_prepared_desc(intermediate, d_model, 5100, "gate", 13)};
    std::array<llaminar2::DeviceNativeVNNIMatrixDesc, num_experts> up_descs = {
        add_prepared_desc(intermediate, d_model, 5200, "up", 13)};
    std::array<llaminar2::DeviceNativeVNNIMatrixDesc, num_experts> down_descs = {
        add_prepared_desc(d_model, intermediate, 5300, "down", 4)};

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    auto make_hidden_values = [](int seq_len)
    {
        std::vector<float> values(static_cast<size_t>(seq_len) * d_model);
        for (size_t i = 0; i < values.size(); ++i)
        {
            values[i] =
                0.011f * static_cast<float>(static_cast<int>(i % 31) - 15) +
                0.003f * static_cast<float>(static_cast<int>((i / 5) % 13) - 6);
        }
        return values;
    };

    auto expect_shared_group_record = [](int seq_len)
    {
        const auto records =
            llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_shared_expert_prefill_group_calls"});
        const std::string expected_seq_len = std::to_string(seq_len);
        const auto it = std::find_if(
            records.begin(),
            records.end(),
            [&](const llaminar2::PerfStatRecord &record)
            {
                auto tag_equals = [&](const char *key, const std::string &value)
                {
                    const auto tag = record.tags.find(key);
                    return tag != record.tags.end() && tag->second == value;
                };
                return record.name == "cuda_moe_shared_expert_prefill_group_calls" &&
                       tag_equals("seq_len", expected_seq_len) &&
                       tag_equals("active_expert_slots", "1") &&
                       tag_equals("top_k", "1");
            });
        ASSERT_NE(it, records.end()) << "missing shared expert prefill group counter seq_len="
                                     << seq_len;
    };

    for (int seq_len : {2, 3, 4})
    {
        const auto hidden_values = make_hidden_values(seq_len);
        auto hidden = makeTensor({static_cast<size_t>(seq_len), d_model}, hidden_values);
        auto prefill_output = makeZeros({static_cast<size_t>(seq_len), d_model});

        ASSERT_TRUE(cuda_kernel_->prepareSharedExpertPrefillGroup(seq_len));
        ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
            hidden.get(), prefill_output.get(), gateup_table, down_table,
            seq_len, d_model, intermediate, num_experts, top_k));
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

        std::vector<float> prefill_values(
            prefill_output->data(),
            prefill_output->data() + prefill_output->numel());

        std::vector<float> rowwise_decode_values;
        rowwise_decode_values.reserve(prefill_values.size());
        constexpr int expert_id = 0;
        constexpr float expert_weight = 1.0f;

        for (int row = 0; row < seq_len; ++row)
        {
            const auto row_begin = hidden_values.begin() + static_cast<ptrdiff_t>(row) * d_model;
            std::vector<float> row_hidden_values(row_begin, row_begin + d_model);
            auto row_hidden = makeTensor({1, d_model}, row_hidden_values);
            auto gate = makeZeros({intermediate});
            auto up = makeZeros({intermediate});
            auto decode_output = makeZeros({d_model});

            std::array<llaminar2::ITensor *, top_k> gate_outputs = {gate.get()};
            std::array<llaminar2::ITensor *, top_k> up_outputs = {up.get()};

            ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
                row_hidden.get(), &expert_id, gateup_table, top_k,
                gate_outputs.data(), up_outputs.data(), d_model, intermediate));
            ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromTable(
                gate_outputs.data(), up_outputs.data(), &expert_id, &expert_weight,
                down_table, top_k, decode_output.get(), d_model, intermediate));
            ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

            rowwise_decode_values.insert(
                rowwise_decode_values.end(),
                decode_output->data(),
                decode_output->data() + decode_output->numel());
        }

        expectVectorsClose(prefill_values, rowwise_decode_values,
                           0.9999, 0.006,
                           /*row_width=*/d_model,
                           /*min_row_cosine=*/0.9998,
                           /*max_row_relative_l2=*/0.008,
                           /*max_row_kl=*/1.0e-4);

        ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
        const bool captured_grouping = cuda_kernel_->prepareSharedExpertPrefillGroup(seq_len);
        const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
            hidden.get(), prefill_output.get(), gateup_table, down_table,
            seq_len, d_model, intermediate, num_experts, top_k);
        cudaGraph_t graph = nullptr;
        const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
        EXPECT_TRUE(captured_grouping);
        EXPECT_TRUE(captured_prefill);
        ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
        ASSERT_NE(graph, nullptr);

        cudaGraphExec_t executable = nullptr;
        ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
        ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
        ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
        ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);

        expect_shared_group_record(seq_len);
        constexpr int kExpectedSharedExpertTileM = 2;
        expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts,
                                      kExpectedSharedExpertTileM,
                                      "kpart_swiglu",
                                      "kpart_prefill",
                                      "token_direct",
                                      /*expected_active_expert_slots=*/1);
    }

    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, RoutedOnlyVerifierPrefill_IQ3S_M234MatchesRowByRowDecode)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    /*
     * This is the routed-only companion to the combined shared-expert IQ3_S
     * regression above.  Qwen3.6 MoE production MTP verifier rows often have no
     * shared expert path, so the grouped routed expert pipeline itself must be
     * decode-equivalent for M=2..4 before the graph can publish verifier rows
     * from it.
     */
    constexpr int d_model = 2048;
    constexpr int intermediate = 512;
    constexpr int num_experts = 256;
    constexpr int top_k = 8;
    constexpr int routed_variants = 16;
    const auto device = llaminar2::DeviceId::cuda(0);

    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    ScopedCudaMoEGemmConfig gemm_config;
    gemm_config.set(
        /*gateup_kpart=*/true,
        /*gateup_kparts=*/16,
        /*down_kpart=*/true,
        /*down_kparts=*/16);

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(static_cast<size_t>(routed_variants * 3));
    prepared_weights.reserve(static_cast<size_t>(routed_variants * 3));

    auto add_prepared_iq3 = [&](int rows,
                                int cols,
                                int seed,
                                const char *role) -> llaminar2::ITensorGemm *
    {
        auto weight = llaminar2::test::TestTensorFactory::createIQ3_SRandom(
            {static_cast<size_t>(rows), static_cast<size_t>(cols)},
            static_cast<unsigned>(seed));
        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.qwen36_iq3_routed_verifier.") + role +
                "." + std::to_string(seed),
            llaminar2::ModelContextId{910000 + static_cast<uint64_t>(seed)}));

        auto *kernel = prepared_weights.back().kernel;
        auto *tensor_kernel = dynamic_cast<llaminar2::ITensorKernel *>(kernel);
        if (!tensor_kernel)
            throw std::runtime_error(
                "prepared CUDA IQ3_S routed GEMM must expose an explicit stream contract");
        tensor_kernel->setGPUStream(stream_);
        return kernel;
    };

    struct GemmTriplet
    {
        llaminar2::ITensorGemm *gate = nullptr;
        llaminar2::ITensorGemm *up = nullptr;
        llaminar2::ITensorGemm *down = nullptr;
    };

    std::array<GemmTriplet, routed_variants> routed{};
    for (int variant = 0; variant < routed_variants; ++variant)
    {
        routed[static_cast<size_t>(variant)].gate =
            add_prepared_iq3(intermediate, d_model, 911000 + variant, "routed_gate");
        routed[static_cast<size_t>(variant)].up =
            add_prepared_iq3(intermediate, d_model, 912000 + variant, "routed_up");
        routed[static_cast<size_t>(variant)].down =
            add_prepared_iq3(d_model, intermediate, 913000 + variant, "routed_down");
    }

    auto variant_for_expert = [&](int expert_id) -> size_t
    {
        return static_cast<size_t>(expert_id % routed_variants);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs(
        static_cast<size_t>(num_experts));
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs(
        static_cast<size_t>(num_experts));
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs(
        static_cast<size_t>(num_experts));
    for (int expert = 0; expert < num_experts; ++expert)
    {
        const GemmTriplet &triplet = routed[variant_for_expert(expert)];
        ASSERT_TRUE(triplet.gate->exportNativeVNNIMatrixDesc(
            gate_descs[static_cast<size_t>(expert)]));
        ASSERT_TRUE(triplet.up->exportNativeVNNIMatrixDesc(
            up_descs[static_cast<size_t>(expert)]));
        ASSERT_TRUE(triplet.down->exportNativeVNNIMatrixDesc(
            down_descs[static_cast<size_t>(expert)]));
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    auto make_hidden = [](int seq_len)
    {
        auto hidden = llaminar2::test::TestTensorFactory::createFP32(
            {static_cast<size_t>(seq_len), static_cast<size_t>(d_model)});
        for (size_t i = 0; i < hidden->numel(); ++i)
        {
            hidden->mutable_data()[i] =
                0.013f * static_cast<float>(static_cast<int>(i % 43) - 21) +
                0.004f * static_cast<float>(static_cast<int>((i / 17) % 19) - 9);
        }
        return hidden;
    };

    auto make_routes = [](int seq_len, std::vector<float> &indices, std::vector<float> &weights)
    {
        static constexpr std::array<int, top_k * 4> kExperts = {
            0, 13, 41, 96, 131, 159, 220, 238,
            3, 17, 42, 99, 144, 171, 221, 251,
            0, 17, 43, 96, 145, 159, 223, 251,
            5, 13, 42, 101, 131, 173, 220, 239};
        indices.resize(static_cast<size_t>(seq_len * top_k));
        weights.resize(static_cast<size_t>(seq_len * top_k));
        for (int row = 0; row < seq_len; ++row)
        {
            float sum = 0.0f;
            for (int route = 0; route < top_k; ++route)
            {
                const int slot = row * top_k + route;
                indices[static_cast<size_t>(slot)] =
                    static_cast<float>(kExperts[static_cast<size_t>(slot)]);
                weights[static_cast<size_t>(slot)] =
                    0.09f + 0.013f * static_cast<float>((slot * 5 + 3) % 11);
                sum += weights[static_cast<size_t>(slot)];
            }
            for (int route = 0; route < top_k; ++route)
            {
                const int slot = row * top_k + route;
                weights[static_cast<size_t>(slot)] /= sum;
            }
        }
    };

    for (int seq_len : {2, 3, 4})
    {
        auto hidden = make_hidden(seq_len);
        ASSERT_TRUE(hidden->ensureOnDevice(device, stream_));

        std::vector<float> route_indices;
        std::vector<float> route_weights;
        make_routes(seq_len, route_indices, route_weights);
        auto routing_indices = llaminar2::test::TestTensorFactory::createFP32(
            {static_cast<size_t>(seq_len), static_cast<size_t>(top_k)});
        auto routing_weights = llaminar2::test::TestTensorFactory::createFP32(
            {static_cast<size_t>(seq_len), static_cast<size_t>(top_k)});
        std::copy(route_indices.begin(), route_indices.end(), routing_indices->mutable_data());
        std::copy(route_weights.begin(), route_weights.end(), routing_weights->mutable_data());
        ASSERT_TRUE(routing_indices->ensureOnDevice(device, stream_));
        ASSERT_TRUE(routing_weights->ensureOnDevice(device, stream_));

        std::vector<float> row_by_row_expected(
            static_cast<size_t>(seq_len) * static_cast<size_t>(d_model));
        for (int row = 0; row < seq_len; ++row)
        {
            auto hidden_row = llaminar2::test::TestTensorFactory::createFP32(
                {1u, static_cast<size_t>(d_model)});
            std::copy(hidden->data() + static_cast<size_t>(row) * d_model,
                      hidden->data() + static_cast<size_t>(row + 1) * d_model,
                      hidden_row->mutable_data());
            ASSERT_TRUE(hidden_row->ensureOnDevice(device, stream_));

            std::array<int, top_k> expert_ids = {};
            std::array<float, top_k> expert_weights = {};
            for (int route = 0; route < top_k; ++route)
            {
                const int slot = row * top_k + route;
                expert_ids[static_cast<size_t>(route)] =
                    static_cast<int>(route_indices[static_cast<size_t>(slot)]);
                expert_weights[static_cast<size_t>(route)] =
                    route_weights[static_cast<size_t>(slot)];
            }

            std::array<std::shared_ptr<llaminar2::FP32Tensor>, top_k> gate_owned;
            std::array<std::shared_ptr<llaminar2::FP32Tensor>, top_k> up_owned;
            std::array<llaminar2::ITensor *, top_k> gate_outputs = {};
            std::array<llaminar2::ITensor *, top_k> up_outputs = {};
            for (int route = 0; route < top_k; ++route)
            {
                gate_owned[static_cast<size_t>(route)] =
                    llaminar2::test::TestTensorFactory::createFP32(
                        {1u, static_cast<size_t>(intermediate)});
                up_owned[static_cast<size_t>(route)] =
                    llaminar2::test::TestTensorFactory::createFP32(
                        {1u, static_cast<size_t>(intermediate)});
                ASSERT_TRUE(gate_owned[static_cast<size_t>(route)]->ensureOnDevice(device, stream_));
                ASSERT_TRUE(up_owned[static_cast<size_t>(route)]->ensureOnDevice(device, stream_));
                gate_outputs[static_cast<size_t>(route)] = gate_owned[static_cast<size_t>(route)].get();
                up_outputs[static_cast<size_t>(route)] = up_owned[static_cast<size_t>(route)].get();
            }

            auto decode_output = llaminar2::test::TestTensorFactory::createFP32(
                {1u, static_cast<size_t>(d_model)});
            ASSERT_TRUE(decode_output->ensureOnDevice(device, stream_));
            ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
                hidden_row.get(), expert_ids.data(), gateup_table, top_k,
                gate_outputs.data(), up_outputs.data(), d_model, intermediate));
            ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromTable(
                gate_outputs.data(), up_outputs.data(), expert_ids.data(), expert_weights.data(),
                down_table, top_k, decode_output.get(), d_model, intermediate));
            ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
            decode_output->transitionTo(
                llaminar2::TensorCoherenceState::DEVICE_AUTHORITATIVE,
                device);
            std::copy(decode_output->data(),
                      decode_output->data() + d_model,
                      row_by_row_expected.begin() + static_cast<size_t>(row) * d_model);
        }

        auto grouped_output = llaminar2::test::TestTensorFactory::createFP32(
            {static_cast<size_t>(seq_len), static_cast<size_t>(d_model)});
        ASSERT_TRUE(grouped_output->ensureOnDevice(device, stream_));
        ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
            routing_indices.get(), routing_weights.get(), seq_len, num_experts, top_k));
        ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
            hidden.get(),
            grouped_output.get(),
            gateup_table,
            down_table,
            seq_len,
            d_model,
            intermediate,
            num_experts,
            top_k));
        ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
        grouped_output->transitionTo(
            llaminar2::TensorCoherenceState::DEVICE_AUTHORITATIVE,
            device);

        expectVectorsClose(
            std::vector<float>(grouped_output->data(),
                               grouped_output->data() + grouped_output->numel()),
            row_by_row_expected,
            0.9999,
            0.006,
            /*row_width=*/d_model,
            /*min_row_cosine=*/0.9998,
            /*max_row_relative_l2=*/0.008,
            /*max_row_kl=*/1.0e-4);
    }
#endif
}

TEST_F(Test__CUDAMoEKernel, FixedTopologyRuntimeGroupedPrefillLargeAllExpertPathCapturesAndReplays)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    llaminar2::PerfStatsCollector::reset();

    constexpr int seq_len = 33;
    constexpr int top_k = 2;
    constexpr int num_experts = 128;
    constexpr int d_model = 32;
    constexpr int intermediate = 32;
    constexpr size_t descriptor_bytes = 4096;

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        EXPECT_EQ(cudaMemsetAsync(payloads.back().get(), 0, descriptor_bytes, stream_), cudaSuccess);

        const int scale_count = rows * (cols / 32);
        std::vector<uint16_t> host_scales(static_cast<size_t>(scale_count), 0x3c00u);
        EXPECT_EQ(cudaMemcpyAsync(scales.back().get(), host_scales.data(),
                                  host_scales.size() * sizeof(uint16_t),
                                  cudaMemcpyHostToDevice, stream_),
                  cudaSuccess);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    down_descs.reserve(num_experts);
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        down_descs.push_back(add_desc(d_model, intermediate));
        gate_descs.push_back(add_desc(intermediate, d_model));
        up_descs.push_back(add_desc(intermediate, d_model));
    }

    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);
    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.01f * static_cast<float>(static_cast<int>(i % 17) - 8);

    std::vector<float> routing_indices(static_cast<size_t>(seq_len) * top_k);
    std::vector<float> routing_weights(static_cast<size_t>(seq_len) * top_k);
    for (int slot = 0; slot < seq_len * top_k; ++slot)
    {
        routing_indices[static_cast<size_t>(slot)] =
            static_cast<float>((slot * 17 + 5) % num_experts);
        routing_weights[static_cast<size_t>(slot)] =
            (slot % top_k == 0) ? 0.625f : 0.375f;
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto output = makeZeros({seq_len, d_model});
    auto routing_tensor = makeTensor({seq_len, top_k}, routing_indices);
    auto weights_tensor = makeTensor({seq_len, top_k}, routing_weights);

    // Warmup allocates grouping/prefill scratch and pins tensor residency before capture.
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const auto active_grid_records =
        llaminar2::PerfStatsCollector::snapshot({"kernel.cuda_moe_grouped_prefill_active_expert_grid_calls"});
    EXPECT_TRUE(active_grid_records.empty())
        << "large prompt prefill must stay on the serial grouped-by-expert path; "
           "the active-expert grid is only for verifier-sized MTP prefill";
    expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts, 16,
                                  "serial", "serial", "row_ordered",
                                  /*expected_active_expert_slots=*/0);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_grouping = cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k);
    const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_grouping);
    EXPECT_TRUE(captured_prefill);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const float *output_data = output->data();
    for (size_t i = 0; i < output->numel(); ++i)
        ASSERT_TRUE(std::isfinite(output_data[i])) << "output element " << i;

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, FixedTopologyRuntimeGroupedPrefillGraphReplayClearsInvalidPaddedRouteMappings)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);

    constexpr int seq_len = 33;
    constexpr int real_seq_len = 29;
    constexpr int top_k = 2;
    constexpr int num_experts = 128;
    constexpr int d_model = 32;
    constexpr int intermediate = 32;
    constexpr size_t descriptor_bytes = 4096;
    const auto device = llaminar2::DeviceId::cuda(0);
    static_assert(seq_len * top_k > 64, "test must use the all-expert prefill grouping path");

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        EXPECT_EQ(cudaMemsetAsync(payloads.back().get(), 0x11, descriptor_bytes, stream_), cudaSuccess);

        const int scale_count = rows * (cols / 32);
        std::vector<uint16_t> host_scales(static_cast<size_t>(scale_count), 0x3c00u);
        EXPECT_EQ(cudaMemcpyAsync(scales.back().get(), host_scales.data(),
                                  host_scales.size() * sizeof(uint16_t),
                                  cudaMemcpyHostToDevice, stream_),
                  cudaSuccess);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    down_descs.reserve(num_experts);
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        down_descs.push_back(add_desc(d_model, intermediate));
        gate_descs.push_back(add_desc(intermediate, d_model));
        up_descs.push_back(add_desc(intermediate, d_model));
    }

    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);
    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
        hidden_values[i] = 0.015f * static_cast<float>(static_cast<int>(i % 23) - 11);

    std::vector<float> routing_indices(static_cast<size_t>(seq_len) * top_k);
    std::vector<float> routing_weights(static_cast<size_t>(seq_len) * top_k);
    auto fill_routes = [&](bool mask_tail)
    {
        for (int row = 0; row < seq_len; ++row)
        {
            for (int k = 0; k < top_k; ++k)
            {
                const int slot = row * top_k + k;
                if (mask_tail && row >= real_seq_len)
                {
                    routing_indices[static_cast<size_t>(slot)] = -1.0f;
                    routing_weights[static_cast<size_t>(slot)] = 0.0f;
                }
                else
                {
                    routing_indices[static_cast<size_t>(slot)] =
                        static_cast<float>((row * 17 + k * 29 + 3) % num_experts);
                    routing_weights[static_cast<size_t>(slot)] = (k == 0) ? 0.75f : 0.25f;
                }
            }
        }
    };

    fill_routes(/*mask_tail=*/false);
    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto routing_tensor = makeTensor({seq_len, top_k}, routing_indices);
    auto weights_tensor = makeTensor({seq_len, top_k}, routing_weights);
    auto output = makeZeros({seq_len, d_model});
    ASSERT_TRUE(hidden->ensureOnDevice(device, stream_));
    ASSERT_TRUE(routing_tensor->ensureOnDevice(device, stream_));
    ASSERT_TRUE(weights_tensor->ensureOnDevice(device, stream_));
    ASSERT_TRUE(output->ensureOnDevice(device, stream_));

    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_grouping = cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k);
    const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_grouping);
    EXPECT_TRUE(captured_prefill);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    fill_routes(/*mask_tail=*/true);
    std::copy(routing_indices.begin(), routing_indices.end(), routing_tensor->mutable_data());
    std::copy(routing_weights.begin(), routing_weights.end(), weights_tensor->mutable_data());
    std::fill(output->mutable_data(), output->mutable_data() + output->numel(), 77.0f);
    ASSERT_TRUE(routing_tensor->ensureOnDevice(device, stream_));
    ASSERT_TRUE(weights_tensor->ensureOnDevice(device, stream_));
    ASSERT_TRUE(output->ensureOnDevice(device, stream_));

    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    output->transitionTo(llaminar2::TensorCoherenceState::DEVICE_AUTHORITATIVE, device);

    const float *output_data = output->data();
    int nonzero_real_rows = 0;
    for (int row = 0; row < real_seq_len; ++row)
    {
        double row_norm = 0.0;
        for (int col = 0; col < d_model; ++col)
            row_norm += std::abs(output_data[static_cast<size_t>(row) * d_model + col]);
        if (row_norm > 1.0e-6)
            ++nonzero_real_rows;
    }
    EXPECT_GT(nonzero_real_rows, 0)
        << "replayed graph did not produce any nonzero real rows";
    for (int row = real_seq_len; row < seq_len; ++row)
    {
        for (int col = 0; col < d_model; ++col)
        {
            const size_t idx = static_cast<size_t>(row) * d_model + col;
            EXPECT_EQ(output_data[idx], 0.0f)
                << "padded row " << row << " col " << col
                << " reused stale grouped route mapping";
        }
    }

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
#endif
}

TEST_F(Test__CUDAMoEKernel, FixedTopologyRuntimeGroupedPrefillQ8FusedMatchesSplitUnderGraphReplay)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    llaminar2::PerfStatsCollector::reset();

    constexpr int seq_len = 64;
    constexpr int top_k = 8;
    constexpr int num_experts = 256;
    constexpr int d_model = 2048;
    constexpr int intermediate = 512;
    constexpr int q8_codebook = 19;
    const auto device = llaminar2::DeviceId::cuda(0);

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(3);
    prepared_weights.reserve(3);

    auto add_prepared_q8_desc = [&](int rows, int cols, int seed, const char *role)
    {
        auto weight = llaminar2::test::TestTensorFactory::createQ8_0Random(
            {static_cast<size_t>(rows), static_cast<size_t>(cols)},
            static_cast<unsigned>(seed));
        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.large_q8_prefill.") + role + "." + std::to_string(seed),
            llaminar2::ModelContextId{910000 + static_cast<uint64_t>(seed)}));

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        EXPECT_TRUE(prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
            << "failed to export Q8_0 native descriptor for " << role;
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, q8_codebook);
        return desc;
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    const auto gate_desc = add_prepared_q8_desc(intermediate, d_model, 5100, "gate");
    const auto up_desc = add_prepared_q8_desc(intermediate, d_model, 5200, "up");
    const auto down_desc = add_prepared_q8_desc(d_model, intermediate, 5300, "down");
    for (int expert = 0; expert < num_experts; ++expert)
    {
        gate_descs.push_back(gate_desc);
        up_descs.push_back(up_desc);
        down_descs.push_back(down_desc);
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    for (size_t i = 0; i < hidden_values.size(); ++i)
    {
        hidden_values[i] =
            0.0105f * static_cast<float>(static_cast<int>(i % 31) - 15) +
            0.0025f * static_cast<float>(static_cast<int>((i / 13) % 17) - 8);
    }

    std::vector<float> routing_indices(static_cast<size_t>(seq_len) * top_k);
    std::vector<float> routing_weights(static_cast<size_t>(seq_len) * top_k);
    for (int row = 0; row < seq_len; ++row)
    {
        float sum = 0.0f;
        for (int k = 0; k < top_k; ++k)
        {
            routing_indices[static_cast<size_t>(row) * top_k + k] =
                static_cast<float>((row * 13 + k * 17 + 3) % num_experts);
            const float weight = 0.04f + 0.01f * static_cast<float>((row + 3 * k) % top_k);
            routing_weights[static_cast<size_t>(row) * top_k + k] = weight;
            sum += weight;
        }
        for (int k = 0; k < top_k; ++k)
            routing_weights[static_cast<size_t>(row) * top_k + k] /= sum;
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto routing_tensor = makeTensor({seq_len, top_k}, routing_indices);
    auto weights_tensor = makeTensor({seq_len, top_k}, routing_weights);

    auto split_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), split_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    const std::vector<float> split_values(
        split_output->data(),
        split_output->data() + split_output->numel());

    auto fused_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);

    // Warm once outside capture to bind all workspace slices and tensor residency.
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), fused_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_grouping = cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k);
    const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), fused_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_grouping);
    EXPECT_TRUE(captured_prefill);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const std::vector<float> fused_values(
        fused_output->data(),
        fused_output->data() + fused_output->numel());

    // This is the large-prompt all-expert route used by bucketed prefill graphs.
    // It must be as decode-stable as the split gate/up -> SwiGLU oracle because
    // captured prefill buckets are reused across long-context E2E requests.
    expectVectorsClose(fused_values, split_values,
                       0.9999, 0.006,
                       /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts,
                                  16,
                                  "serial",
                                  "serial",
                                  "row_ordered",
                                  /*expected_active_expert_slots=*/0);

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, FixedTopologyRuntimeGroupedPrefillIQ3SFusedMatchesSplitUnderGraphReplay)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    llaminar2::PerfStatsCollector::reset();

    constexpr int seq_len = 1536;
    constexpr int top_k = 8;
    constexpr int num_experts = 256;
    constexpr int d_model = 2048;
    constexpr int intermediate = 512;
    constexpr int iq3s_codebook = 11;
    constexpr int expert_variants = 16;
    const auto device = llaminar2::DeviceId::cuda(0);

    /*
     * Qwen3.6 MoE bucketed prefill runs this all-expert path for long prompts.
     * The verifier-sized IQ3_S tests exercise a different active-expert kernel,
     * so keep a large enough token count to force the production prefill regime.
     */
    static_assert(seq_len * top_k > 64, "test must use the all-expert prefill path");

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(static_cast<size_t>(expert_variants * 3));
    prepared_weights.reserve(static_cast<size_t>(expert_variants * 3));

    auto add_prepared_iq3_desc = [&](int rows,
                                     int cols,
                                     int seed,
                                     const char *role) -> llaminar2::DeviceNativeVNNIMatrixDesc
    {
        auto weight = llaminar2::test::TestTensorFactory::createIQ3_SRandom(
            {static_cast<size_t>(rows), static_cast<size_t>(cols)},
            static_cast<unsigned>(seed));
        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.large_iq3_prefill.") + role + "." + std::to_string(seed),
            llaminar2::ModelContextId{920000 + static_cast<uint64_t>(seed)}));

        auto *tensor_kernel = dynamic_cast<llaminar2::ITensorKernel *>(prepared_weights.back().kernel);
        if (tensor_kernel == nullptr)
        {
            throw std::runtime_error("prepared CUDA IQ3_S GEMM must expose an explicit stream contract");
        }
        tensor_kernel->setGPUStream(stream_);

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        if (!prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
        {
            throw std::runtime_error(std::string("failed to export IQ3_S native descriptor for ") + role);
        }
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, iq3s_codebook);
        return desc;
    };

    struct ExpertTriplet
    {
        llaminar2::DeviceNativeVNNIMatrixDesc gate{};
        llaminar2::DeviceNativeVNNIMatrixDesc up{};
        llaminar2::DeviceNativeVNNIMatrixDesc down{};
    };

    std::array<ExpertTriplet, expert_variants> variants{};
    for (int variant = 0; variant < expert_variants; ++variant)
    {
        variants[static_cast<size_t>(variant)].gate =
            add_prepared_iq3_desc(intermediate, d_model, 6100 + variant, "gate");
        variants[static_cast<size_t>(variant)].up =
            add_prepared_iq3_desc(intermediate, d_model, 6200 + variant, "up");
        variants[static_cast<size_t>(variant)].down =
            add_prepared_iq3_desc(d_model, intermediate, 6300 + variant, "down");
    }

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        const auto &variant = variants[static_cast<size_t>(expert % expert_variants)];
        gate_descs.push_back(variant.gate);
        up_descs.push_back(variant.up);
        down_descs.push_back(variant.down);
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    auto fill_hidden_values = [&](int epoch)
    {
        for (size_t i = 0; i < hidden_values.size(); ++i)
        {
            hidden_values[i] =
                0.0095f * static_cast<float>(static_cast<int>((i + epoch * 13) % 37) - 18) +
                0.002f * static_cast<float>(static_cast<int>(((i / 19) + epoch * 7) % 23) - 11);
        }
    };

    std::vector<float> routing_indices(static_cast<size_t>(seq_len) * top_k);
    std::vector<float> routing_weights(static_cast<size_t>(seq_len) * top_k);
    auto fill_routing_values = [&](int epoch)
    {
        for (int row = 0; row < seq_len; ++row)
        {
            float sum = 0.0f;
            for (int k = 0; k < top_k; ++k)
            {
                const int slot = row * top_k + k;
                routing_indices[static_cast<size_t>(slot)] =
                    static_cast<float>((row * 29 + k * 17 + 7 + epoch * 31) % num_experts);
                const float weight = 0.03f + 0.007f * static_cast<float>((row * 3 + 5 * k + epoch * 11) % 13);
                routing_weights[static_cast<size_t>(slot)] = weight;
                sum += weight;
            }
            for (int k = 0; k < top_k; ++k)
                routing_weights[static_cast<size_t>(row) * top_k + k] /= sum;
        }
    };
    fill_hidden_values(/*epoch=*/0);
    fill_routing_values(/*epoch=*/0);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto routing_tensor = makeTensor({seq_len, top_k}, routing_indices);
    auto weights_tensor = makeTensor({seq_len, top_k}, routing_weights);

    auto split_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), split_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    const std::vector<float> split_values(
        split_output->data(),
        split_output->data() + split_output->numel());

    auto fused_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);

    // Warm once outside capture so descriptor tables, workspace-backed grouping
    // buffers, and tensor residency are all stable before graph recording.
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), fused_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_grouping = cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k);
    const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), fused_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_grouping);
    EXPECT_TRUE(captured_prefill);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);

    /*
     * Bucketed prefill graph cache captures once and then replays against new
     * request buffers at the same bucket size. Mutate and re-upload the tensors
     * after instantiation so this test catches stale graph-capture assumptions
     * rather than merely relaunching identical input.
     */
    fill_hidden_values(/*epoch=*/1);
    std::copy(hidden_values.begin(), hidden_values.end(), hidden->mutable_data());
    fill_routing_values(/*epoch=*/1);
    std::copy(routing_indices.begin(), routing_indices.end(), routing_tensor->mutable_data());
    std::copy(routing_weights.begin(), routing_weights.end(), weights_tensor->mutable_data());
    ASSERT_TRUE(hidden->ensureOnDevice(device, stream_));
    ASSERT_TRUE(routing_tensor->ensureOnDevice(device, stream_));
    ASSERT_TRUE(weights_tensor->ensureOnDevice(device, stream_));

    split_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), split_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    const std::vector<float> replay_split_values(
        split_output->data(),
        split_output->data() + split_output->numel());

    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const std::vector<float> fused_values(
        fused_output->data(),
        fused_output->data() + fused_output->numel());

    expectVectorsClose(fused_values, replay_split_values,
                       0.9999, 0.006,
                       /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts,
                                  16,
                                  "serial",
                                  "serial",
                                  "row_ordered",
                                  /*expected_active_expert_slots=*/0);

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, FixedTopologyRuntimeGroupedPrefillQ6KFusedMatchesSplitUnderGraphReplay)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    ScopedCudaMoEPrefillConfig prefill_config;
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    llaminar2::PerfStatsCollector::reset();

    constexpr int seq_len = 1536;
    constexpr int top_k = 8;
    constexpr int num_experts = 256;
    constexpr int d_model = 2048;
    constexpr int intermediate = 512;
    constexpr int q6k_codebook = 8;
    constexpr int expert_variants = 16;
    const auto device = llaminar2::DeviceId::cuda(0);

    /*
     * The Qwen3.6 MoE CUDA E2E flake was observed in the bucketed long-prefill
     * replay path.  Perf counters showed the routed expert matrices using
     * Q6_K/codebook 8, so this locks the real production codebook into a
     * fused-versus-split graph replay regression.
     */
    static_assert(seq_len * top_k > 64, "test must use the all-expert prefill path");

    std::vector<std::unique_ptr<llaminar2::TensorBase>> owned_weights;
    std::vector<llaminar2::test::GpuPreparedGemm> prepared_weights;
    owned_weights.reserve(static_cast<size_t>(expert_variants * 3));
    prepared_weights.reserve(static_cast<size_t>(expert_variants * 3));

    auto add_prepared_q6k_desc = [&](int rows,
                                     int cols,
                                     int seed,
                                     const char *role) -> llaminar2::DeviceNativeVNNIMatrixDesc
    {
        auto weight = llaminar2::test::TestTensorFactory::createQ6_KRandom(
            {static_cast<size_t>(rows), static_cast<size_t>(cols)},
            static_cast<unsigned>(seed));
        auto *weight_ptr = weight.get();
        owned_weights.push_back(std::move(weight));
        prepared_weights.push_back(llaminar2::test::makeGpuPreparedGemm(
            weight_ptr,
            device,
            std::string("test.cuda_moe.large_q6k_prefill.") + role + "." + std::to_string(seed),
            llaminar2::ModelContextId{930000 + static_cast<uint64_t>(seed)}));

        auto *tensor_kernel = dynamic_cast<llaminar2::ITensorKernel *>(prepared_weights.back().kernel);
        if (tensor_kernel == nullptr)
        {
            throw std::runtime_error("prepared CUDA Q6_K GEMM must expose an explicit stream contract");
        }
        tensor_kernel->setGPUStream(stream_);

        llaminar2::DeviceNativeVNNIMatrixDesc desc{};
        if (!prepared_weights.back().kernel->exportNativeVNNIMatrixDesc(desc))
        {
            throw std::runtime_error(std::string("failed to export Q6_K native descriptor for ") + role);
        }
        EXPECT_EQ(desc.n, rows);
        EXPECT_EQ(desc.k, cols);
        EXPECT_EQ(desc.codebook_id, q6k_codebook);
        return desc;
    };

    struct ExpertTriplet
    {
        llaminar2::DeviceNativeVNNIMatrixDesc gate{};
        llaminar2::DeviceNativeVNNIMatrixDesc up{};
        llaminar2::DeviceNativeVNNIMatrixDesc down{};
    };

    std::array<ExpertTriplet, expert_variants> variants{};
    for (int variant = 0; variant < expert_variants; ++variant)
    {
        variants[static_cast<size_t>(variant)].gate =
            add_prepared_q6k_desc(intermediate, d_model, 7100 + variant, "gate");
        variants[static_cast<size_t>(variant)].up =
            add_prepared_q6k_desc(intermediate, d_model, 7200 + variant, "up");
        variants[static_cast<size_t>(variant)].down =
            add_prepared_q6k_desc(d_model, intermediate, 7300 + variant, "down");
    }

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    down_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        const auto &variant = variants[static_cast<size_t>(expert % expert_variants)];
        gate_descs.push_back(variant.gate);
        up_descs.push_back(variant.up);
        down_descs.push_back(variant.down);
    }

    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);
    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);

    std::vector<float> hidden_values(static_cast<size_t>(seq_len) * d_model);
    auto fill_hidden_values = [&](int epoch)
    {
        for (size_t i = 0; i < hidden_values.size(); ++i)
        {
            hidden_values[i] =
                0.0085f * static_cast<float>(static_cast<int>((i + epoch * 17) % 41) - 20) +
                0.00225f * static_cast<float>(static_cast<int>(((i / 23) + epoch * 5) % 29) - 14);
        }
    };

    std::vector<float> routing_indices(static_cast<size_t>(seq_len) * top_k);
    std::vector<float> routing_weights(static_cast<size_t>(seq_len) * top_k);
    auto fill_routing_values = [&](int epoch)
    {
        for (int row = 0; row < seq_len; ++row)
        {
            float sum = 0.0f;
            for (int k = 0; k < top_k; ++k)
            {
                const int slot = row * top_k + k;
                routing_indices[static_cast<size_t>(slot)] =
                    static_cast<float>((row * 31 + k * 19 + 11 + epoch * 37) % num_experts);
                const float weight =
                    0.025f + 0.009f * static_cast<float>((row * 5 + 7 * k + epoch * 13) % 17);
                routing_weights[static_cast<size_t>(slot)] = weight;
                sum += weight;
            }
            for (int k = 0; k < top_k; ++k)
                routing_weights[static_cast<size_t>(row) * top_k + k] /= sum;
        }
    };
    fill_hidden_values(/*epoch=*/0);
    fill_routing_values(/*epoch=*/0);

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto routing_tensor = makeTensor({seq_len, top_k}, routing_indices);
    auto weights_tensor = makeTensor({seq_len, top_k}, routing_weights);

    auto split_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), split_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    const std::vector<float> split_values(
        split_output->data(),
        split_output->data() + split_output->numel());

    auto fused_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);

    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), fused_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_grouping = cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k);
    const bool captured_prefill = cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), fused_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_grouping);
    EXPECT_TRUE(captured_prefill);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    ASSERT_NE(graph, nullptr);

    cudaGraphExec_t executable = nullptr;
    ASSERT_EQ(cudaGraphInstantiate(&executable, graph, nullptr, nullptr, 0), cudaSuccess);

    /*
     * Replay against a new request payload. If the graph captured stale host
     * assumptions or fused scratch from the warmup request, this strict oracle
     * will catch the same corruption class as the long-context server lane.
     */
    fill_hidden_values(/*epoch=*/1);
    std::copy(hidden_values.begin(), hidden_values.end(), hidden->mutable_data());
    fill_routing_values(/*epoch=*/1);
    std::copy(routing_indices.begin(), routing_indices.end(), routing_tensor->mutable_data());
    std::copy(routing_weights.begin(), routing_weights.end(), weights_tensor->mutable_data());
    ASSERT_TRUE(hidden->ensureOnDevice(device, stream_));
    ASSERT_TRUE(routing_tensor->ensureOnDevice(device, stream_));
    ASSERT_TRUE(weights_tensor->ensureOnDevice(device, stream_));

    split_output = makeZeros({seq_len, d_model});
    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/false);
    ASSERT_TRUE(cuda_kernel_->prepareExpertGroupsAsync(
        routing_tensor.get(), weights_tensor.get(), seq_len, num_experts, top_k));
    ASSERT_TRUE(cuda_kernel_->executeGroupedPrefillPipeline(
        hidden.get(), split_output.get(), gateup_table, down_table,
        seq_len, d_model, intermediate, num_experts, top_k));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);
    const std::vector<float> replay_split_values(
        split_output->data(),
        split_output->data() + split_output->numel());

    prefill_config.set(/*tile_m=*/0, /*fuse_swiglu=*/true);
    ASSERT_EQ(cudaGraphLaunch(executable, stream_), cudaSuccess);
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const std::vector<float> fused_values(
        fused_output->data(),
        fused_output->data() + fused_output->numel());

    expectVectorsClose(fused_values, replay_split_values,
                       0.9999, 0.006,
                       /*row_width=*/d_model,
                       /*min_row_cosine=*/0.9998,
                       /*max_row_relative_l2=*/0.008,
                       /*max_row_kl=*/1.0e-4);
    expectPrefillSwiGLUPathRecord("fused", seq_len, top_k, num_experts,
                                  16,
                                  "serial",
                                  "serial",
                                  "row_ordered",
                                  /*expected_active_expert_slots=*/0);

    ASSERT_EQ(cudaGraphExecDestroy(executable), cudaSuccess);
    ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, RuntimeGroupedDecodeDescriptorPathCapturesAfterWarmup)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    llaminar2::PerfStatsCollector::reset();

    using llaminar2::DeviceMoERuntimeTable;
    constexpr int num_layers = 1;
    constexpr int num_experts = 2;
    constexpr int top_k = 2;
    constexpr int d_model = 32;
    constexpr int intermediate = 32;
    constexpr int seq_len = 1;
    constexpr size_t descriptor_bytes = 4096;

    DeviceMoERuntimeTable::Config cuda_config;
    cuda_config.device_id = llaminar2::DeviceId::cuda(0);
    cuda_config.num_layers = num_layers;
    cuda_config.num_experts = num_experts;
    cuda_config.top_k = top_k;
    cuda_config.mirror_to_device = true;
    DeviceMoERuntimeTable cuda_table(cuda_config);

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        EXPECT_EQ(cudaMemsetAsync(payloads.back().get(), 0, descriptor_bytes, stream_), cudaSuccess);

        const int scale_count = rows * (cols / 32);
        std::vector<uint16_t> host_scales(static_cast<size_t>(scale_count), 0x3c00u);
        EXPECT_EQ(cudaMemcpyAsync(scales.back().get(), host_scales.data(),
                                  host_scales.size() * sizeof(uint16_t),
                                  cudaMemcpyHostToDevice, stream_),
                  cudaSuccess);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    down_descs.reserve(num_experts);
    gate_descs.reserve(num_experts);
    up_descs.reserve(num_experts);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        down_descs.push_back(add_desc(d_model, intermediate));
        gate_descs.push_back(add_desc(intermediate, d_model));
        up_descs.push_back(add_desc(intermediate, d_model));
    }

    llaminar2::MoEPlacementUpdate update;
    update.epoch = 1;
    update.expert_count = num_experts;
    update.experts.resize(num_experts);
    update.local_compute_mask.assign(num_experts, 1);
    update.replica_role.resize(num_experts, 0);
    for (int expert = 0; expert < num_experts; ++expert)
    {
        update.experts[expert].logical_expert_id = expert;
        update.experts[expert].gate = gate_descs[expert];
        update.experts[expert].up = up_descs[expert];
        update.experts[expert].down = down_descs[expert];
    }

    ASSERT_TRUE(cuda_table.prepareInactiveBank(0, update));
    ASSERT_TRUE(cuda_table.flipActiveBank(0, update.epoch, stream_));

    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);
    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);

    std::vector<float> hidden_values(d_model);
    std::vector<float> router_values(static_cast<size_t>(num_experts) * d_model);
    for (int i = 0; i < d_model; ++i)
    {
        hidden_values[i] = 0.01f * static_cast<float>((i % 7) - 3);
        router_values[i] = 0.02f * static_cast<float>((i % 5) - 2);
        router_values[static_cast<size_t>(d_model) + i] = 0.03f * static_cast<float>((i % 3) - 1);
    }

    auto hidden = makeTensor({seq_len, d_model}, hidden_values);
    auto router = makeTensor({num_experts, d_model}, router_values);
    auto gate0 = makeZeros({intermediate});
    auto gate1 = makeZeros({intermediate});
    auto up0 = makeZeros({intermediate});
    auto up1 = makeZeros({intermediate});
    auto output = makeZeros({d_model});

    std::array<llaminar2::ITensor *, top_k> gate_outputs = {gate0.get(), gate1.get()};
    std::array<llaminar2::ITensor *, top_k> up_outputs = {up0.get(), up1.get()};
    auto *runtime_layer = cuda_table.deviceLayerState(0);

    ASSERT_TRUE(cuda_kernel_->decodeRouteSelect(
        runtime_layer, hidden.get(), router.get(), d_model, num_experts, top_k,
        true, nullptr, nullptr, /*write_legacy_outputs=*/false, /*update_runtime_histogram=*/false));
    ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromRuntime(
        runtime_layer, hidden.get(), gateup_table, top_k,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromRuntime(
        gate_outputs.data(), up_outputs.data(), runtime_layer, down_table, top_k,
        output.get(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const float *output_data = output->data();
    for (int i = 0; i < d_model; ++i)
        ASSERT_TRUE(std::isfinite(output_data[i])) << "output element " << i;

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_gateup = cuda_kernel_->groupedExpertGateUpDecodeFromRuntime(
        runtime_layer, hidden.get(), gateup_table, top_k,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate);
    const bool captured_down = cuda_kernel_->groupedExpertDownDecodeFromRuntime(
        gate_outputs.data(), up_outputs.data(), runtime_layer, down_table, top_k,
        output.get(), d_model, intermediate);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_gateup);
    EXPECT_TRUE(captured_down);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    if (graph)
        ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);

    expectGroupedDecodeCounter(
        "cuda_moe_grouped_decode_gateup_calls", "runtime", top_k, d_model, intermediate);
    expectGroupedDecodeCounter(
        "cuda_moe_grouped_decode_down_calls", "runtime", top_k, d_model, intermediate);
    llaminar2::PerfStatsCollector::reset();
#endif
}

TEST_F(Test__CUDAMoEKernel, StaticGroupedDecodeDescriptorPathCapturesAfterWarmup)
{
#ifndef HAVE_CUDA
    GTEST_SKIP() << "CUDA support not compiled";
#else
    if (!hasCudaDevice())
        GTEST_SKIP() << "No CUDA device available";

    ScopedEnv perf_env("LLAMINAR_PERF_STATS_SUMMARY", "1");
    llaminar2::PerfStatsCollector::reset();

    constexpr int num_experts = 1;
    constexpr int num_active = 1;
    constexpr int d_model = 32;
    constexpr int intermediate = 32;
    constexpr size_t descriptor_bytes = 4096;
    const int expert_ids[num_active] = {0};
    const float expert_weights[num_active] = {1.0f};

    std::vector<CudaAllocation> payloads;
    std::vector<CudaAllocation> scales;
    payloads.reserve(static_cast<size_t>(num_experts * 3));
    scales.reserve(static_cast<size_t>(num_experts * 3));

    auto add_desc = [&](int rows, int cols)
    {
        payloads.emplace_back(descriptor_bytes);
        scales.emplace_back(descriptor_bytes);
        EXPECT_EQ(cudaMemset(payloads.back().get(), 0, descriptor_bytes), cudaSuccess);

        const int scale_count = rows * (cols / 32);
        std::vector<uint16_t> host_scales(static_cast<size_t>(scale_count), 0x3c00u);
        EXPECT_EQ(cudaMemcpy(scales.back().get(), host_scales.data(),
                             host_scales.size() * sizeof(uint16_t), cudaMemcpyHostToDevice),
                  cudaSuccess);
        return makeCudaNativeDesc(payloads.back(), scales.back(), rows, cols);
    };

    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> down_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> gate_descs;
    std::vector<llaminar2::DeviceNativeVNNIMatrixDesc> up_descs;
    down_descs.push_back(add_desc(d_model, intermediate));
    gate_descs.push_back(add_desc(intermediate, d_model));
    up_descs.push_back(add_desc(intermediate, d_model));

    const int down_table = cuda_kernel_->uploadGroupedExpertDownDescriptorTable(
        down_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(down_table, 0);
    const int gateup_table = cuda_kernel_->uploadGroupedExpertGateUpDescriptorTables(
        gate_descs.data(), up_descs.data(), num_experts, d_model, intermediate);
    ASSERT_GE(gateup_table, 0);

    std::vector<float> hidden_values(d_model);
    for (int i = 0; i < d_model; ++i)
        hidden_values[i] = 0.01f * static_cast<float>((i % 7) - 3);

    auto hidden = makeTensor({1, d_model}, hidden_values);
    auto gate = makeZeros({intermediate});
    auto up = makeZeros({intermediate});
    auto output = makeZeros({d_model});

    ASSERT_TRUE(hidden->ensureOnDevice(llaminar2::DeviceId::cuda(0), stream_));
    ASSERT_TRUE(gate->ensureOnDevice(llaminar2::DeviceId::cuda(0), stream_));
    ASSERT_TRUE(up->ensureOnDevice(llaminar2::DeviceId::cuda(0), stream_));
    ASSERT_TRUE(output->ensureOnDevice(llaminar2::DeviceId::cuda(0), stream_));

    std::array<llaminar2::ITensor *, num_active> gate_outputs = {gate.get()};
    std::array<llaminar2::ITensor *, num_active> up_outputs = {up.get()};

    ASSERT_TRUE(cuda_kernel_->groupedExpertGateUpDecodeFromTable(
        hidden.get(), expert_ids, gateup_table, num_active,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate));
    ASSERT_TRUE(cuda_kernel_->groupedExpertDownDecodeFromTable(
        gate_outputs.data(), up_outputs.data(), expert_ids, expert_weights,
        down_table, num_active, output.get(), d_model, intermediate));
    ASSERT_EQ(cudaStreamSynchronize(stream_), cudaSuccess);

    const float *output_data = output->data();
    for (int i = 0; i < d_model; ++i)
        ASSERT_TRUE(std::isfinite(output_data[i])) << "output element " << i;

    ASSERT_EQ(cudaStreamBeginCapture(stream_, cudaStreamCaptureModeGlobal), cudaSuccess);
    const bool captured_gateup = cuda_kernel_->groupedExpertGateUpDecodeFromTable(
        hidden.get(), expert_ids, gateup_table, num_active,
        gate_outputs.data(), up_outputs.data(), d_model, intermediate);
    const bool captured_down = cuda_kernel_->groupedExpertDownDecodeFromTable(
        gate_outputs.data(), up_outputs.data(), expert_ids, expert_weights,
        down_table, num_active, output.get(), d_model, intermediate);
    cudaGraph_t graph = nullptr;
    const cudaError_t capture_status = cudaStreamEndCapture(stream_, &graph);
    EXPECT_TRUE(captured_gateup);
    EXPECT_TRUE(captured_down);
    ASSERT_EQ(capture_status, cudaSuccess) << cudaGetErrorString(capture_status);
    if (graph)
        ASSERT_EQ(cudaGraphDestroy(graph), cudaSuccess);

    expectGroupedDecodeCounter(
        "cuda_moe_grouped_decode_gateup_calls", "table", num_active, d_model, intermediate);
    expectGroupedDecodeCounter(
        "cuda_moe_grouped_decode_down_calls", "table", num_active, d_model, intermediate);
    llaminar2::PerfStatsCollector::reset();
#endif
}
