# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../voter_self_purging.srcs/sim_1/new/adder_tb.vhd" \

# Do not sort compile order
nosort
