report_timing -delay_type max -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Thu Mar 12 12:09:12 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U720/QN (NAND3X0)                            0.34      0.17 *     2.50 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       2.50 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       2.50 f
  mem_resp_yumi_lo[1] (net)                                         0.00       2.50 f
  U3127/Q (OA221X1)                                       0.08      0.15 *     2.65 f
  mem_resp_yumi_o (net)                         1                   0.00       2.65 f
  mem_resp_yumi_o (out)                                   0.08      0.00 *     2.65 f
  data arrival time                                                            2.65

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -2.65
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.25


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U720/QN (NAND3X0)                            0.34      0.17 *     2.50 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       2.50 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       2.50 f
  mem_resp_yumi_lo[1] (net)                                         0.00       2.50 f
  U3128/Q (AO22X1)                                        0.06      0.13 *     2.63 f
  io_resp_yumi_o (net)                          1                   0.00       2.63 f
  io_resp_yumi_o (out)                                    0.06      0.00 *     2.63 f
  data arrival time                                                            2.63

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -2.63
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.27


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_cmd_ready_i (in)                                    0.00      0.00       0.10 f
  mem_cmd_ready_i (net)                         1                   0.00       0.10 f
  U3121/Q (AND3X1)                                        0.12      0.12 *     0.22 f
  arb_ready_li (net)                            2                   0.00       0.22 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.22 f
  mem_arbiter/ready_i (net)                                         0.00       0.22 f
  mem_arbiter/U1/Q (AND2X1)                               0.11      0.12 *     0.34 f
  mem_arbiter/grants_o[1] (net)                 2                   0.00       0.34 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.34 f
  fifo_yumi_li[1] (net)                                             0.00       0.34 f
  U1993/QN (NOR2X0)                                       0.27      0.14 *     0.48 r
  n237 (net)                                    2                   0.00       0.48 r
  U1994/ZN (INVX0)                                        0.08      0.04 *     0.52 f
  n40 (net)                                     1                   0.00       0.52 f
  U1995/QN (NAND2X0)                                      0.12      0.07 *     0.58 r
  n236 (net)                                    2                   0.00       0.58 r
  U3122/QN (NOR2X0)                                       0.14      0.08 *     0.66 f
  io_cmd_v_o (net)                              1                   0.00       0.66 f
  io_cmd_v_o (out)                                        0.14      0.00 *     0.66 f
  data arrival time                                                            0.66

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.66
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.24


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_cmd_ready_i (in)                                    0.00      0.00       0.10 f
  mem_cmd_ready_i (net)                         1                   0.00       0.10 f
  U3121/Q (AND3X1)                                        0.12      0.12 *     0.22 f
  arb_ready_li (net)                            2                   0.00       0.22 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.22 f
  mem_arbiter/ready_i (net)                                         0.00       0.22 f
  mem_arbiter/U1/Q (AND2X1)                               0.11      0.12 *     0.34 f
  mem_arbiter/grants_o[1] (net)                 2                   0.00       0.34 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.34 f
  fifo_yumi_li[1] (net)                                             0.00       0.34 f
  U1993/QN (NOR2X0)                                       0.27      0.14 *     0.48 r
  n237 (net)                                    2                   0.00       0.48 r
  U3123/QN (NOR2X0)                                       0.13      0.10 *     0.57 f
  mem_cmd_v_o (net)                             1                   0.00       0.57 f
  mem_cmd_v_o (out)                                       0.13      0.00 *     0.57 f
  data arrival time                                                            0.57

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.57
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.33


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U141/ZN (INVX0)                   0.07      0.04 *     2.47 r
  core/be/be_mem/dcache/n111 (net)              1                   0.00       2.47 r
  core/be/be_mem/dcache/U142/QN (NOR2X0)                  0.10      0.05 *     2.52 f
  core/be/be_mem/dcache/n924 (net)              2                   0.00       2.52 f
  core/be/be_mem/dcache/U144/Q (AO21X1)                   0.04      0.09 *     2.60 f
  core/be/be_mem/dcache/data_mem_w_li (net)     1                   0.00       2.60 f
  core/be/be_mem/dcache/U1826/Z (NBUFFX8)                 0.09      0.11 *     2.71 f
  core/be/be_mem/dcache/n1427 (net)             8                   0.00       2.71 f
  core/be/be_mem/dcache/data_mem_1__data_mem/w_i (bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64_23)     0.00     2.71 f
  core/be/be_mem/dcache/data_mem_1__data_mem/w_i (net)              0.00       2.71 f
  core/be/be_mem/dcache/data_mem_1__data_mem/U11/ZN (INVX0)     0.08     0.06 *     2.77 r
  core/be/be_mem/dcache/data_mem_1__data_mem/n12 (net)     1        0.00       2.77 r
  core/be/be_mem/dcache/data_mem_1__data_mem/U12/Z (NBUFFX16)     0.05     0.09 *     2.86 r
  core/be/be_mem/dcache/data_mem_1__data_mem/n11 (net)     1        0.00       2.86 r
  core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/WEB1 (saed90_64x512_1P_BM)     0.05     0.01 *     2.87 r
  data arrival time                                                            2.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)     0.00     6.00 r
  library setup time                                               -0.05       5.95
  data required time                                                           5.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.95
  data arrival time                                                           -2.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.08


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U141/ZN (INVX0)                   0.07      0.04 *     2.47 r
  core/be/be_mem/dcache/n111 (net)              1                   0.00       2.47 r
  core/be/be_mem/dcache/U142/QN (NOR2X0)                  0.10      0.05 *     2.52 f
  core/be/be_mem/dcache/n924 (net)              2                   0.00       2.52 f
  core/be/be_mem/dcache/U144/Q (AO21X1)                   0.04      0.09 *     2.60 f
  core/be/be_mem/dcache/data_mem_w_li (net)     1                   0.00       2.60 f
  core/be/be_mem/dcache/U1826/Z (NBUFFX8)                 0.09      0.11 *     2.71 f
  core/be/be_mem/dcache/n1427 (net)             8                   0.00       2.71 f
  core/be/be_mem/dcache/data_mem_3__data_mem/w_i (bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64_21)     0.00     2.71 f
  core/be/be_mem/dcache/data_mem_3__data_mem/w_i (net)              0.00       2.71 f
  core/be/be_mem/dcache/data_mem_3__data_mem/U4/ZN (INVX0)     0.08     0.06 *     2.77 r
  core/be/be_mem/dcache/data_mem_3__data_mem/n10 (net)     1        0.00       2.77 r
  core/be/be_mem/dcache/data_mem_3__data_mem/U10/Z (NBUFFX16)     0.05     0.09 *     2.86 r
  core/be/be_mem/dcache/data_mem_3__data_mem/n4 (net)     1         0.00       2.86 r
  core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem/WEB1 (saed90_64x512_1P_BM)     0.05     0.01 *     2.87 r
  data arrival time                                                            2.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)     0.00     6.00 r
  library setup time                                               -0.05       5.95
  data required time                                                           5.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.95
  data arrival time                                                           -2.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.08


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_6__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U141/ZN (INVX0)                   0.07      0.04 *     2.47 r
  core/be/be_mem/dcache/n111 (net)              1                   0.00       2.47 r
  core/be/be_mem/dcache/U142/QN (NOR2X0)                  0.10      0.05 *     2.52 f
  core/be/be_mem/dcache/n924 (net)              2                   0.00       2.52 f
  core/be/be_mem/dcache/U144/Q (AO21X1)                   0.04      0.09 *     2.60 f
  core/be/be_mem/dcache/data_mem_w_li (net)     1                   0.00       2.60 f
  core/be/be_mem/dcache/U1826/Z (NBUFFX8)                 0.09      0.11 *     2.71 f
  core/be/be_mem/dcache/n1427 (net)             8                   0.00       2.71 f
  core/be/be_mem/dcache/data_mem_6__data_mem/w_i (bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64_18)     0.00     2.71 f
  core/be/be_mem/dcache/data_mem_6__data_mem/w_i (net)              0.00       2.71 f
  core/be/be_mem/dcache/data_mem_6__data_mem/U5/ZN (INVX0)     0.08     0.06 *     2.77 r
  core/be/be_mem/dcache/data_mem_6__data_mem/n6 (net)     1         0.00       2.77 r
  core/be/be_mem/dcache/data_mem_6__data_mem/U14/Z (NBUFFX16)     0.04     0.09 *     2.86 r
  core/be/be_mem/dcache/data_mem_6__data_mem/n5 (net)     1         0.00       2.86 r
  core/be/be_mem/dcache/data_mem_6__data_mem/macro_mem/WEB1 (saed90_64x512_1P_BM)     0.05     0.01 *     2.87 r
  data arrival time                                                            2.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/data_mem_6__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)     0.00     6.00 r
  library setup time                                               -0.05       5.95
  data required time                                                           5.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.95
  data arrival time                                                           -2.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.08


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U1177/QN (NAND4X0)                0.12      0.06 *     2.49 r
  core/be/be_mem/dcache/n644 (net)              1                   0.00       2.49 r
  core/be/be_mem/dcache/U1178/QN (NAND2X0)                0.29      0.16 *     2.65 f
  core/be/be_mem/dcache/n646 (net)              8                   0.00       2.65 f
  core/be/be_mem/dcache/U1182/Q (AO21X1)                  0.04      0.07 *     2.72 f
  core/be/be_mem/dcache/n_4_net_ (net)          1                   0.00       2.72 f
  core/be/be_mem/dcache/data_mem_3__data_mem/v_i (bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64_21)     0.00     2.72 f
  core/be/be_mem/dcache/data_mem_3__data_mem/v_i (net)              0.00       2.72 f
  core/be/be_mem/dcache/data_mem_3__data_mem/U3/ZN (INVX0)     0.07     0.04 *     2.76 r
  core/be/be_mem/dcache/data_mem_3__data_mem/n9 (net)     1         0.00       2.76 r
  core/be/be_mem/dcache/data_mem_3__data_mem/U9/Z (NBUFFX16)     0.05     0.09 *     2.84 r
  core/be/be_mem/dcache/data_mem_3__data_mem/n3 (net)     1         0.00       2.84 r
  core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem/CSB1 (saed90_64x512_1P_BM)     0.05     0.01 *     2.86 r
  data arrival time                                                            2.86

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)     0.00     6.00 r
  library setup time                                               -0.05       5.95
  data required time                                                           5.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.95
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.09


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U1177/QN (NAND4X0)                0.12      0.06 *     2.49 r
  core/be/be_mem/dcache/n644 (net)              1                   0.00       2.49 r
  core/be/be_mem/dcache/U1178/QN (NAND2X0)                0.29      0.16 *     2.65 f
  core/be/be_mem/dcache/n646 (net)              8                   0.00       2.65 f
  core/be/be_mem/dcache/U1180/Q (AO21X1)                  0.05      0.08 *     2.72 f
  core/be/be_mem/dcache/n_2_net_ (net)          1                   0.00       2.72 f
  core/be/be_mem/dcache/data_mem_1__data_mem/v_i (bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64_23)     0.00     2.72 f
  core/be/be_mem/dcache/data_mem_1__data_mem/v_i (net)              0.00       2.72 f
  core/be/be_mem/dcache/data_mem_1__data_mem/U10/ZN (INVX1)     0.04     0.03 *     2.75 r
  core/be/be_mem/dcache/data_mem_1__data_mem/n35 (net)     1        0.00       2.75 r
  core/be/be_mem/dcache/data_mem_1__data_mem/U35/Z (NBUFFX16)     0.05     0.08 *     2.83 r
  core/be/be_mem/dcache/data_mem_1__data_mem/n10 (net)     1        0.00       2.83 r
  core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/CSB1 (saed90_64x512_1P_BM)     0.05     0.02 *     2.85 r
  data arrival time                                                            2.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)     0.00     6.00 r
  library setup time                                               -0.05       5.95
  data required time                                                           5.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.95
  data arrival time                                                           -2.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.10


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U164/ZN (INVX0)              0.18      0.11 *     1.67 f
  core/be/be_mem/dcache/wbuf/n329 (net)         3                   0.00       1.67 f
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.09 *     1.76 f
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.76 f
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.81 r
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.81 r
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.09      0.07 *     1.88 f
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.88 f
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.08 *     1.96 f
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 f
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 f
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.17      0.07 *     2.03 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 r
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 r
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 r
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 r
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 r
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 r
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.06 *     2.09 f
  uce_1__uce/n19 (net)                          2                   0.00       2.09 f
  uce_1__uce/U52/ZN (INVX0)                               0.11      0.07 *     2.15 r
  uce_1__uce/n36 (net)                          4                   0.00       2.15 r
  uce_1__uce/U53/Q (OA221X1)                              0.09      0.10 *     2.25 r
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.25 r
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.30 f
  uce_1__uce/n106 (net)                         2                   0.00       2.30 f
  uce_1__uce/U720/QN (NAND3X0)                            0.36      0.18 *     2.48 r
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       2.48 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       2.48 r
  mem_resp_yumi_lo[1] (net)                                         0.00       2.48 r
  U3126/Q (AO22X1)                                        0.08      0.15 *     2.63 r
  clint_resp_yumi_li (net)                      2                   0.00       2.63 r
  clint/mem_resp_yumi_i (bp_clint_slice_buffered_02_0)              0.00       2.63 r
  clint/mem_resp_yumi_i (net)                                       0.00       2.63 r
  clint/resp_buffer/yumi_i (bsg_two_fifo_width_p570_3)              0.00       2.63 r
  clint/resp_buffer/yumi_i (net)                                    0.00       2.63 r
  clint/resp_buffer/U7/ZN (INVX0)                         0.06      0.05 *     2.68 f
  clint/resp_buffer/n9 (net)                    3                   0.00       2.68 f
  clint/resp_buffer/U8/Q (AO221X1)                        0.04      0.09 *     2.77 f
  clint/resp_buffer/n1 (net)                    1                   0.00       2.77 f
  clint/resp_buffer/U9/QN (NAND2X0)                       0.10      0.04 *     2.81 r
  clint/resp_buffer/n16 (net)                   1                   0.00       2.81 r
  clint/resp_buffer/empty_r_reg/D (DFFX1)                 0.10      0.00 *     2.81 r
  data arrival time                                                            2.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                         0.00       6.00 r
  library setup time                                               -0.08       5.92
  data required time                                                           5.92
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.92
  data arrival time                                                           -2.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.11


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U720/QN (NAND3X0)                            0.34      0.17 *     2.50 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       2.50 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       2.50 f
  mem_resp_yumi_lo[1] (net)                                         0.00       2.50 f
  U3126/Q (AO22X1)                                        0.08      0.15 *     2.65 f
  clint_resp_yumi_li (net)                      2                   0.00       2.65 f
  clint/mem_resp_yumi_i (bp_clint_slice_buffered_02_0)              0.00       2.65 f
  clint/mem_resp_yumi_i (net)                                       0.00       2.65 f
  clint/resp_buffer/yumi_i (bsg_two_fifo_width_p570_3)              0.00       2.65 f
  clint/resp_buffer/yumi_i (net)                                    0.00       2.65 f
  clint/resp_buffer/U7/ZN (INVX0)                         0.08      0.05 *     2.69 r
  clint/resp_buffer/n9 (net)                    3                   0.00       2.69 r
  clint/resp_buffer/U13/Q (OA221X1)                       0.05      0.10 *     2.79 r
  clint/resp_buffer/n14 (net)                   1                   0.00       2.79 r
  clint/resp_buffer/head_r_reg/D (DFFX1)                  0.05      0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                          0.00       6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.14


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_5__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U164/ZN (INVX0)              0.18      0.11 *     1.67 f
  core/be/be_mem/dcache/wbuf/n329 (net)         3                   0.00       1.67 f
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.09 *     1.76 f
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.76 f
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.81 r
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.81 r
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.09      0.07 *     1.88 f
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.88 f
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.08 *     1.96 f
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 f
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 f
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.17      0.07 *     2.03 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 r
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 r
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 r
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 r
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 r
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 r
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.06 *     2.09 f
  uce_1__uce/n19 (net)                          2                   0.00       2.09 f
  uce_1__uce/U52/ZN (INVX0)                               0.11      0.07 *     2.15 r
  uce_1__uce/n36 (net)                          4                   0.00       2.15 r
  uce_1__uce/U53/Q (OA221X1)                              0.09      0.10 *     2.25 r
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.25 r
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.30 f
  uce_1__uce/n106 (net)                         2                   0.00       2.30 f
  uce_1__uce/U74/QN (NAND2X0)                             0.19      0.10 *     2.40 r
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.40 r
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.40 r
  data_mem_pkt_v_li[1] (net)                                        0.00       2.40 r
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.40 r
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.40 r
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.40 r
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.40 r
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.40 r
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.40 r
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.40 r
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.40 r
  core/be/be_mem/dcache/U1177/QN (NAND4X0)                0.12      0.06 *     2.46 f
  core/be/be_mem/dcache/n644 (net)              1                   0.00       2.46 f
  core/be/be_mem/dcache/U1178/QN (NAND2X0)                0.30      0.16 *     2.62 r
  core/be/be_mem/dcache/n646 (net)              8                   0.00       2.62 r
  core/be/be_mem/dcache/U1184/Q (AO21X1)                  0.13      0.15 *     2.77 r
  core/be/be_mem/dcache/n_6_net_ (net)          1                   0.00       2.77 r
  core/be/be_mem/dcache/data_mem_5__data_mem/v_i (bsg_mem_1rw_sync_mask_write_byte_els_p512_data_width_p64_19)     0.00     2.77 r
  core/be/be_mem/dcache/data_mem_5__data_mem/v_i (net)              0.00       2.77 r
  core/be/be_mem/dcache/data_mem_5__data_mem/U3/ZN (INVX8)     0.05     0.03 *     2.80 f
  core/be/be_mem/dcache/data_mem_5__data_mem/n3 (net)     1         0.00       2.80 f
  core/be/be_mem/dcache/data_mem_5__data_mem/macro_mem/CSB1 (saed90_64x512_1P_BM)     0.05     0.01 *     2.81 f
  data arrival time                                                            2.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/data_mem_5__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)     0.00     6.00 r
  library setup time                                               -0.05       5.95
  data required time                                                           5.95
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.95
  data arrival time                                                           -2.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.14


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                 0.04      0.10 *     2.79 r
  core/be/be_mem/dcache/n2257 (net)             1                   0.00       2.79 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)     0.04     0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                 0.04      0.10 *     2.79 r
  core/be/be_mem/dcache/n2261 (net)             1                   0.00       2.79 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)     0.04     0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                 0.04      0.10 *     2.79 r
  core/be/be_mem/dcache/n2271 (net)             1                   0.00       2.79 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)     0.04     0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                 0.04      0.10 *     2.79 r
  core/be/be_mem/dcache/n2273 (net)             1                   0.00       2.79 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)     0.04     0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                 0.04      0.10 *     2.79 r
  core/be/be_mem/dcache/n2260 (net)             1                   0.00       2.79 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)     0.04     0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                 0.04      0.10 *     2.79 r
  core/be/be_mem/dcache/n2263 (net)             1                   0.00       2.79 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)     0.04     0.00 *     2.79 r
  data arrival time                                                            2.79

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2279 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2267 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2269 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2264 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2296 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2275 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2280 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2276 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2266 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2265 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2272 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2256 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2262 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2259 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2254 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_v_i (in)                                        0.00      0.00       0.10 f
  io_resp_v_i (net)                             1                   0.00       0.10 f
  U2002/ZN (INVX0)                                        0.03      0.02 *     0.12 r
  n44 (net)                                     1                   0.00       0.12 r
  U2003/QN (NOR4X0)                                       0.13      0.09 *     0.20 f
  n49 (net)                                     2                   0.00       0.20 f
  U2020/QN (NAND2X0)                                      0.15      0.09 *     0.29 r
  n50 (net)                                     2                   0.00       0.29 r
  U2021/ZN (INVX0)                                        0.10      0.08 *     0.37 f
  n241 (net)                                    2                   0.00       0.37 f
  U2022/QN (NOR2X4)                                       0.88      0.41 *     0.78 r
  n248 (net)                                   96                   0.00       0.78 r
  U2063/Z (NBUFFX2)                                       0.17      0.24 *     1.03 r
  n480 (net)                                   27                   0.00       1.03 r
  U3197/Q (AO222X1)                                       0.10      0.16 *     1.18 r
  mem_resp_li[623] (net)                        1                   0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (bp_uce_02_3)                           0.00       1.18 r
  uce_1__uce/mem_resp_i[53] (net)                                   0.00       1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.06      0.08 *     1.26 r
  uce_1__uce/data_mem_pkt_o[516] (net)          2                   0.00       1.26 r
  uce_1__uce/data_mem_pkt_o[516] (bp_uce_02_3)                      0.00       1.26 r
  data_mem_pkt_li[1038] (net)                                       0.00       1.26 r
  core/data_mem_pkt_i[1039] (bp_core_minimal_02_0)                  0.00       1.26 r
  core/data_mem_pkt_i[1039] (net)                                   0.00       1.26 r
  core/be/data_mem_pkt_i[516] (bp_be_top_02_0)                      0.00       1.26 r
  core/be/data_mem_pkt_i[516] (net)                                 0.00       1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.55      0.30 *     1.56 r
  core/be/n11 (net)                            76                   0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (bp_be_mem_top_02_0)           0.00       1.56 r
  core/be/be_mem/data_mem_pkt_i[516] (net)                          0.00       1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (bp_be_dcache_02_0_0)     0.00     1.56 r
  core/be/be_mem/dcache/data_mem_pkt_i[516] (net)                   0.00       1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.56 r
  core/be/be_mem/dcache/wbuf/lce_snoop_way_i[2] (net)               0.00       1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.06      0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/n283 (net)         1                   0.00       1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.09      0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/n307 (net)         1                   0.00       1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.13      0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/n313 (net)         1                   0.00       1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.04      0.10 *     1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (net)     1          0.00       1.96 r
  core/be/be_mem/dcache/wbuf/lce_snoop_match_o (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)     0.00     1.96 r
  core/be/be_mem/dcache/lce_snoop_match_lo (net)                    0.00       1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.07 *     2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       2.03 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       2.03 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       2.03 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       2.03 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       2.03 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       2.03 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       2.03 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     2.09 r
  uce_1__uce/n19 (net)                          2                   0.00       2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     2.16 f
  uce_1__uce/n36 (net)                          4                   0.00       2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     2.28 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     2.32 r
  uce_1__uce/n106 (net)                         2                   0.00       2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.18      0.11 *     2.43 f
  uce_1__uce/data_mem_pkt_v_o (net)             4                   0.00       2.43 f
  uce_1__uce/data_mem_pkt_v_o (bp_uce_02_3)                         0.00       2.43 f
  data_mem_pkt_v_li[1] (net)                                        0.00       2.43 f
  core/data_mem_pkt_v_i[1] (bp_core_minimal_02_0)                   0.00       2.43 f
  core/data_mem_pkt_v_i[1] (net)                                    0.00       2.43 f
  core/be/data_mem_pkt_v_i (bp_be_top_02_0)                         0.00       2.43 f
  core/be/data_mem_pkt_v_i (net)                                    0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (bp_be_mem_top_02_0)              0.00       2.43 f
  core/be/be_mem/data_mem_pkt_v_i (net)                             0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (bp_be_dcache_02_0_0)      0.00       2.43 f
  core/be/be_mem/dcache/data_mem_pkt_v_i (net)                      0.00       2.43 f
  core/be/be_mem/dcache/U223/QN (NAND4X0)                 0.13      0.07 *     2.50 r
  core/be/be_mem/dcache/n846 (net)              2                   0.00       2.50 r
  core/be/be_mem/dcache/U1812/Z (NBUFFX2)                 0.25      0.18 *     2.68 r
  core/be/be_mem/dcache/n1424 (net)            33                   0.00       2.68 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                 0.04      0.10 *     2.78 r
  core/be/be_mem/dcache/n2284 (net)             1                   0.00       2.78 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)     0.04     0.00 *     2.78 r
  data arrival time                                                            2.78

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)     0.00      6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -2.78
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.15


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)     0.04     0.18     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     1     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)                0.00       0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)     0.00     0.18 f
  core/be/be_calculator/csr_cmd_o[73] (net)                         0.00       0.18 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)     0.00     0.18 f
  core/be/csr_cmd[73] (net)                                         0.00       0.18 f
  core/be/U8/Z (NBUFFX8)                                  0.05      0.08 *     0.26 f
  core/be/n8 (net)                             16                   0.00       0.26 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                 0.00       0.26 f
  core/be/be_mem/csr_cmd_i[73] (net)                                0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                 0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)                            0.00       0.26 f
  core/be/be_mem/csr/U21/ZN (INVX1)                       0.13      0.07 *     0.33 r
  core/be/be_mem/csr/n2520 (net)               12                   0.00       0.33 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                      0.09      0.06 *     0.39 f
  core/be/be_mem/csr/n195 (net)                 3                   0.00       0.39 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                     0.07      0.05 *     0.44 r
  core/be/be_mem/csr/n38 (net)                  1                   0.00       0.44 r
  core/be/be_mem/csr/U91/QN (NOR2X1)                      0.08      0.06 *     0.50 f
  core/be/be_mem/csr/n53 (net)                  3                   0.00       0.50 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                    0.10      0.06 *     0.56 r
  core/be/be_mem/csr/n51 (net)                  2                   0.00       0.56 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                     0.07      0.05 *     0.61 f
  core/be/be_mem/csr/n50 (net)                  2                   0.00       0.61 f
  core/be/be_mem/csr/U168/Z (NBUFFX2)                     0.12      0.12 *     0.73 f
  core/be/be_mem/csr/n2551 (net)               21                   0.00       0.73 f
  core/be/be_mem/csr/U213/ZN (INVX0)                      0.09      0.06 *     0.78 r
  core/be/be_mem/csr/n2552 (net)                3                   0.00       0.78 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                   0.07      0.04 *     0.82 f
  core/be/be_mem/csr/n916 (net)                 1                   0.00       0.82 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                    0.06      0.03 *     0.85 r
  core/be/be_mem/csr/n917 (net)                 1                   0.00       0.85 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                   0.06      0.04 *     0.89 f
  core/be/be_mem/csr/n1116 (net)                2                   0.00       0.89 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                    0.06      0.03 *     0.92 r
  core/be/be_mem/csr/n923 (net)                 1                   0.00       0.92 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                   0.07      0.04 *     0.96 f
  core/be/be_mem/csr/n1332 (net)                4                   0.00       0.96 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                     0.04      0.02 *     0.99 r
  core/be/be_mem/csr/n1275 (net)                1                   0.00       0.99 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                   0.09      0.04 *     1.03 f
  core/be/be_mem/csr/n1278 (net)                1                   0.00       1.03 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                   0.08      0.05 *     1.08 r
  core/be/be_mem/csr/n1280 (net)                1                   0.00       1.08 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                   0.05      0.04 *     1.12 f
  core/be/be_mem/csr/n1285 (net)                1                   0.00       1.12 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                   0.05      0.03 *     1.14 r
  core/be/be_mem/csr/n1287 (net)                1                   0.00       1.14 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                   0.04      0.03 *     1.17 f
  core/be/be_mem/csr/n1295 (net)                1                   0.00       1.17 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                   0.03      0.10 *     1.27 r
  core/be/be_mem/csr/illegal_instr_o (net)      1                   0.00       1.27 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)               0.00       1.27 r
  core/be/be_mem/csr_illegal_instr_lo (net)                         0.00       1.27 r
  core/be/be_mem/U13/QN (NAND2X1)                         0.06      0.04 *     1.30 f
  core/be/be_mem/n8 (net)                       1                   0.00       1.30 f
  core/be/be_mem/U18/QN (NAND2X2)                         0.08      0.04 *     1.35 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5     0.00     1.35 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)      0.00       1.35 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)                 0.00       1.35 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)                0.00       1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)              0.00       1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)     0.05     0.07 *     1.41 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3     0.00     1.41 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)     0.05     0.07 *     1.48 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3     0.00     1.48 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)     0.04     0.07 *     1.55 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3     0.00     1.55 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)     0.04     0.06 *     1.62 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2     0.00     1.62 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)     0.05     0.07 *     1.69 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3     0.00     1.69 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)     0.04     0.07 *     1.76 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3     0.00     1.76 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)     0.04     0.06 *     1.82 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2     0.00     1.82 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)     0.05     0.07 *     1.89 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3     0.00     1.89 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)     0.04     0.07 *     1.96 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3     0.00     1.96 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)     0.03     0.06 *     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1     0.00     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)       0.00       2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)     0.03     0.05 *     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1       0.00       2.07 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)          0.00       2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)             0.00       2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)     0.03     0.05 *     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)     0.00     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)     0.00     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.05 *     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)     0.00     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)     0.00     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2     0.00     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)     0.00     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)     0.00     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)     0.05     0.07 *     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5     0.00     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)     0.00     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)         0.00       2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)     0.04     0.06 *     2.36 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1         0.00       2.36 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.36 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)                 0.00       2.36 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     2.36 r
  core/be/be_mem/csr/exception_ecode_v_li (net)                     0.00       2.36 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                   0.11      0.06 *     2.42 f
  core/be/be_mem/csr/n1115 (net)                4                   0.00       2.42 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                     0.08      0.05 *     2.46 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3                   0.00       2.46 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                    0.07      0.05 *     2.51 f
  core/be/be_mem/csr/n1202 (net)                3                   0.00       2.51 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                     0.30      0.23 *     2.74 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40                   0.00       2.74 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                 0.00       2.74 f
  core/be/be_mem/trap_pkt_o[2] (net)                                0.00       2.74 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                 0.00       2.74 f
  core/be/trap_pkt[2] (net)                                         0.00       2.74 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)         0.00       2.74 f
  core/be/be_checker/trap_pkt_i[2] (net)                            0.00       2.74 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)     0.00     2.74 f
  core/be/be_checker/director/trap_pkt_i[2] (net)                   0.00       2.74 f
  core/be/be_checker/director/U11/Q (OR3X2)               0.08      0.13 *     2.87 f
  core/be/be_checker/director/n_3_net_ (net)     4                  0.00       2.87 f
  core/be/be_checker/director/U161/QN (NAND2X1)           0.19      0.09 *     2.97 r
  core/be/be_checker/director/n302 (net)        5                   0.00       2.97 r
  core/be/be_checker/director/U410/QN (NAND4X1)           0.15      0.17 *     3.13 f
  core/be/be_checker/director/flush_o (net)     7                   0.00       3.13 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)         0.00       3.13 f
  core/be/be_checker/flush_o (net)                                  0.00       3.13 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)               0.00       3.13 f
  core/be/flush (net)                                               0.00       3.13 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)         0.00       3.13 f
  core/be/be_calculator/flush_i (net)                               0.00       3.13 f
  core/be/be_calculator/U23/Q (OR2X2)                     0.05      0.09 *     3.22 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5        0.00       3.22 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)     0.00     3.22 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)                   0.00       3.22 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)         0.24      0.12 *     3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3            0.00       3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)     0.00     3.34 r
  core/be/be_calculator/mmu_cmd_v_o (net)                           0.00       3.34 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)     0.00       3.34 r
  core/be/mmu_cmd_v (net)                                           0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                   0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (net)                                  0.00       3.34 r
  core/be/be_mem/U270/Q (MUX21X2)                         0.11      0.17 *     3.52 r
  core/be/be_mem/dcache_pkt_v (net)             2                   0.00       3.52 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                   0.00       3.52 r
  core/be/be_mem/dcache/v_i (net)                                   0.00       3.52 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                 0.07      0.15 *     3.67 f
  core/be/be_mem/dcache/n664 (net)              9                   0.00       3.67 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                  0.20      0.10 *     3.76 r
  core/be/be_mem/dcache/n734 (net)             10                   0.00       3.76 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                 0.30      0.20 *     3.97 f
  core/be/be_mem/dcache/n733 (net)             13                   0.00       3.97 f
  core/be/be_mem/dcache/U1190/ZN (INVX0)                  0.10      0.05 *     4.01 r
  core/be/be_mem/dcache/n649 (net)              1                   0.00       4.01 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.09 *     4.11 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       4.11 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     4.11 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       4.11 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       4.11 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       4.11 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       4.11 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       4.11 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       4.11 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       4.11 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       4.11 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       4.11 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     4.17 r
  uce_1__uce/n19 (net)                          2                   0.00       4.17 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     4.24 f
  uce_1__uce/n36 (net)                          4                   0.00       4.24 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     4.36 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       4.36 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     4.41 r
  uce_1__uce/n106 (net)                         2                   0.00       4.41 r
  uce_1__uce/U720/QN (NAND3X0)                            0.34      0.17 *     4.58 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       4.58 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       4.58 f
  mem_resp_yumi_lo[1] (net)                                         0.00       4.58 f
  U3127/Q (OA221X1)                                       0.08      0.15 *     4.73 f
  mem_resp_yumi_o (net)                         1                   0.00       4.73 f
  mem_resp_yumi_o (out)                                   0.08      0.00 *     4.73 f
  data arrival time                                                            4.73

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -4.73
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.17


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)     0.04     0.18     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     1     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)                0.00       0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)     0.00     0.18 f
  core/be/be_calculator/csr_cmd_o[73] (net)                         0.00       0.18 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)     0.00     0.18 f
  core/be/csr_cmd[73] (net)                                         0.00       0.18 f
  core/be/U8/Z (NBUFFX8)                                  0.05      0.08 *     0.26 f
  core/be/n8 (net)                             16                   0.00       0.26 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                 0.00       0.26 f
  core/be/be_mem/csr_cmd_i[73] (net)                                0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                 0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)                            0.00       0.26 f
  core/be/be_mem/csr/U21/ZN (INVX1)                       0.13      0.07 *     0.33 r
  core/be/be_mem/csr/n2520 (net)               12                   0.00       0.33 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                      0.09      0.06 *     0.39 f
  core/be/be_mem/csr/n195 (net)                 3                   0.00       0.39 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                     0.07      0.05 *     0.44 r
  core/be/be_mem/csr/n38 (net)                  1                   0.00       0.44 r
  core/be/be_mem/csr/U91/QN (NOR2X1)                      0.08      0.06 *     0.50 f
  core/be/be_mem/csr/n53 (net)                  3                   0.00       0.50 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                    0.10      0.06 *     0.56 r
  core/be/be_mem/csr/n51 (net)                  2                   0.00       0.56 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                     0.07      0.05 *     0.61 f
  core/be/be_mem/csr/n50 (net)                  2                   0.00       0.61 f
  core/be/be_mem/csr/U168/Z (NBUFFX2)                     0.12      0.12 *     0.73 f
  core/be/be_mem/csr/n2551 (net)               21                   0.00       0.73 f
  core/be/be_mem/csr/U213/ZN (INVX0)                      0.09      0.06 *     0.78 r
  core/be/be_mem/csr/n2552 (net)                3                   0.00       0.78 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                   0.07      0.04 *     0.82 f
  core/be/be_mem/csr/n916 (net)                 1                   0.00       0.82 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                    0.06      0.03 *     0.85 r
  core/be/be_mem/csr/n917 (net)                 1                   0.00       0.85 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                   0.06      0.04 *     0.89 f
  core/be/be_mem/csr/n1116 (net)                2                   0.00       0.89 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                    0.06      0.03 *     0.92 r
  core/be/be_mem/csr/n923 (net)                 1                   0.00       0.92 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                   0.07      0.04 *     0.96 f
  core/be/be_mem/csr/n1332 (net)                4                   0.00       0.96 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                     0.04      0.02 *     0.99 r
  core/be/be_mem/csr/n1275 (net)                1                   0.00       0.99 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                   0.09      0.04 *     1.03 f
  core/be/be_mem/csr/n1278 (net)                1                   0.00       1.03 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                   0.08      0.05 *     1.08 r
  core/be/be_mem/csr/n1280 (net)                1                   0.00       1.08 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                   0.05      0.04 *     1.12 f
  core/be/be_mem/csr/n1285 (net)                1                   0.00       1.12 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                   0.05      0.03 *     1.14 r
  core/be/be_mem/csr/n1287 (net)                1                   0.00       1.14 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                   0.04      0.03 *     1.17 f
  core/be/be_mem/csr/n1295 (net)                1                   0.00       1.17 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                   0.03      0.10 *     1.27 r
  core/be/be_mem/csr/illegal_instr_o (net)      1                   0.00       1.27 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)               0.00       1.27 r
  core/be/be_mem/csr_illegal_instr_lo (net)                         0.00       1.27 r
  core/be/be_mem/U13/QN (NAND2X1)                         0.06      0.04 *     1.30 f
  core/be/be_mem/n8 (net)                       1                   0.00       1.30 f
  core/be/be_mem/U18/QN (NAND2X2)                         0.08      0.04 *     1.35 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5     0.00     1.35 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)      0.00       1.35 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)                 0.00       1.35 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)                0.00       1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)              0.00       1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)     0.00     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)     0.05     0.07 *     1.41 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3     0.00     1.41 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)     0.05     0.07 *     1.48 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3     0.00     1.48 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)     0.04     0.07 *     1.55 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3     0.00     1.55 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)     0.04     0.06 *     1.62 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2     0.00     1.62 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)     0.05     0.07 *     1.69 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3     0.00     1.69 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)     0.04     0.07 *     1.76 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3     0.00     1.76 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)     0.04     0.06 *     1.82 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2     0.00     1.82 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)     0.05     0.07 *     1.89 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3     0.00     1.89 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)     0.04     0.07 *     1.96 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3     0.00     1.96 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)     0.03     0.06 *     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1     0.00     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)       0.00       2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)     0.03     0.05 *     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1       0.00       2.07 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)          0.00       2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)             0.00       2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)     0.00     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)     0.03     0.05 *     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)     0.00     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)     0.00     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.05 *     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)     0.00     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)     0.00     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2     0.00     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)     0.00     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)     0.00     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)     0.05     0.07 *     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5     0.00     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)     0.00     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)         0.00       2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)     0.04     0.06 *     2.36 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1         0.00       2.36 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.36 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)                 0.00       2.36 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     2.36 r
  core/be/be_mem/csr/exception_ecode_v_li (net)                     0.00       2.36 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                   0.11      0.06 *     2.42 f
  core/be/be_mem/csr/n1115 (net)                4                   0.00       2.42 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                     0.08      0.05 *     2.46 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3                   0.00       2.46 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                    0.07      0.05 *     2.51 f
  core/be/be_mem/csr/n1202 (net)                3                   0.00       2.51 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                     0.30      0.23 *     2.74 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40                   0.00       2.74 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                 0.00       2.74 f
  core/be/be_mem/trap_pkt_o[2] (net)                                0.00       2.74 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                 0.00       2.74 f
  core/be/trap_pkt[2] (net)                                         0.00       2.74 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)         0.00       2.74 f
  core/be/be_checker/trap_pkt_i[2] (net)                            0.00       2.74 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)     0.00     2.74 f
  core/be/be_checker/director/trap_pkt_i[2] (net)                   0.00       2.74 f
  core/be/be_checker/director/U11/Q (OR3X2)               0.08      0.13 *     2.87 f
  core/be/be_checker/director/n_3_net_ (net)     4                  0.00       2.87 f
  core/be/be_checker/director/U161/QN (NAND2X1)           0.19      0.09 *     2.97 r
  core/be/be_checker/director/n302 (net)        5                   0.00       2.97 r
  core/be/be_checker/director/U410/QN (NAND4X1)           0.15      0.17 *     3.13 f
  core/be/be_checker/director/flush_o (net)     7                   0.00       3.13 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)         0.00       3.13 f
  core/be/be_checker/flush_o (net)                                  0.00       3.13 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)               0.00       3.13 f
  core/be/flush (net)                                               0.00       3.13 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)         0.00       3.13 f
  core/be/be_calculator/flush_i (net)                               0.00       3.13 f
  core/be/be_calculator/U23/Q (OR2X2)                     0.05      0.09 *     3.22 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5        0.00       3.22 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)     0.00     3.22 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)                   0.00       3.22 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)         0.24      0.12 *     3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3            0.00       3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)     0.00     3.34 r
  core/be/be_calculator/mmu_cmd_v_o (net)                           0.00       3.34 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)     0.00       3.34 r
  core/be/mmu_cmd_v (net)                                           0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                   0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (net)                                  0.00       3.34 r
  core/be/be_mem/U270/Q (MUX21X2)                         0.11      0.17 *     3.52 r
  core/be/be_mem/dcache_pkt_v (net)             2                   0.00       3.52 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                   0.00       3.52 r
  core/be/be_mem/dcache/v_i (net)                                   0.00       3.52 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                 0.07      0.15 *     3.67 f
  core/be/be_mem/dcache/n664 (net)              9                   0.00       3.67 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                  0.20      0.10 *     3.76 r
  core/be/be_mem/dcache/n734 (net)             10                   0.00       3.76 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                 0.30      0.20 *     3.97 f
  core/be/be_mem/dcache/n733 (net)             13                   0.00       3.97 f
  core/be/be_mem/dcache/U1190/ZN (INVX0)                  0.10      0.05 *     4.01 r
  core/be/be_mem/dcache/n649 (net)              1                   0.00       4.01 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.16      0.09 *     4.11 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       4.11 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     4.11 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       4.11 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       4.11 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       4.11 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       4.11 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       4.11 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       4.11 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       4.11 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       4.11 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       4.11 f
  uce_1__uce/U51/QN (NAND2X0)                             0.17      0.07 *     4.17 r
  uce_1__uce/n19 (net)                          2                   0.00       4.17 r
  uce_1__uce/U52/ZN (INVX0)                               0.10      0.07 *     4.24 f
  uce_1__uce/n36 (net)                          4                   0.00       4.24 f
  uce_1__uce/U53/Q (OA221X1)                              0.08      0.12 *     4.36 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       4.36 f
  uce_1__uce/U72/ZN (INVX0)                               0.07      0.05 *     4.41 r
  uce_1__uce/n106 (net)                         2                   0.00       4.41 r
  uce_1__uce/U720/QN (NAND3X0)                            0.34      0.17 *     4.58 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       4.58 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       4.58 f
  mem_resp_yumi_lo[1] (net)                                         0.00       4.58 f
  U3128/Q (AO22X1)                                        0.06      0.13 *     4.71 f
  io_resp_yumi_o (net)                          1                   0.00       4.71 f
  io_resp_yumi_o (out)                                    0.06      0.00 *     4.71 f
  data arrival time                                                            4.71

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -4.71
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.19


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1826/Q (MUX21X1)                                       0.30      0.25 *     0.82 r
  io_cmd_o[35] (net)                            5                   0.00       0.82 r
  U1990/QN (NOR4X0)                                       0.16      0.12 *     0.94 f
  n36 (net)                                     1                   0.00       0.94 f
  U1991/QN (NAND4X0)                                      0.10      0.06 *     1.00 r
  n39 (net)                                     1                   0.00       1.00 r
  U1992/QN (NOR3X0)                                       0.13      0.08 *     1.08 f
  n238 (net)                                    2                   0.00       1.08 f
  U1995/QN (NAND2X0)                                      0.12      0.07 *     1.15 r
  n236 (net)                                    2                   0.00       1.15 r
  U3122/QN (NOR2X0)                                       0.14      0.08 *     1.23 f
  io_cmd_v_o (net)                              1                   0.00       1.23 f
  io_cmd_v_o (out)                                        0.14      0.00 *     1.23 f
  data arrival time                                                            1.23

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -1.23
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.67


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1826/Q (MUX21X1)                                       0.30      0.25 *     0.82 r
  io_cmd_o[35] (net)                            5                   0.00       0.82 r
  U1990/QN (NOR4X0)                                       0.16      0.12 *     0.94 f
  n36 (net)                                     1                   0.00       0.94 f
  U1991/QN (NAND4X0)                                      0.10      0.06 *     1.00 r
  n39 (net)                                     1                   0.00       1.00 r
  U1992/QN (NOR3X0)                                       0.13      0.08 *     1.08 f
  n238 (net)                                    2                   0.00       1.08 f
  U3123/QN (NOR2X0)                                       0.11      0.06 *     1.14 r
  mem_cmd_v_o (net)                             1                   0.00       1.14 r
  mem_cmd_v_o (out)                                       0.11      0.00 *     1.14 r
  data arrival time                                                            1.14

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -1.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.76


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1826/Q (MUX21X1)                                       0.30      0.25 *     0.82 r
  io_cmd_o[35] (net)                            5                   0.00       0.82 r
  U1827/Z (NBUFFX2)                                       0.04      0.10 *     0.93 r
  mem_cmd_o[35] (net)                           1                   0.00       0.93 r
  mem_cmd_o[35] (out)                                     0.04      0.00 *     0.93 r
  data arrival time                                                            0.93

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.93
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.97


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1806/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[25] (net)                            6                   0.00       0.82 r
  U1807/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[25] (net)                           1                   0.00       0.92 r
  mem_cmd_o[25] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1820/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[32] (net)                            4                   0.00       0.82 r
  U1821/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[32] (net)                           1                   0.00       0.92 r
  mem_cmd_o[32] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1808/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[26] (net)                            5                   0.00       0.82 r
  U1809/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[26] (net)                           1                   0.00       0.92 r
  mem_cmd_o[26] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1816/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[30] (net)                            4                   0.00       0.82 r
  U1817/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[30] (net)                           1                   0.00       0.92 r
  mem_cmd_o[30] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1828/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[36] (net)                            5                   0.00       0.82 r
  U1829/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[36] (net)                           1                   0.00       0.92 r
  mem_cmd_o[36] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1822/Q (MUX21X1)                                       0.28      0.24 *     0.82 r
  io_cmd_o[33] (net)                            4                   0.00       0.82 r
  U1823/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[33] (net)                           1                   0.00       0.92 r
  mem_cmd_o[33] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1810/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[27] (net)                            5                   0.00       0.82 r
  U1811/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[27] (net)                           1                   0.00       0.92 r
  mem_cmd_o[27] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1818/Q (MUX21X1)                                       0.28      0.24 *     0.82 r
  io_cmd_o[31] (net)                            4                   0.00       0.82 r
  U1819/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[31] (net)                           1                   0.00       0.92 r
  mem_cmd_o[31] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1814/Q (MUX21X1)                                       0.29      0.24 *     0.82 r
  io_cmd_o[29] (net)                            4                   0.00       0.82 r
  U1815/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[29] (net)                           1                   0.00       0.92 r
  mem_cmd_o[29] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1824/Q (MUX21X1)                                       0.28      0.24 *     0.82 r
  io_cmd_o[34] (net)                            4                   0.00       0.82 r
  U1825/Z (NBUFFX2)                                       0.04      0.10 *     0.92 r
  mem_cmd_o[34] (net)                           1                   0.00       0.92 r
  mem_cmd_o[34] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1812/Q (MUX21X1)                                       0.28      0.24 *     0.81 r
  io_cmd_o[28] (net)                            4                   0.00       0.81 r
  U1813/Z (NBUFFX2)                                       0.04      0.10 *     0.91 r
  mem_cmd_o[28] (net)                           1                   0.00       0.91 r
  mem_cmd_o[28] (out)                                     0.04      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1834/Q (MUX21X1)                                       0.27      0.23 *     0.81 r
  io_cmd_o[39] (net)                            5                   0.00       0.81 r
  U1835/Z (NBUFFX2)                                       0.04      0.10 *     0.90 r
  mem_cmd_o[39] (net)                           1                   0.00       0.90 r
  mem_cmd_o[39] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1838/Q (MUX21X1)                                       0.27      0.23 *     0.81 r
  io_cmd_o[41] (net)                            5                   0.00       0.81 r
  U1839/Z (NBUFFX2)                                       0.04      0.10 *     0.90 r
  mem_cmd_o[41] (net)                           1                   0.00       0.90 r
  mem_cmd_o[41] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1832/Q (MUX21X1)                                       0.27      0.23 *     0.81 r
  io_cmd_o[38] (net)                            5                   0.00       0.81 r
  U1833/Z (NBUFFX2)                                       0.04      0.10 *     0.90 r
  mem_cmd_o[38] (net)                           1                   0.00       0.90 r
  mem_cmd_o[38] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1836/Q (MUX21X1)                                       0.26      0.23 *     0.80 r
  io_cmd_o[40] (net)                            5                   0.00       0.80 r
  U1837/Z (NBUFFX2)                                       0.04      0.10 *     0.90 r
  mem_cmd_o[40] (net)                           1                   0.00       0.90 r
  mem_cmd_o[40] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1830/Q (MUX21X1)                                       0.26      0.23 *     0.80 r
  io_cmd_o[37] (net)                            5                   0.00       0.80 r
  U1831/Z (NBUFFX2)                                       0.04      0.10 *     0.90 r
  mem_cmd_o[37] (net)                           1                   0.00       0.90 r
  mem_cmd_o[37] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1840/Q (MUX21X1)                                       0.25      0.22 *     0.80 r
  io_cmd_o[42] (net)                            5                   0.00       0.80 r
  U1841/Z (NBUFFX2)                                       0.04      0.10 *     0.90 r
  mem_cmd_o[42] (net)                           1                   0.00       0.90 r
  mem_cmd_o[42] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1842/Q (MUX21X1)                                       0.25      0.22 *     0.80 r
  io_cmd_o[43] (net)                            5                   0.00       0.80 r
  U1843/Z (NBUFFX2)                                       0.04      0.10 *     0.89 r
  mem_cmd_o[43] (net)                           1                   0.00       0.89 r
  mem_cmd_o[43] (out)                                     0.04      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1848/Q (MUX21X1)                                       0.23      0.21 *     0.79 r
  io_cmd_o[46] (net)                            4                   0.00       0.79 r
  U1849/Z (NBUFFX2)                                       0.05      0.10 *     0.89 r
  mem_cmd_o[46] (net)                           1                   0.00       0.89 r
  mem_cmd_o[46] (out)                                     0.05      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1850/Q (MUX21X1)                                       0.22      0.21 *     0.79 r
  io_cmd_o[51] (net)                            4                   0.00       0.79 r
  U1851/Z (NBUFFX2)                                       0.05      0.10 *     0.88 r
  mem_cmd_o[51] (net)                           1                   0.00       0.88 r
  mem_cmd_o[51] (out)                                     0.05      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1804/Q (MUX21X1)                                       0.23      0.21 *     0.79 r
  io_cmd_o[24] (net)                            5                   0.00       0.79 r
  U1805/Z (NBUFFX2)                                       0.04      0.09 *     0.88 r
  mem_cmd_o[24] (net)                           1                   0.00       0.88 r
  mem_cmd_o[24] (out)                                     0.04      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1846/Q (MUX21X1)                                       0.23      0.21 *     0.79 r
  io_cmd_o[45] (net)                            4                   0.00       0.79 r
  U1847/Z (NBUFFX2)                                       0.04      0.09 *     0.88 r
  mem_cmd_o[45] (net)                           1                   0.00       0.88 r
  mem_cmd_o[45] (out)                                     0.04      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1852/Q (MUX21X1)                                       0.22      0.21 *     0.79 r
  io_cmd_o[52] (net)                            4                   0.00       0.79 r
  U1853/Z (NBUFFX2)                                       0.04      0.09 *     0.88 r
  mem_cmd_o[52] (net)                           1                   0.00       0.88 r
  mem_cmd_o[52] (out)                                     0.04      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1844/Q (MUX21X1)                                       0.23      0.21 *     0.79 r
  io_cmd_o[44] (net)                            4                   0.00       0.79 r
  U1845/Z (NBUFFX2)                                       0.04      0.09 *     0.88 r
  mem_cmd_o[44] (net)                           1                   0.00       0.88 r
  mem_cmd_o[44] (out)                                     0.04      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.41      0.33       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34                   0.00       0.33 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.33 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.33 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.33 r
  fifo_v_lo[1] (net)                                                0.00       0.33 r
  U1759/Z (NBUFFX2)                                       0.29      0.24 *     0.58 r
  n442 (net)                                   34                   0.00       0.58 r
  U1796/Q (MUX21X1)                                       0.21      0.20 *     0.78 r
  io_cmd_o[20] (net)                            4                   0.00       0.78 r
  U1797/Z (NBUFFX2)                                       0.04      0.09 *     0.87 r
  mem_cmd_o[20] (net)                           1                   0.00       0.87 r
  mem_cmd_o[20] (out)                                     0.04      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U60/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n535 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U71/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n546 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U69/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n544 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U61/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n536 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U50/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n526 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U77/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n551 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U62/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n537 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U73/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n547 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U76/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n550 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U43/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n519 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U48/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n524 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U68/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n543 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U67/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n542 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U74/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n548 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U58/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n533 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U63/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n538 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U70/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n545 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U75/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n549 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U47/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n523 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U78/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n552 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U66/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n541 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U44/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n520 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U65/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n540 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U59/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n534 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U52/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n528 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U64/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n539 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U51/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n527 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U49/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n525 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U45/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n521 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)     0.10     0.22     0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (net)     1     0.00       0.22 f
  core/be/be_calculator/reservation_reg/data_o[193] (bsg_dff_width_p295_0)     0.00     0.22 f
  core/be/be_calculator/reservation_r[193] (net)                    0.00       0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (bp_be_pipe_mem_02_0)     0.00     0.22 f
  core/be/be_calculator/pipe_mem/decode_i[1] (net)                  0.00       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.08      0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/n155 (net)    39                   0.00       0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.04      0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/offset[0] (net)     1              0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/B[0] (net)                 0.00       0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)     0.06     0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/n163 (net)     1           0.00       0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)     0.06     0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/n164 (net)     1           0.00       0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)     0.06     0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/n171 (net)     1           0.00       0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)     0.06     0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/n170 (net)     1           0.00       0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)     0.06     0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/n169 (net)     1           0.00       0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)     0.06     0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/n168 (net)     1           0.00       0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)     0.06     0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/n167 (net)     1           0.00       1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)     0.06     0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/n166 (net)     1           0.00       1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)     0.07     0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/n165 (net)     1           0.00       1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)     0.06     0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/n172 (net)     1           0.00       1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)     0.07     0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/n173 (net)     1           0.00       1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)     0.06     0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/n185 (net)     1           0.00       1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)     0.06     0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/n179 (net)     1           0.00       1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)     0.06     0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/n196 (net)     1           0.00       1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)     0.05     0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/n184 (net)     1           0.00       1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)     0.06     0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/n187 (net)     1           0.00       1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)     0.06     0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/n181 (net)     1           0.00       2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)     0.06     0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/n174 (net)     1           0.00       2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)     0.06     0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/n175 (net)     1           0.00       2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)     0.06     0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/n182 (net)     1           0.00       2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)     0.06     0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/n183 (net)     1           0.00       2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)     0.06     0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/n191 (net)     1           0.00       2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)     0.06     0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/n194 (net)     1           0.00       2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)     0.06     0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/n192 (net)     1           0.00       2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)     0.06     0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/n180 (net)     1           0.00       2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)     0.06     0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/n186 (net)     1           0.00       2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)     0.06     0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/n193 (net)     1           0.00       3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)     0.06     0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/n176 (net)     1           0.00       3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)     0.06     0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/n177 (net)     1           0.00       3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)     0.06     0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/n178 (net)     1           0.00       3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)     0.08     0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/n188 (net)     1           0.00       3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)     0.06     0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/n190 (net)     1           0.00       3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)     0.06     0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/n189 (net)     1           0.00       3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)     0.06     0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/n195 (net)     1           0.00       3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)     0.06     0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/n197 (net)     1           0.00       3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)     0.06     0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/n198 (net)     1           0.00       4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)     0.07     0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/n200 (net)     1           0.00       4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)     0.05     0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/n199 (net)     1           0.00       4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)     0.05     0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (net)     1        0.00       4.37 f
  core/be/be_calculator/pipe_mem/add_x_2/SUM[38] (bp_be_pipe_mem_02_DW01_add_J32_0_0)     0.00     4.37 f
  core/be/be_calculator/pipe_mem/N45 (net)                          0.00       4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.05      0.08 *     4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (net)     2         0.00       4.45 f
  core/be/be_calculator/pipe_mem/mmu_cmd_o[102] (bp_be_pipe_mem_02_0)     0.00     4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (net)                        0.00       4.45 f
  core/be/be_calculator/mmu_cmd_o[102] (bp_be_calculator_top_02_0)     0.00     4.45 f
  core/be/mmu_cmd[102] (net)                                        0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (bp_be_mem_top_02_0)                0.00       4.45 f
  core/be/be_mem/mmu_cmd_i[102] (net)                               0.00       4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.13      0.14 *     4.59 f
  core/be/be_mem/n_8_net__26_ (net)            18                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (bp_tlb_02_8_2)                    0.00       4.59 f
  core/be/be_mem/dtlb/vtag_i[26] (net)                              0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     4.59 f
  core/be/be_mem/dtlb/vtag_cam/r_data_i[26] (net)                   0.00       4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.07      0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/n599 (net)       8                   0.00       4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.04      0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/n266 (net)       1                   0.00       4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.08      0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/n323 (net)       1                   0.00       4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.12      0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/match_array[6] (net)     1           0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/i[6] (net)                   0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (bsg_encode_one_hot_width_p4_54)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/i[2] (net)     0.00       4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_106)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_207)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/i[0] (net)     0.00     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)     0.03     0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (net)     1     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_207)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_vs_0_ (net)     0.00     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (net)     2     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_106)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/addr_o[1] (net)     0.00     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)     0.06     0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (net)     6     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/v_o (bsg_encode_one_hot_width_p4_54)     0.00     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/addr_o[2] (net)              0.00       5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.03      0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (net)     1              0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/v_o (bsg_encode_one_hot_width_p8_lo_to_hi_p1_16)     0.00     5.07 r
  core/be/be_mem/dtlb/vtag_cam/matched (net)                        0.00       5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.07      0.09 *     5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (net)     11                   0.00       5.16 r
  core/be/be_mem/dtlb/vtag_cam/r_v_o (bsg_cam_1r1w_els_p8_width_p27_multiple_entries_p0_find_empty_entry_p1_2)     0.00     5.16 r
  core/be/be_mem/dtlb/cam_r_v (net)                                 0.00       5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.04      0.06 *     5.22 r
  core/be/be_mem/dtlb/n_6_net_ (net)            2                   0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (bsg_mem_1rw_sync_width_p34_els_p8_3)     0.00     5.22 r
  core/be/be_mem/dtlb/entry_ram/v_i (net)                           0.00       5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.05      0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/n_0_net_ (net)     4                0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (bsg_mem_1r1w_width_p34_els_p8_read_write_same_addr_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/w_v_i (net)             0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (bsg_mem_1r1w_synth_width_p34_els_p8_read_write_same_addr_p0_harden_p0_3)     0.00     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/w_v_i (net)       0.00       5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)     0.57     0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n7 (net)    34     0.00      5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U46/Q (MUX21X1)     0.05     0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/n522 (net)     1     0.00     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_/D (DFFX1)     0.05     0.00 *     5.81 r
  data arrival time                                                            5.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_/CLK (DFFX1)     0.00     6.00 r
  library setup time                                               -0.07       5.93
  data required time                                                           5.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.93
  data arrival time                                                           -5.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12




