/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 * ul1_nvram_def.h
 *
 * Project:
 * --------
 *   MAUI
 *
 * Description:
 * ------------
 *    This file contains `vendor' defined logical data items stored in NVRAM.
 *    These logical data items are used in object code of Protocol Stack software.
 *
 *    As for customizable logical data items, they are defined in nvram_user_config.c
 *
 * Author:
 * -------
 * 
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/
#ifndef __UL1_NVRAM_DEF_H__
#define __UL1_NVRAM_DEF_H__

/* In case of that not to build this file in 2G projects or 3G TDD projects */
#if defined (__MTK_UL1_FDD__)

#ifdef __cplusplus
extern "C"
{
#endif /* __cplusplus */ 

/*
 *   Include Headers
 */
 

/*
 *   NVRAM Basic Headers
 */

#include "nvram_defs.h"
#include "nvram_enums.h"
#include "ps_public_enum.h"
#include "device.h"
/*
 *   User Headers
 */
 
 
 


/*
 *   LID Enums
 */
 
typedef enum
{
    NVRAM_EF_UL1_3G_RF_PARAMETER_LID                = NVRAM_LID_GRP_UL1(2),
    NVRAM_EF_UL1_IOT_CUSTOMIZATION_LID              = NVRAM_LID_GRP_UL1(3),
    NVRAM_EF_UL1_HSPA_CATEGORY_LID                  = NVRAM_LID_GRP_UL1(4),
    NVRAM_EF_UL1_MIPI_TPC_START                     = NVRAM_LID_GRP_UL1(5),
    NVRAM_EF_UL1_MIPI_TPC_HIGHBAND1_LID = NVRAM_EF_UL1_MIPI_TPC_START,
    NVRAM_EF_UL1_MIPI_TPC_HIGHBAND2_LID,              /*NVRAM_LID_GRP_UL1(6)*/
    NVRAM_EF_UL1_MIPI_TPC_HIGHBAND3_LID,              /*NVRAM_LID_GRP_UL1(7)*/
    NVRAM_EF_UL1_MIPI_TPC_LOWBAND1_LID,               /*NVRAM_LID_GRP_UL1(8)*/
    NVRAM_EF_UL1_MIPI_TPC_LOWBAND2_LID,               /*NVRAM_LID_GRP_UL1(9)*/
    NVRAM_EF_UL1_MIPI_TPC_END = NVRAM_EF_UL1_MIPI_TPC_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_ET_START                      = NVRAM_LID_GRP_UL1(10),
    NVRAM_EF_UL1_MIPI_ET_HIGHBAND1_LID              = NVRAM_EF_UL1_MIPI_ET_START,
    NVRAM_EF_UL1_MIPI_ET_HIGHBAND2_LID,               /*NVRAM_LID_GRP_UL1(11)*/
    NVRAM_EF_UL1_MIPI_ET_HIGHBAND3_LID,               /*NVRAM_LID_GRP_UL1(12)*/
    NVRAM_EF_UL1_MIPI_ET_LOWBAND1_LID,                /*NVRAM_LID_GRP_UL1(13)*/
    NVRAM_EF_UL1_MIPI_ET_LOWBAND2_LID,                /*NVRAM_LID_GRP_UL1(14)*/
    NVRAM_EF_UL1_MIPI_ET_END                        = NVRAM_EF_UL1_MIPI_ET_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_RX_EVENT_START                = NVRAM_LID_GRP_UL1(15),
    NVRAM_EF_UL1_MIPI_RX_EVENT_HIGHBAND1_LID        = NVRAM_EF_UL1_MIPI_RX_EVENT_START,
    NVRAM_EF_UL1_MIPI_RX_EVENT_HIGHBAND2_LID,         /*NVRAM_LID_GRP_UL1(16)*/
    NVRAM_EF_UL1_MIPI_RX_EVENT_HIGHBAND3_LID,         /*NVRAM_LID_GRP_UL1(17)*/
    NVRAM_EF_UL1_MIPI_RX_EVENT_LOWBAND1_LID,          /*NVRAM_LID_GRP_UL1(18)*/
    NVRAM_EF_UL1_MIPI_RX_EVENT_LOWBAND2_LID,          /*NVRAM_LID_GRP_UL1(19)*/
    NVRAM_EF_UL1_MIPI_RX_EVENT_END                  = NVRAM_EF_UL1_MIPI_RX_EVENT_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_RX_DATA_START                 = NVRAM_LID_GRP_UL1(20),
    NVRAM_EF_UL1_MIPI_RX_DATA_HIGHBAND1_LID         = NVRAM_EF_UL1_MIPI_RX_DATA_START,
    NVRAM_EF_UL1_MIPI_RX_DATA_HIGHBAND2_LID,          /*NVRAM_LID_GRP_UL1(21)*/
    NVRAM_EF_UL1_MIPI_RX_DATA_HIGHBAND3_LID,          /*NVRAM_LID_GRP_UL1(22)*/
    NVRAM_EF_UL1_MIPI_RX_DATA_LOWBAND1_LID,           /*NVRAM_LID_GRP_UL1(23)*/
    NVRAM_EF_UL1_MIPI_RX_DATA_LOWBAND2_LID,           /*NVRAM_LID_GRP_UL1(24)*/
    NVRAM_EF_UL1_MIPI_RX_DATA_END                   = NVRAM_EF_UL1_MIPI_RX_DATA_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_TX_EVENT_START                = NVRAM_LID_GRP_UL1(25),
    NVRAM_EF_UL1_MIPI_TX_EVENT_HIGHBAND1_LID        = NVRAM_EF_UL1_MIPI_TX_EVENT_START,
    NVRAM_EF_UL1_MIPI_TX_EVENT_HIGHBAND2_LID,         /*NVRAM_LID_GRP_UL1(26)*/
    NVRAM_EF_UL1_MIPI_TX_EVENT_HIGHBAND3_LID,         /*NVRAM_LID_GRP_UL1(27)*/
    NVRAM_EF_UL1_MIPI_TX_EVENT_LOWBAND1_LID,          /*NVRAM_LID_GRP_UL1(28)*/
    NVRAM_EF_UL1_MIPI_TX_EVENT_LOWBAND2_LID,          /*NVRAM_LID_GRP_UL1(29)*/
    NVRAM_EF_UL1_MIPI_TX_EVENT_END                  = NVRAM_EF_UL1_MIPI_TX_EVENT_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_TX_DATA_START                 = NVRAM_LID_GRP_UL1(30),
    NVRAM_EF_UL1_MIPI_TX_DATA_HIGHBAND1_LID         = NVRAM_EF_UL1_MIPI_TX_DATA_START,
    NVRAM_EF_UL1_MIPI_TX_DATA_HIGHBAND2_LID,          /*NVRAM_LID_GRP_UL1(31)*/
    NVRAM_EF_UL1_MIPI_TX_DATA_HIGHBAND3_LID,          /*NVRAM_LID_GRP_UL1(32)*/
    NVRAM_EF_UL1_MIPI_TX_DATA_LOWBAND1_LID,           /*NVRAM_LID_GRP_UL1(33)*/
    NVRAM_EF_UL1_MIPI_TX_DATA_LOWBAND2_LID,           /*NVRAM_LID_GRP_UL1(34)*/
    NVRAM_EF_UL1_MIPI_TX_DATA_END                   = NVRAM_EF_UL1_MIPI_TX_DATA_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_START           = NVRAM_LID_GRP_UL1(35),
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_HIGHBAND1_LID   = NVRAM_EF_UL1_MIPI_ASM_ISOLATION_START,
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_HIGHBAND2_LID,    /*NVRAM_LID_GRP_UL1(36)*/
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_HIGHBAND3_LID,    /*NVRAM_LID_GRP_UL1(37)*/
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_LOWBAND1_LID,     /*NVRAM_LID_GRP_UL1(38)*/
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_LOWBAND2_LID,     /*NVRAM_LID_GRP_UL1(39)*/
    NVRAM_EF_UL1_MIPI_ASM_ISOLATION_END             = NVRAM_EF_UL1_MIPI_ASM_ISOLATION_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_INIT_CW_LID                   = NVRAM_LID_GRP_UL1(40),
    NVRAM_EF_UL1_MIPI_SLEEP_CW_LID                  = NVRAM_LID_GRP_UL1(41),
    NVRAM_EF_UL1_MIPI_ET_ON_CW_LID                  = NVRAM_LID_GRP_UL1(42),
    NVRAM_EF_UL1_MIPI_ET_OFF_CW_LID                 = NVRAM_LID_GRP_UL1(43),
    NVRAM_EF_UL1_VPA_SRC_SEL_START                  = NVRAM_LID_GRP_UL1(44),
    NVRAM_EF_UL1_VPA_SRC_SEL_HIGHBAND1_LID          = NVRAM_EF_UL1_VPA_SRC_SEL_START,
    NVRAM_EF_UL1_VPA_SRC_SEL_HIGHBAND2_LID,           /*NVRAM_LID_GRP_UL1(45)*/
    NVRAM_EF_UL1_VPA_SRC_SEL_HIGHBAND3_LID,           /*NVRAM_LID_GRP_UL1(46)*/
    NVRAM_EF_UL1_VPA_SRC_SEL_LOWBAND1_LID,            /*NVRAM_LID_GRP_UL1(47)*/
    NVRAM_EF_UL1_VPA_SRC_SEL_LOWBAND2_LID,            /*NVRAM_LID_GRP_UL1(48)*/
    NVRAM_EF_UL1_VPA_SRC_SEL_END                    = NVRAM_EF_UL1_VPA_SRC_SEL_LOWBAND2_LID,
    NVRAM_EF_UL1_TXPOWEROFFSET_START                =NVRAM_LID_GRP_UL1(49),
    NVRAM_EF_UL1_TXPOWEROFFSET_HIGHBAND1_LID        =NVRAM_EF_UL1_TXPOWEROFFSET_START,
    NVRAM_EF_UL1_TXPOWEROFFSET_HIGHBAND2_LID,         /*NVRAM_LID_GRP_UL1(50)*/
    NVRAM_EF_UL1_TXPOWEROFFSET_HIGHBAND3_LID,         /*NVRAM_LID_GRP_UL1(51)*/
    NVRAM_EF_UL1_TXPOWEROFFSET_LOWBAND1_LID,          /*NVRAM_LID_GRP_UL1(52)*/
    NVRAM_EF_UL1_TXPOWEROFFSET_LOWBAND2_LID,          /*NVRAM_LID_GRP_UL1(53)*/
    NVRAM_EF_UL1_TXPOWEROFFSET_END                  =NVRAM_EF_UL1_TXPOWEROFFSET_LOWBAND2_LID,
    NVRAM_EF_UL1_TAS_START                          = NVRAM_LID_GRP_UL1(54),
    NVRAM_EF_UL1_TAS_FEATURE_BY_RAT_LID             = NVRAM_EF_UL1_TAS_START,
    NVRAM_EF_UL1_TAS_FE_ROUTE_DATABASE_LID,           /*NVRAM_LID_GRP_UL1(55)*/
    NVRAM_EF_UL1_TAS_FE_DATABASE_LID,                 /*NVRAM_LID_GRP_UL1(56)*/
    NVRAM_EF_UL1_TAS_CAT_A_MIPI_EVENT_LID,            /*NVRAM_LID_GRP_UL1(57)*/
    NVRAM_EF_UL1_TAS_CAT_A_MIPI_DATA_LID,             /*NVRAM_LID_GRP_UL1(58)*/
    NVRAM_EF_UL1_TAS_CAT_B_MIPI_EVENT_LID,            /*NVRAM_LID_GRP_UL1(59)*/
    NVRAM_EF_UL1_TAS_CAT_B_MIPI_DATA_LID,             /*NVRAM_LID_GRP_UL1(60)*/
    NVRAM_EF_UL1_TAS_CAT_C_MIPI_EVENT_LID,            /*NVRAM_LID_GRP_UL1(61)*/
    NVRAM_EF_UL1_TAS_CAT_C_MIPI_DATA_LID,             /*NVRAM_LID_GRP_UL1(62)*/
    NVRAM_EF_UL1_TAS_END_LID                        = NVRAM_EF_UL1_TAS_CAT_C_MIPI_DATA_LID,
    NVRAM_EF_UL1_RXPOWEROFFSET_START                =NVRAM_LID_GRP_UL1(66),
    NVRAM_EF_UL1_RXPOWEROFFSET_HIGHBAND1_LID        =NVRAM_EF_UL1_RXPOWEROFFSET_START,
    NVRAM_EF_UL1_RXPOWEROFFSET_HIGHBAND2_LID,         /*NVRAM_LID_GRP_UL1(67)*/
    NVRAM_EF_UL1_RXPOWEROFFSET_HIGHBAND3_LID,         /*NVRAM_LID_GRP_UL1(68)*/
    NVRAM_EF_UL1_RXPOWEROFFSET_LOWBAND1_LID,          /*NVRAM_LID_GRP_UL1(69)*/
    NVRAM_EF_UL1_RXPOWEROFFSET_LOWBAND2_LID,          /*NVRAM_LID_GRP_UL1(70)*/
    NVRAM_EF_UL1_RXPOWEROFFSET_END                  =NVRAM_EF_UL1_RXPOWEROFFSET_LOWBAND2_LID,
	NVRAM_EF_UL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID,
    NVRAM_EF_UL1_LOW_POWER_LID                      = NVRAM_LID_GRP_UL1(80),
    NVRAM_EF_UL1_TAS_THRESHOLD_LID                  = NVRAM_LID_GRP_UL1(81),
    NVRAM_EF_UL1_DAT_START                          = NVRAM_LID_GRP_UL1(82),
    NVRAM_EF_UL1_DAT_FEATURE_BY_RAT_LID             = NVRAM_EF_UL1_DAT_START,
    NVRAM_EF_UL1_DAT_FE_ROUTE_DATABASE_LID,           /*NVRAM_LID_GRP_UL1(83)*/
    NVRAM_EF_UL1_DAT_FE_DATABASE_LID,                 /*NVRAM_LID_GRP_UL1(84)*/
    NVRAM_EF_UL1_DAT_CAT_A_MIPI_EVENT_LID,            /*NVRAM_LID_GRP_UL1(85)*/
    NVRAM_EF_UL1_DAT_CAT_A_MIPI_DATA_LID,             /*NVRAM_LID_GRP_UL1(86)*/
    NVRAM_EF_UL1_DAT_CAT_B_MIPI_EVENT_LID,            /*NVRAM_LID_GRP_UL1(87)*/
    NVRAM_EF_UL1_DAT_CAT_B_MIPI_DATA_LID,             /*NVRAM_LID_GRP_UL1(88)*/
    NVRAM_EF_UL1_DAT_END_LID                        = NVRAM_EF_UL1_DAT_CAT_B_MIPI_DATA_LID,
    NVRAM_EF_UL1_DPD_PARAMETER_LID                  = NVRAM_LID_GRP_UL1(89),   
    NVRAM_EF_UL1_DPD_CTRL_DATA_START                = NVRAM_LID_GRP_UL1(90),
    NVRAM_EF_UL1_DPD_CTRL_DATA_HIGHBAND1_LID        = NVRAM_EF_UL1_DPD_CTRL_DATA_START,
    NVRAM_EF_UL1_DPD_CTRL_DATA_HIGHBAND2_LID,         /*NVRAM_LID_GRP_UL1(91)*/
    NVRAM_EF_UL1_DPD_CTRL_DATA_HIGHBAND3_LID,         /*NVRAM_LID_GRP_UL1(92)*/
    NVRAM_EF_UL1_DPD_CTRL_DATA_LOWBAND1_LID,          /*NVRAM_LID_GRP_UL1(93)*/
    NVRAM_EF_UL1_DPD_CTRL_DATA_LOWBAND2_LID,          /*NVRAM_LID_GRP_UL1(94)*/
    NVRAM_EF_UL1_DPD_CTRL_DATA_END                  = NVRAM_EF_UL1_DPD_CTRL_DATA_LOWBAND2_LID,    
    NVRAM_EF_UL1_DPD_CAL_DATA_START                 = NVRAM_LID_GRP_UL1(95),
    NVRAM_EF_UL1_DPD_CAL_DATA_HIGHBAND1_LID         = NVRAM_EF_UL1_DPD_CAL_DATA_START,
    NVRAM_EF_UL1_DPD_CAL_DATA_HIGHBAND2_LID,          /*NVRAM_LID_GRP_UL1(96)*/
    NVRAM_EF_UL1_DPD_CAL_DATA_HIGHBAND3_LID,          /*NVRAM_LID_GRP_UL1(97)*/
    NVRAM_EF_UL1_DPD_CAL_DATA_LOWBAND1_LID,           /*NVRAM_LID_GRP_UL1(98)*/
    NVRAM_EF_UL1_DPD_CAL_DATA_LOWBAND2_LID,           /*NVRAM_LID_GRP_UL1(99)*/
    NVRAM_EF_UL1_DPD_CAL_DATA_END                   = NVRAM_EF_UL1_DPD_CAL_DATA_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_DPD_TPC_START                 = NVRAM_LID_GRP_UL1(100),
    NVRAM_EF_UL1_MIPI_DPD_TPC_HIGHBAND1_LID         = NVRAM_EF_UL1_MIPI_DPD_TPC_START,
    NVRAM_EF_UL1_MIPI_DPD_TPC_HIGHBAND2_LID,          /*NVRAM_LID_GRP_UL1(101)*/
    NVRAM_EF_UL1_MIPI_DPD_TPC_HIGHBAND3_LID,          /*NVRAM_LID_GRP_UL1(102)*/
    NVRAM_EF_UL1_MIPI_DPD_TPC_LOWBAND1_LID,           /*NVRAM_LID_GRP_UL1(103)*/
    NVRAM_EF_UL1_MIPI_DPD_TPC_LOWBAND2_LID,           /*NVRAM_LID_GRP_UL1(104)*/
    NVRAM_EF_UL1_MIPI_DPD_TPC_END                   = NVRAM_EF_UL1_MIPI_DPD_TPC_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_START            = NVRAM_LID_GRP_UL1(105),
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_HIGHBAND1_LID    = NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_START,
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_HIGHBAND2_LID,     /*NVRAM_LID_GRP_UL1(106)*/
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_HIGHBAND3_LID,     /*NVRAM_LID_GRP_UL1(107)*/
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_LOWBAND1_LID,      /*NVRAM_LID_GRP_UL1(108)*/
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_LOWBAND2_LID,      /*NVRAM_LID_GRP_UL1(109)*/
    NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_END              = NVRAM_EF_UL1_MIPI_ETM_TPC_DATA_LOWBAND2_LID,    
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_START            = NVRAM_LID_GRP_UL1(110),
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_HIGHBAND1_LID    = NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_START,
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_HIGHBAND2_LID,     /*NVRAM_LID_GRP_UL1(111)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_HIGHBAND3_LID,     /*NVRAM_LID_GRP_UL1(112)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_LOWBAND1_LID,      /*NVRAM_LID_GRP_UL1(113)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_LOWBAND2_LID,      /*NVRAM_LID_GRP_UL1(114)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_END              = NVRAM_EF_UL1_MIPI_ETM_TX_EVENT_LOWBAND2_LID,
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_START             = NVRAM_LID_GRP_UL1(115),
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_HIGHBAND1_LID     = NVRAM_EF_UL1_MIPI_ETM_TX_DATA_START,
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_HIGHBAND2_LID,     /*NVRAM_LID_GRP_UL1(116)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_HIGHBAND3_LID,     /*NVRAM_LID_GRP_UL1(117)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_LOWBAND1_LID,      /*NVRAM_LID_GRP_UL1(118)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_LOWBAND2_LID,      /*NVRAM_LID_GRP_UL1(119)*/
    NVRAM_EF_UL1_MIPI_ETM_TX_DATA_END               = NVRAM_EF_UL1_MIPI_ETM_TX_DATA_LOWBAND2_LID,
    NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_START          = NVRAM_LID_GRP_UL1(120),
    NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_LID            = NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_START,
    NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_END            = NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_LID,
    NVRAM_EF_UL1_RAS_PARAMETER_LID                  = NVRAM_LID_GRP_UL1(121),
    NVRAM_EF_UL1_RFEQ_COEF_START                    = NVRAM_LID_GRP_UL1(122),
    NVRAM_EF_UL1_RFEQ_COEF_HIGHBAND1_LID            = NVRAM_EF_UL1_RFEQ_COEF_START,
    NVRAM_EF_UL1_RFEQ_COEF_HIGHBAND2_LID,             /*NVRAM_LID_GRP_UL1(123)*/
    NVRAM_EF_UL1_RFEQ_COEF_HIGHBAND3_LID,             /*NVRAM_LID_GRP_UL1(124)*/
    NVRAM_EF_UL1_RFEQ_COEF_LOWBAND1_LID,              /*NVRAM_LID_GRP_UL1(125)*/
    NVRAM_EF_UL1_RFEQ_COEF_LOWBAND2_LID,              /*NVRAM_LID_GRP_UL1(126)*/
    NVRAM_EF_UL1_RFEQ_COEF_END                      = NVRAM_EF_UL1_RFEQ_COEF_LOWBAND2_LID,
    NVRAM_EF_UL1_RFEQ_REAL_COEF_START               = NVRAM_LID_GRP_UL1(127),
    NVRAM_EF_UL1_RFEQ_REAL_COEF_HIGHBAND1_LID       = NVRAM_EF_UL1_RFEQ_REAL_COEF_START,
    NVRAM_EF_UL1_RFEQ_REAL_COEF_HIGHBAND2_LID,        /*NVRAM_LID_GRP_UL1(128)*/
    NVRAM_EF_UL1_RFEQ_REAL_COEF_HIGHBAND3_LID,        /*NVRAM_LID_GRP_UL1(129)*/
    NVRAM_EF_UL1_RFEQ_REAL_COEF_LOWBAND1_LID,         /*NVRAM_LID_GRP_UL1(130)*/
    NVRAM_EF_UL1_RFEQ_REAL_COEF_LOWBAND2_LID,         /*NVRAM_LID_GRP_UL1(131)*/
    NVRAM_EF_UL1_RFEQ_REAL_COEF_END                 = NVRAM_EF_UL1_RFEQ_REAL_COEF_LOWBAND2_LID,
    NVRAM_EF_UL1_HS_PATCH_LID                       = NVRAM_LID_GRP_UL1(133),

/*
 *  Last LID of uL1 Group
 */
    NVRAM_EF_UL1_3G_LAST_LID                        = NVRAM_LID_GRP_UL1(255)
}nvram_lid_ul1_enum;



typedef enum
{
   NVRAM_EF_UL1_START	= NVRAM_LID_GRP_UL1_CALIBRATION1(0),
   NVRAM_EF_UL1_TEMP_DAC_LID	= NVRAM_EF_UL1_START,                                                           
   NVRAM_EF_UL1_PATHLOSS_START,
   NVRAM_EF_UL1_PATHLOSS_BAND1_LID = NVRAM_EF_UL1_PATHLOSS_START,                 
   NVRAM_EF_UL1_PATHLOSS_BAND2_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND3_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND4_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND5_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND6_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND7_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND8_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND9_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND10_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND11_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND12_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND13_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND14_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND15_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND16_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND17_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND18_LID,
   NVRAM_EF_UL1_PATHLOSS_BAND19_LID,
   NVRAM_EF_UL1_PATHLOSS_END = NVRAM_EF_UL1_PATHLOSS_BAND19_LID,
   NVRAM_EF_UL1_TXDAC_START,
   NVRAM_EF_UL1_TXDAC_BAND1_LID = NVRAM_EF_UL1_TXDAC_START,
   NVRAM_EF_UL1_TXDAC_BAND2_LID,
   NVRAM_EF_UL1_TXDAC_BAND3_LID,
   NVRAM_EF_UL1_TXDAC_BAND4_LID,
   NVRAM_EF_UL1_TXDAC_BAND5_LID,
   NVRAM_EF_UL1_TXDAC_BAND6_LID,
   NVRAM_EF_UL1_TXDAC_BAND7_LID,
   NVRAM_EF_UL1_TXDAC_BAND8_LID,
   NVRAM_EF_UL1_TXDAC_BAND9_LID,
   NVRAM_EF_UL1_TXDAC_BAND10_LID,
   NVRAM_EF_UL1_TXDAC_BAND11_LID,
   NVRAM_EF_UL1_TXDAC_BAND12_LID,
   NVRAM_EF_UL1_TXDAC_BAND13_LID,
   NVRAM_EF_UL1_TXDAC_BAND14_LID,
   NVRAM_EF_UL1_TXDAC_BAND15_LID,
   NVRAM_EF_UL1_TXDAC_BAND16_LID,
   NVRAM_EF_UL1_TXDAC_BAND17_LID,
   NVRAM_EF_UL1_TXDAC_BAND18_LID,
   NVRAM_EF_UL1_TXDAC_BAND19_LID,
   NVRAM_EF_UL1_TXDAC_END = NVRAM_EF_UL1_TXDAC_BAND19_LID,
   NVRAM_EF_UL1_END = NVRAM_EF_UL1_TXDAC_END,
   NVRAM_EF_UL1_TXPAOCTLEV_START,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID = NVRAM_EF_UL1_TXPAOCTLEV_START,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND12_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND13_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND14_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND15_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND16_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND17_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND18_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID,
   NVRAM_EF_UL1_TXPAOCTLEV_END = NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID,
   //For RXD, add by Jay
   NVRAM_EF_UL1_PATHLOSS2_START,        
   NVRAM_EF_UL1_PATHLOSS2_BAND1_LID = NVRAM_EF_UL1_PATHLOSS2_START,
   NVRAM_EF_UL1_PATHLOSS2_BAND2_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND3_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND4_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND5_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND6_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND7_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND8_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND9_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND10_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND11_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND12_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND13_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND14_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND15_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND16_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND17_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND18_LID,
   NVRAM_EF_UL1_PATHLOSS2_BAND19_LID,
   NVRAM_EF_UL1_PATHLOSS2_END = NVRAM_EF_UL1_PATHLOSS2_BAND19_LID,
   //For PA drift compensation , add by Wilson
   NVRAM_EF_UL1_TXPADRIFTCOMP_START,        
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID = NVRAM_EF_UL1_TXPADRIFTCOMP_START,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND12_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND13_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND14_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND15_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND16_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND17_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND18_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID,
   NVRAM_EF_UL1_TXPADRIFTCOMP_END = NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID,
   // PRACH temperature compesation
   NVRAM_EF_UL1_TXPRACHTMCOMP_START,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND1_LID = NVRAM_EF_UL1_TXPRACHTMCOMP_START,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND2_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND3_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND4_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND5_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND6_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND7_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND8_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND9_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND10_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND11_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND12_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND13_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND14_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND15_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND16_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND17_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND18_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_BAND19_LID,
   NVRAM_EF_UL1_TXPRACHTMCOMP_END = NVRAM_EF_UL1_TXPRACHTMCOMP_BAND19_LID,
   // 3G AFC DAC
   NVRAM_EF_UL1_AFCDAC_START,
   NVRAM_EF_UL1_AFCDAC_LID = NVRAM_EF_UL1_AFCDAC_START,
   NVRAM_EF_UL1_AFCDAC_END = NVRAM_EF_UL1_AFCDAC_LID,
   // 3G AFC CAP
   NVRAM_EF_UL1_AFCCAP_START,
   NVRAM_EF_UL1_AFCCAP_LID = NVRAM_EF_UL1_AFCCAP_START,
   NVRAM_EF_UL1_AFCCAP_END = NVRAM_EF_UL1_AFCCAP_LID,
   // 3G TX power offset table
   //NVRAM_EF_UL1_TXPOWEROFFSET_START,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND1_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND2_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND3_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND4_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND5_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND6_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND7_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND8_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND9_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND10_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND11_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND12_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND13_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND14_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND15_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND16_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND17_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND18_LID,
   NVRAM_EF_UL1_TXPOWEROFFSET_BAND19_LID,
   //NVRAM_EF_UL1_TXPOWEROFFSET_END = NVRAM_EF_UL1_TXPOWEROFFSET_BAND19_LID,
   //Power on CAL
   NVRAM_EF_UL1_PWRONCAL_START,
   NVRAM_EF_UL1_PWRONCAL_BAND1_LID = NVRAM_EF_UL1_PWRONCAL_START,                 
   NVRAM_EF_UL1_PWRONCAL_BAND2_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND3_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND4_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND5_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND6_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND7_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND8_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND9_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND10_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND11_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND12_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND13_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND14_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND15_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND16_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND17_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND18_LID,
   NVRAM_EF_UL1_PWRONCAL_BAND19_LID,
   NVRAM_EF_UL1_PWRONCAL_END = NVRAM_EF_UL1_PWRONCAL_BAND19_LID,
   //For 3G Calibration Data End
   NVRAM_EF_UL1_3G_CAL_LAST_LID = NVRAM_LID_GRP_UL1_CALIBRATION1(255)
}nvram_lid_ul1_cal_enum;



/*
 *   Verno
 */
 
#define NVRAM_EF_UL1_3G_RF_PARAMETER_LID_VERNO               "000"
#define NVRAM_EF_UL1_IOT_CUSTOMIZATION_LID_VERNO             "000"
#define NVRAM_EF_UL1_HSPA_CATEGORY_LID_VERNO                 "001"
#define NVRAM_EF_UL1_LOW_POWER_LID_VERNO                     "000"
#define NVRAM_EF_UL1_TAS_THRESHOLD_LID_VERNO                 "000"
#define NVRAM_EF_UL1_RAS_PARAMETER_LID_VERNO                 "000"

#define NVRAM_EF_UL1_TEMP_DAC_LID_VERNO                      "000"
#define NVRAM_EF_UL1_PATHLOSS_BAND1_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND2_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND3_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND4_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND5_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND6_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND7_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND8_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND9_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND10_LID_VERNO               "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND11_LID_VERNO               "001"
#define NVRAM_EF_UL1_PATHLOSS_BAND19_LID_VERNO               "001"
#define NVRAM_EF_UL1_TXDAC_BAND1_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND2_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND3_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND4_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND5_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND6_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND7_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND8_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND9_LID_VERNO                   "000"
#define NVRAM_EF_UL1_TXDAC_BAND10_LID_VERNO                  "000"
#define NVRAM_EF_UL1_TXDAC_BAND11_LID_VERNO                  "000"
#define NVRAM_EF_UL1_TXDAC_BAND19_LID_VERNO                  "000"
#if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__) 
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID_VERNO              "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID_VERNO             "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID_VERNO             "000"
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID_VERNO             "000"
#endif
/* RXD & PA drift Comp (MT6280) */
#if defined(__UMTS_R8__)
#define NVRAM_EF_UL1_PATHLOSS2_BAND1_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND2_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND3_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND4_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND5_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND6_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND7_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND8_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND9_LID_VERNO                "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND10_LID_VERNO               "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND11_LID_VERNO               "001"
#define NVRAM_EF_UL1_PATHLOSS2_BAND19_LID_VERNO               "001"

#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID_VERNO           "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID_VERNO           "000"
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID_VERNO           "000"
#endif

// PRACH temperature compensation
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND1_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND2_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND3_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND4_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND5_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND6_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND7_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND8_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND9_LID_VERNO            "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND10_LID_VERNO           "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND11_LID_VERNO           "000"
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND19_LID_VERNO           "000"
#define NVRAM_EF_UL1_AFCDAC_LID_VERNO                         "000"
#define NVRAM_EF_UL1_AFCCAP_LID_VERNO                         "000"

//Power on CAL
#define NVRAM_EF_UL1_PWRONCAL_BAND1_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND2_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND3_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND4_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND5_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND6_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND7_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND8_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND9_LID_VERNO                "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND10_LID_VERNO               "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND11_LID_VERNO               "000"
#define NVRAM_EF_UL1_PWRONCAL_BAND19_LID_VERNO               "000"


#if (IS_3G_MIPI_SUPPORT)
#define NVRAM_EF_UL1_MIPI_TPC_HIGHBAND1_LID_VERNO             "000"
#define NVRAM_EF_UL1_MIPI_TPC_HIGHBAND2_LID_VERNO             "000"
#define NVRAM_EF_UL1_MIPI_TPC_HIGHBAND3_LID_VERNO             "000"
#define NVRAM_EF_UL1_MIPI_TPC_LOWBAND1_LID_VERNO              "000"
#define NVRAM_EF_UL1_MIPI_TPC_LOWBAND2_LID_VERNO              "000"
#endif
#if (IS_3G_ET_NVRAM_SUPPORT)
#define NVRAM_EF_UL1_MIPI_ET_HIGHBAND1_LID_VERNO              "000"
#define NVRAM_EF_UL1_MIPI_ET_HIGHBAND2_LID_VERNO              "000"
#define NVRAM_EF_UL1_MIPI_ET_HIGHBAND3_LID_VERNO              "000"
#define NVRAM_EF_UL1_MIPI_ET_LOWBAND1_LID_VERNO               "000"
#define NVRAM_EF_UL1_MIPI_ET_LOWBAND2_LID_VERNO               "000"
#endif

#if (IS_3G_MIPI_NVRAM_FULL_SUPPORT)
#define NVRAM_EF_UL1_MIPI_RX_EVENT_HIGHBAND1_LID_VERNO        "000"
#define NVRAM_EF_UL1_MIPI_RX_EVENT_HIGHBAND2_LID_VERNO        "000"
#define NVRAM_EF_UL1_MIPI_RX_EVENT_HIGHBAND3_LID_VERNO        "000"
#define NVRAM_EF_UL1_MIPI_RX_EVENT_LOWBAND1_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_RX_EVENT_LOWBAND2_LID_VERNO         "000"

#define NVRAM_EF_UL1_MIPI_RX_DATA_HIGHBAND1_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_RX_DATA_HIGHBAND2_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_RX_DATA_HIGHBAND3_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_RX_DATA_LOWBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_MIPI_RX_DATA_LOWBAND2_LID_VERNO          "000"

#define NVRAM_EF_UL1_MIPI_TX_EVENT_HIGHBAND1_LID_VERNO        "000"
#define NVRAM_EF_UL1_MIPI_TX_EVENT_HIGHBAND2_LID_VERNO        "000"
#define NVRAM_EF_UL1_MIPI_TX_EVENT_HIGHBAND3_LID_VERNO        "000"
#define NVRAM_EF_UL1_MIPI_TX_EVENT_LOWBAND1_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_TX_EVENT_LOWBAND2_LID_VERNO         "000"

#define NVRAM_EF_UL1_MIPI_TX_DATA_HIGHBAND1_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_TX_DATA_HIGHBAND2_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_TX_DATA_HIGHBAND3_LID_VERNO         "000"
#define NVRAM_EF_UL1_MIPI_TX_DATA_LOWBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_MIPI_TX_DATA_LOWBAND2_LID_VERNO          "000"

#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_HIGHBAND1_LID_VERNO   "000"
#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_HIGHBAND2_LID_VERNO   "000"
#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_HIGHBAND3_LID_VERNO   "000"
#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_LOWBAND1_LID_VERNO    "000"
#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_LOWBAND2_LID_VERNO    "000"

#define NVRAM_EF_UL1_MIPI_INIT_CW_LID_VERNO                   "000"
#define NVRAM_EF_UL1_MIPI_SLEEP_CW_LID_VERNO                  "000"
#if (IS_3G_ET_NVRAM_SUPPORT)
#define NVRAM_EF_UL1_MIPI_ET_ON_CW_LID_VERNO                  "000"
#define NVRAM_EF_UL1_MIPI_ET_OFF_CW_LID_VERNO                 "000"
#endif/*IS_3G_ET_NVRAM_SUPPORT*/
#endif/*IS_3G_MIPI_NVRAM_FULL_SUPPORT*/
#define NVRAM_EF_UL1_HS_PATCH_LID_VERNO                       "000"

#if (IS_3G_VPA_SEL_BY_BAND_SUPPORT)
#define NVRAM_EF_UL1_VPA_SRC_SEL_HIGHBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_VPA_SRC_SEL_HIGHBAND2_LID_VERNO          "000"
#define NVRAM_EF_UL1_VPA_SRC_SEL_HIGHBAND3_LID_VERNO          "000"
#define NVRAM_EF_UL1_VPA_SRC_SEL_LOWBAND1_LID_VERNO           "000"
#define NVRAM_EF_UL1_VPA_SRC_SEL_LOWBAND2_LID_VERNO           "000"
#endif/*IS_3G_VPA_SEL_BY_BAND_SUPPORT*/

#if IS_3G_TAS_UL1_CUSTOM_SUPPORT
#define NVRAM_EF_UL1_TAS_FEATURE_BY_RAT_LID_VERNO             "000"
#define NVRAM_EF_UL1_TAS_FE_ROUTE_DATABASE_LID_VERNO          "000"
#define NVRAM_EF_UL1_TAS_FE_DATABASE_LID_VERNO                "000"
#if (IS_3G_MIPI_NVRAM_FULL_SUPPORT)
#define NVRAM_EF_UL1_TAS_CAT_A_MIPI_EVENT_LID_VERNO           "000"
#define NVRAM_EF_UL1_TAS_CAT_A_MIPI_DATA_LID_VERNO            "000"
#define NVRAM_EF_UL1_TAS_CAT_B_MIPI_EVENT_LID_VERNO           "000"
#define NVRAM_EF_UL1_TAS_CAT_B_MIPI_DATA_LID_VERNO            "000"
#define NVRAM_EF_UL1_TAS_CAT_C_MIPI_EVENT_LID_VERNO           "000"
#define NVRAM_EF_UL1_TAS_CAT_C_MIPI_DATA_LID_VERNO            "000"
#endif
#if IS_3G_TAS_INHERIT_4G_ANT
#define NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_LID_VERNO            "000"
#endif
#endif

#if IS_3G_DAT_UL1_CUSTOM_SUPPORT
#define NVRAM_EF_UL1_DAT_FEATURE_BY_RAT_LID_VERNO             "000"
#define NVRAM_EF_UL1_DAT_FE_ROUTE_DATABASE_LID_VERNO          "000"
#define NVRAM_EF_UL1_DAT_FE_DATABASE_LID_VERNO                "000"
#if (IS_3G_MIPI_NVRAM_FULL_SUPPORT)
#define NVRAM_EF_UL1_DAT_CAT_A_MIPI_EVENT_LID_VERNO           "000"
#define NVRAM_EF_UL1_DAT_CAT_A_MIPI_DATA_LID_VERNO            "000"
#define NVRAM_EF_UL1_DAT_CAT_B_MIPI_EVENT_LID_VERNO           "000"
#define NVRAM_EF_UL1_DAT_CAT_B_MIPI_DATA_LID_VERNO            "000"
#endif
#endif

#if (IS_3G_TX_POWER_OFFSET_SUPPORT || IS_3G_SAR_TX_POWER_BACKOFF_SUPPORT)
// TX power offset
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND1_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND2_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND3_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND4_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND5_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND6_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND7_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND8_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND9_LID_VERNO            "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND10_LID_VERNO           "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND11_LID_VERNO           "000"
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND19_LID_VERNO           "000"
#define NVRAM_EF_UL1_TXPOWEROFFSET_HIGHBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_TXPOWEROFFSET_HIGHBAND2_LID_VERNO          "000"
#define NVRAM_EF_UL1_TXPOWEROFFSET_HIGHBAND3_LID_VERNO          "000"
#define NVRAM_EF_UL1_TXPOWEROFFSET_LOWBAND1_LID_VERNO           "000"
#define NVRAM_EF_UL1_TXPOWEROFFSET_LOWBAND2_LID_VERNO           "000"
#endif   /* IS_3G_TX_POWER_OFFSET_SUPPORT */

#if (IS_3G_RX_POWER_OFFSET_SUPPORT)
// RX power offset
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND1_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND2_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND3_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND4_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND5_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND6_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND7_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND8_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND9_LID_VERNO            "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND10_LID_VERNO           "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND11_LID_VERNO           "000"
//#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND19_LID_VERNO           "000"
#define NVRAM_EF_UL1_RXPOWEROFFSET_HIGHBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_RXPOWEROFFSET_HIGHBAND2_LID_VERNO          "000"
#define NVRAM_EF_UL1_RXPOWEROFFSET_HIGHBAND3_LID_VERNO          "000"
#define NVRAM_EF_UL1_RXPOWEROFFSET_LOWBAND1_LID_VERNO           "000"
#define NVRAM_EF_UL1_RXPOWEROFFSET_LOWBAND2_LID_VERNO           "000"
#endif   /* IS_3G_RX_POWER_OFFSET_SUPPORT */

/* UL1D DPD calibration */
#define NVRAM_EF_UL1_DPD_PARAMETER_LID_VERNO                    "003"
#define NVRAM_EF_UL1_DPD_CTRL_DATA_HIGHBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_DPD_CTRL_DATA_HIGHBAND2_LID_VERNO          "000"
#define NVRAM_EF_UL1_DPD_CTRL_DATA_HIGHBAND3_LID_VERNO          "000"
#define NVRAM_EF_UL1_DPD_CTRL_DATA_LOWBAND1_LID_VERNO           "000"
#define NVRAM_EF_UL1_DPD_CTRL_DATA_LOWBAND2_LID_VERNO           "000"
#define NVRAM_EF_UL1_DPD_CAL_DATA_HIGHBAND1_LID_VERNO           "000"
#define NVRAM_EF_UL1_DPD_CAL_DATA_HIGHBAND2_LID_VERNO           "000"
#define NVRAM_EF_UL1_DPD_CAL_DATA_HIGHBAND3_LID_VERNO           "000"
#define NVRAM_EF_UL1_DPD_CAL_DATA_LOWBAND1_LID_VERNO            "000"
#define NVRAM_EF_UL1_DPD_CAL_DATA_LOWBAND2_LID_VERNO            "000"
#if (IS_3G_MIPI_SUPPORT)
#define NVRAM_EF_UL1_MIPI_DPD_TPC_HIGHBAND1_LID_VERNO           "000"
#define NVRAM_EF_UL1_MIPI_DPD_TPC_HIGHBAND2_LID_VERNO           "000"
#define NVRAM_EF_UL1_MIPI_DPD_TPC_HIGHBAND3_LID_VERNO           "000"
#define NVRAM_EF_UL1_MIPI_DPD_TPC_LOWBAND1_LID_VERNO            "000"
#define NVRAM_EF_UL1_MIPI_DPD_TPC_LOWBAND2_LID_VERNO            "000"
#endif

#if IS_3G_RFEQ_COEF_SUBBAND_SUPPORT
#define NVRAM_EF_UL1_RFEQ_COEF_HIGHBAND1_LID_VERNO              "000"
#define NVRAM_EF_UL1_RFEQ_COEF_HIGHBAND2_LID_VERNO              "000"
#define NVRAM_EF_UL1_RFEQ_COEF_HIGHBAND3_LID_VERNO              "000"
#define NVRAM_EF_UL1_RFEQ_COEF_LOWBAND1_LID_VERNO               "000"
#define NVRAM_EF_UL1_RFEQ_COEF_LOWBAND2_LID_VERNO               "000"
#endif

#if IS_3G_RFEQ_REAL_COEF_TEST
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_HIGHBAND1_LID_VERNO         "000"
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_HIGHBAND2_LID_VERNO         "000"
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_HIGHBAND3_LID_VERNO         "000"
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_LOWBAND1_LID_VERNO          "000"
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_LOWBAND2_LID_VERNO          "000"
#endif

/*
 * Record Size/Total Records
 */

#define NVRAM_EF_UL1_3G_RF_PARAMETER_SIZE            (sizeof(U_sUl1dRfCustomInputData))
#define NVRAM_EF_UL1_3G_RF_PARAMETER_TOTAL           (1)

#define NVRAM_EF_UL1_IOT_CUSTOMIZATION_SIZE          (sizeof(U_sUl1IotCustomSupportStruct))
#define NVRAM_EF_UL1_IOT_CUSTOMIZATION_TOTAL         (1)

#define NVRAM_EF_UL1_HSPA_CATEGORY_SIZE              (sizeof(nvram_ef_ul1_hspa_category_struct))
#define NVRAM_EF_UL1_HSPA_CATEGORY_TOTAL             (1)

#define NVRAM_EF_UL1_LOW_POWER_SIZE                  (sizeof(nvram_ef_ul1_low_power_category_struct))
#define NVRAM_EF_UL1_LOW_POWER_TOTAL                 (1)

#define NVRAM_EF_UL1_TAS_THRESHOLD_SIZE               (sizeof(nvram_ef_umts_tas_thr_struct))
#define NVRAM_EF_UL1_TAS_THRESHOLD_TOTAL              (1)

#define NVRAM_EF_UL1_RAS_PARAMETER_SIZE               (sizeof(nvram_ef_umts_ul1_ras_struct))
#define NVRAM_EF_UL1_RAS_PARAMETER_TOTAL              (1)

#if defined(__UMTS_RAT__) && defined(__MTK_UL1_FDD__)
#define NVRAM_EF_UL1_TEMP_DAC_SIZE    sizeof(ul1cal_tempdacData_T)
#define NVRAM_EF_UL1_TEMP_DAC_TOTAL   1

#define NVRAM_EF_UL1_PATHLOSS_BAND_SIZE    sizeof(ul1cal_pathlossData_T)
#define NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL   1

#define NVRAM_EF_UL1_TXDAC_BAND_SIZE    sizeof(ul1cal_txdacData_T)
#define NVRAM_EF_UL1_TXDAC_BAND_TOTAL   1

/* PA 8-level control (For MT6276, MT6573) */
#if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__) 
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND_SIZE sizeof(ul1cal_txPaOctLevData_T)
#define NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL 1
#endif /* #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__) */

#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND_SIZE    sizeof(ul1cal_txPrachTmCompData_T)
#define NVRAM_EF_UL1_TXPRACHTMCOMP_BAND_TOTAL   1

#define NVRAM_EF_UL1_AFCDAC_SIZE    sizeof(ul1cal_afcDacData_T)
#define NVRAM_EF_UL1_AFCDAC_TOTAL   1

#define NVRAM_EF_UL1_AFCCAP_SIZE    sizeof(ul1cal_afcCapData_T)
#define NVRAM_EF_UL1_AFCCAP_TOTAL   1


#if defined(__UMTS_R8__)
#define NVRAM_EF_UL1_PATHLOSS2_BAND_SIZE    sizeof(ul1cal_pathlossRxdData_T)
#define NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL   1

#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_SIZE    sizeof(ul1cal_txPaDriftCompData_T)
#define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL   1
#endif

#if (IS_3G_MIPI_SUPPORT)
#define NVRAM_EF_UL1_MIPI_TPC_BAND_SIZE     sizeof(ul1mipi_tpcData_T)
#define NVRAM_EF_UL1_MIPI_TPC_BAND_TOTAL    1
#endif

#if (IS_3G_ET_NVRAM_SUPPORT)
#define NVRAM_EF_UL1_MIPI_ET_BAND_SIZE     sizeof(ul1mipi_etData_T)
#define NVRAM_EF_UL1_MIPI_ET_BAND_TOTAL    1
#endif

#if (IS_3G_MIPI_NVRAM_FULL_SUPPORT)
#define NVRAM_EF_UL1_MIPI_RX_EVT_BAND_SIZE     sizeof(ul1mipi_rxEvent_T)
#define NVRAM_EF_UL1_MIPI_RX_EVT_BAND_TOTAL    1
#define NVRAM_EF_UL1_MIPI_RX_DATA_BAND_SIZE    sizeof(ul1mipi_rxData_T)
#define NVRAM_EF_UL1_MIPI_RX_DATA_BAND_TOTAL   1

#define NVRAM_EF_UL1_MIPI_TX_EVT_BAND_SIZE     sizeof(ul1mipi_txEvent_T)
#define NVRAM_EF_UL1_MIPI_TX_EVT_BAND_TOTAL    1
#define NVRAM_EF_UL1_MIPI_TX_DATA_BAND_SIZE    sizeof(ul1mipi_txData_T)
#define NVRAM_EF_UL1_MIPI_TX_DATA_BAND_TOTAL   1

#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_BAND_SIZE     sizeof(ul1mipi_asmIsoData_T)
#define NVRAM_EF_UL1_MIPI_ASM_ISOLATION_BAND_TOTAL    1

#define NVRAM_EF_UL1_MIPI_INIT_CW_SIZE                sizeof(ul1mipi_initCwData_T)
#define NVRAM_EF_UL1_MIPI_INIT_CW_TOTAL               1

#define NVRAM_EF_UL1_MIPI_SLEEP_CW_SIZE               sizeof(ul1mipi_sleepCwData_T)
#define NVRAM_EF_UL1_MIPI_SLEEP_CW_TOTAL              1

#if (IS_3G_ET_NVRAM_SUPPORT)
#define NVRAM_EF_UL1_MIPI_ET_ON_CW_SIZE               sizeof(ul1mipi_etOnCwData_T)
#define NVRAM_EF_UL1_MIPI_ET_ON_CW_TOTAL              1

#define NVRAM_EF_UL1_MIPI_ET_OFF_CW_SIZE              sizeof(ul1mipi_etOffCwData_T)
#define NVRAM_EF_UL1_MIPI_ET_OFF_CW_TOTAL             1
#endif/*IS_3G_ET_NVRAM_SUPPORT*/
#endif/*IS_3G_MIPI_NVRAM_FULL_SUPPORT*/

#if (IS_3G_VPA_SEL_BY_BAND_SUPPORT)
#define NVRAM_EF_UL1_VPA_SRC_SEL_BAND_SIZE              sizeof(ul1vpa_sel_T)
#define NVRAM_EF_UL1_VPA_SRC_SEL_BAND_TOTAL             1
#endif/*IS_3G_VPA_SEL_BY_BAND_SUPPORT*/

#if IS_3G_TAS_UL1_CUSTOM_SUPPORT
#define NVRAM_EF_UL1_TAS_FEATURE_BY_RAT_SIZE          sizeof(UMTS_CUSTOM_TAS_FEATURE_BY_RAT_T)
#define NVRAM_EF_UL1_TAS_FEATURE_BY_RAT_TOTAL         1

#define NVRAM_EF_UL1_TAS_FE_ROUTE_DATABASE_SIZE       sizeof(UMTS_CUSTOM_TAS_FE_ROUTE_DATABASE_T)
#define NVRAM_EF_UL1_TAS_FE_ROUTE_DATABASE_TOTAL      1

#define NVRAM_EF_UL1_TAS_FE_DATABASE_SIZE             sizeof(UMTS_CUSTOM_TAS_FE_DATABASE_T)
#define NVRAM_EF_UL1_TAS_FE_DATABASE_TOTAL            1

#if (IS_3G_MIPI_NVRAM_FULL_SUPPORT)
#define NVRAM_EF_UL1_CAT_A_TAS_MIPI_EVT_ROUTE_SIZE      sizeof(ul1mipi_tasEvent_CatA_T)
#define NVRAM_EF_UL1_CAT_A_TAS_MIPI_EVT_ROUTE_TOTAL     1

#define NVRAM_EF_UL1_CAT_A_TAS_MIPI_DATA_ROUTE_SIZE     sizeof(ul1mipi_tasData_CatA_T)
#define NVRAM_EF_UL1_CAT_A_TAS_MIPI_DATA_ROUTE_TOTAL    1

#define NVRAM_EF_UL1_CAT_B_TAS_MIPI_EVT_ROUTE_SIZE      sizeof(ul1mipi_tasEvent_CatB_T)
#define NVRAM_EF_UL1_CAT_B_TAS_MIPI_EVT_ROUTE_TOTAL     1

#define NVRAM_EF_UL1_CAT_B_TAS_MIPI_DATA_ROUTE_SIZE     sizeof(ul1mipi_tasData_CatB_T)
#define NVRAM_EF_UL1_CAT_B_TAS_MIPI_DATA_ROUTE_TOTAL    1

#define NVRAM_EF_UL1_CAT_C_TAS_MIPI_EVT_ROUTE_SIZE      sizeof(ul1mipi_tasEvent_CatC_T)
#define NVRAM_EF_UL1_CAT_C_TAS_MIPI_EVT_ROUTE_TOTAL     1

#define NVRAM_EF_UL1_CAT_C_TAS_MIPI_DATA_ROUTE_SIZE     sizeof(ul1mipi_tasData_CatC_T)
#define NVRAM_EF_UL1_CAT_C_TAS_MIPI_DATA_ROUTE_TOTAL    1

#endif

#if IS_3G_TAS_INHERIT_4G_ANT
#define NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_SIZE           sizeof(UMTS_CUSTOM_TAS_INHERIT_LTE_BAND_BITMAP_TABLE_T)
#define NVRAM_EF_UL1_TAS_INHERIT_LTE_ANT_TOTAL          1
#endif
#endif

#if IS_3G_DAT_UL1_CUSTOM_SUPPORT
#define NVRAM_EF_UL1_DAT_FEATURE_BY_RAT_SIZE          sizeof(UMTS_CUSTOM_DAT_FEATURE_BY_RAT_T)
#define NVRAM_EF_UL1_DAT_FEATURE_BY_RAT_TOTAL         1

#define NVRAM_EF_UL1_DAT_FE_ROUTE_DATABASE_SIZE       sizeof(UMTS_CUSTOM_DAT_FE_ROUTE_DATABASE_T)
#define NVRAM_EF_UL1_DAT_FE_ROUTE_DATABASE_TOTAL      1

#define NVRAM_EF_UL1_DAT_FE_DATABASE_SIZE             sizeof(UMTS_CUSTOM_DAT_FE_DATABASE_T)
#define NVRAM_EF_UL1_DAT_FE_DATABASE_TOTAL            1

#if (IS_3G_MIPI_NVRAM_FULL_SUPPORT)
#define NVRAM_EF_UL1_CAT_A_DAT_MIPI_EVT_ROUTE_SIZE      sizeof(ul1mipi_datEvent_CatA_T)
#define NVRAM_EF_UL1_CAT_A_DAT_MIPI_EVT_ROUTE_TOTAL     1

#define NVRAM_EF_UL1_CAT_A_DAT_MIPI_DATA_ROUTE_SIZE     sizeof(ul1mipi_datData_CatA_T)
#define NVRAM_EF_UL1_CAT_A_DAT_MIPI_DATA_ROUTE_TOTAL    1

#define NVRAM_EF_UL1_CAT_B_DAT_MIPI_EVT_ROUTE_SIZE      sizeof(ul1mipi_datEvent_CatB_T)
#define NVRAM_EF_UL1_CAT_B_DAT_MIPI_EVT_ROUTE_TOTAL     1

#define NVRAM_EF_UL1_CAT_B_DAT_MIPI_DATA_ROUTE_SIZE     sizeof(ul1mipi_datData_CatB_T)
#define NVRAM_EF_UL1_CAT_B_DAT_MIPI_DATA_ROUTE_TOTAL    1
#endif
#endif

#if (IS_3G_TX_POWER_OFFSET_SUPPORT || IS_3G_SAR_TX_POWER_BACKOFF_SUPPORT)
//#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND_SIZE    sizeof(ul1cal_txPowerOffsetData_T)
#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND_SIZE    sizeof(U_sTXPOWEROFFSETDATA)
#define NVRAM_EF_UL1_TXPOWEROFFSET_BAND_TOTAL   1
#endif   /* IS_3G_TX_POWER_OFFSET_SUPPORT */

#if (IS_3G_RX_POWER_OFFSET_SUPPORT)
#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND_SIZE    sizeof(U_sRXPOWEROFFSETDATA)
#define NVRAM_EF_UL1_RXPOWEROFFSET_BAND_TOTAL   1
#endif   /* IS_3G_RX_POWER_OFFSET_SUPPORT */

#if (IS_3G_RFEQ_COEF_SUBBAND_SUPPORT)
#define NVRAM_EF_UL1_RFEQ_COEF_BAND_SIZE     sizeof(hs_dsch_rfeq_info_band_T)
#define NVRAM_EF_UL1_RFEQ_COEF_BAND_TOTAL    1
#endif

#if (IS_3G_RFEQ_REAL_COEF_TEST)
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_BAND_SIZE     sizeof(URXDFE_REAL_RFEQ_CUSTOM_BAND_T)
#define NVRAM_EF_UL1_RFEQ_REAL_COEF_BAND_TOTAL    1
#endif

#endif /* __UMTS_RAT__ && __MTK_UL1_FDD__ */

/*** Power On Calibration  ***/
#define NVRAM_EF_UL1_PWRONCAL_SIZE                     sizeof(UMTS_RF_POWER_ON_CAL_DATA_PER_BAND_T)
#define NVRAM_EF_UL1_PWRONCAL_TOTAL                    1

/*** UL1D DPD calibration ***/
#define NVRAM_EF_UL1_DPD_PARAMETER_SIZE         sizeof(U_sUl1dDpdCustomInputData)
#define NVRAM_EF_UL1_DPD_PARAMETER_TOTAL        1

#define NVRAM_EF_UL1_DPD_CTRL_DATA_SIZE         sizeof(U_sDPD_COMMON_CTRL)
#define NVRAM_EF_UL1_DPD_CTRL_DATA_TOTAL        1

#define NVRAM_EF_UL1_DPD_CAL_DATA_SIZE          sizeof(U_sDPD_GROUP_CAL)
#define NVRAM_EF_UL1_DPD_CAL_DATA_TOTAL         1

#if (IS_3G_MIPI_SUPPORT)
#define NVRAM_EF_UL1_MIPI_DPD_TPC_BAND_SIZE     sizeof(ul1mipi_tpcData_T)
#define NVRAM_EF_UL1_MIPI_DPD_TPC_BAND_TOTAL    1
#endif
#define NVRAM_EF_UL1_HS_PATCH_SIZE             (sizeof(nvram_ef_ul1_hs_patch_struct))
#define NVRAM_EF_UL1_HS_PATCH_TOTAL            (1)


/*
 *   Data Structure
 */
#if defined(__UL1_PLATFORM__)

typedef struct
{
    kal_uint16 ul1_rf_custpack_data_selector;
} nvram_ef_ul1_rf_custpack_data_select_struct;

typedef struct
{
    /* Timing advance and postpone of RF window */
    kal_uint16 maxRxStartOffset;
    kal_uint16 maxTxStartOffset;
    kal_uint16 minRxEndOffset;
    kal_uint16 minTxEndOffset;

    /* Timing of PA control */    
    kal_uint8  maxOffset;
    kal_uint8  vmOffset;
    kal_uint8  vbiasOffset;
    kal_uint8  dc2dcOffset;
    kal_uint8  vgaOffset;

    /* PA section usage */
    kal_uint8  paSection;

    /* RF T/RX timing offset table */
    kal_int16  umtsRxStartTqTable[UMTS_RF_RX_START_TIMING_ARRAY_LENGTH];
    kal_int16  umtsRxEndTqTable[UMTS_RF_RX_END_TIMING_ARRAY_LENGTH];
    kal_int16  umtsTxStartTqTable[UMTS_RF_TX_START_TIMING_ARRAY_LENGTH];
    kal_int16  umtsTxEndTqTable[UMTS_RF_TX_END_TIMING_ARRAY_LENGTH];

    /* BPI data allocation */
    kal_int16  umtsPdataTable[UMTS_RF_BPI_DATA_TABLE_NUM_OF_BANDS][UMTS_RF_BPI_DATA_TABLE_NUM_OF_WINDOWS][UMTS_RF_BPI_DATA_TABLE_NUM_OF_EVENTS];

    /* DC2DC level and VM setting table */
    kal_uint8 DC2DC[UMTS_RF_MAX_PA_SECTIONS];
    kal_uint8 VM_data[UMTS_RF_MAX_PA_SECTIONS];

    /* RF Hign-band and Low-band receivers configurations */
    UMTSBand HB1;
    UMTSBand HB2;
    UMTSBand LB1;
#if defined (MT6162_RF) // MT6162 has two low band receivers
    UMTSBand LB2;    
#endif

} nvram_ef_ul1_rf_custom_data_struct;


#endif /* #if defined (__UL1_PLATFORM__) */

typedef struct
{
   kal_uint8 dpa_cat;
   kal_uint8 upa_cat;
} nvram_ef_ul1_hspa_category_struct;

typedef struct
{
   kal_bool arx_enable;
   kal_bool lorx_enable;
   kal_bool lorx_debug_enable;
}nvram_ef_ul1_low_power_category_struct;

typedef struct
{
   kal_int8     rscp_diff_thd_rp;                  /*RSCP difference threshold*/
   kal_int16    rscp_diff_thd_po;                  /*RSCP difference threshold for TX Power*/
   kal_int16    rscp_diff_thd_txp;                 /*RSCP difference threshold for SAR*/
   kal_int16    rscp_diff_thd_cb;                  /*RSCP difference threshold for CB*/
   kal_uint16   tas_type2_blind_switch_init_thd1;  /*Blind switch initial threshold for TAS Type2*/
   kal_int16    tas_type2_blind_switch_step_size;  /*Blind swithc step size for TAS Type2*/
   kal_int16    tas_type2_blind_switch_uppBound;   /*Blind switch upper bound for TAS Type2*/
   kal_int16    tas_type2_rscp_switch_back_thd;    /*RSCP threshold for switch back condition*/
}nvram_ef_umts_tas_thr_struct;

typedef struct
{
   kal_bool umtsRASFeatureOn;
   kal_int8 RssiS2WThrdBm;
   kal_int8 RssiW2SThrdBm;
   kal_int8 EcnoS2WThrdB;
   kal_int8 EcnoW2SThrdB;
   kal_int8 RscpS2WThrdB;
   kal_int8 RscpW2SThrdB;
   kal_bool BothAntforTestSimPS;
   kal_uint8 HsRateHystPercentage;
   kal_uint8 CqiHystIdx;
   kal_uint8 HsRateThrPercentage;
   kal_uint8 CqiDiffThrIdx;
}nvram_ef_umts_ul1_ras_struct;

typedef struct
{
   kal_bool hs_patch_enable;
}nvram_ef_ul1_hs_patch_struct;

//#if defined (__UL1_HS_PLATFORM__)

#include "ul1cal.h"


//#endif /* #if defined (__UL1_HS_PLATFORM__)

#include "ul1d_rf_common.h"

#ifdef __cplusplus
}
#endif 

#endif /* #if defined (__MTK_UL1_FDD__) */

#endif /* __UL1_NVRAM_DEF_H__ */ 
