Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Mon Dec  4 21:08:27 2017
| Host             : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.042  |
| Dynamic (W)              | 0.550  |
| Device Static (W)        | 0.492  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 98.5   |
| Junction Temperature (C) | 26.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.095 |        6 |       --- |             --- |
| CLB Logic                |     0.061 |    55701 |       --- |             --- |
|   LUT as Shift Register  |     0.047 |     3439 |    112800 |            3.05 |
|   LUT as Logic           |     0.011 |    14604 |    242400 |            6.02 |
|   Register               |     0.002 |    27148 |    484800 |            5.60 |
|   CARRY8                 |    <0.001 |      620 |     30300 |            2.05 |
|   LUT as Distributed RAM |    <0.001 |       32 |    112800 |            0.03 |
|   F7/F8 Muxes            |    <0.001 |     1839 |    242400 |            0.76 |
|   Others                 |     0.000 |     3519 |       --- |             --- |
| Signals                  |     0.029 |    45137 |       --- |             --- |
| Block RAM                |     0.248 |    495.5 |       600 |           82.58 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        4 |      1920 |            0.21 |
| I/O                      |     0.003 |        5 |       520 |            0.96 |
| Static Power             |     0.492 |          |           |                 |
| Total                    |     1.042 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.603 |       0.452 |      0.151 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.016 |       0.001 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.024 |       0.004 |      0.020 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                  | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |            33.0 |
| sysclk_125_clk_p                                                        | sysclk_125_clk_p                                        |             8.0 |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                 |     0.550 |
|   dbg_hub                                                                        |     0.003 |
|     inst                                                                         |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   design_1_i                                                                     |     0.330 |
|     axi_uartlite_0                                                               |    <0.001 |
|       U0                                                                         |    <0.001 |
|         AXI_LITE_IPIF_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|             I_DECODER                                                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|         UARTLITE_CORE_I                                                          |    <0.001 |
|           BAUD_RATE_I                                                            |    <0.001 |
|           UARTLITE_RX_I                                                          |    <0.001 |
|             DELAY_16_I                                                           |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|             SRL_FIFO_I                                                           |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                 DYNSHREG_F_I                                                     |    <0.001 |
|           UARTLITE_TX_I                                                          |    <0.001 |
|             MID_START_BIT_SRL16_I                                                |    <0.001 |
|             SRL_FIFO_I                                                           |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                 DYNSHREG_F_I                                                     |    <0.001 |
|     blk_mem_gen_0                                                                |     0.023 |
|       U0                                                                         |     0.023 |
|         inst_blk_mem_gen                                                         |     0.023 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.023 |
|             valid.cstr                                                           |     0.023 |
|               bindec_a.bindec_inst_a                                             |     0.000 |
|               has_mux_a.A                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[14].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[16].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[17].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[18].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[19].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[20].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[21].ram.r                                                  |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[22].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[23].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[24].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[25].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[26].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[27].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[28].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[3].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[4].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[5].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     blk_mem_gen_1                                                                |     0.125 |
|       U0                                                                         |     0.125 |
|         inst_blk_mem_gen                                                         |     0.125 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.125 |
|             valid.cstr                                                           |     0.125 |
|               has_mux_a.A                                                        |     0.002 |
|               ramloop[0].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[100].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[101].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[102].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[103].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[104].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[105].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[106].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[107].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[108].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[109].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[110].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[111].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[112].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[113].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[114].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[115].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[116].ram.r                                                 |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[117].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[118].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[119].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[120].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[121].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[122].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[123].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[124].ram.r                                                 |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[125].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[126].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[127].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[128].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[129].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[130].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[131].ram.r                                                 |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[132].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[133].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[134].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[135].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[136].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[137].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[138].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[139].ram.r                                                 |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[13].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[140].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[141].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[142].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[143].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[144].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[145].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[146].ram.r                                                 |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[147].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[148].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[149].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[14].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[150].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[151].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[152].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[153].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[154].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[155].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[156].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[157].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[158].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[159].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[15].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[160].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[161].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[162].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[163].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[164].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[165].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[166].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[167].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[168].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[169].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[16].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[170].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[171].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[172].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[173].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[174].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[175].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[176].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[177].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[178].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[179].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[17].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[180].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[181].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[182].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[183].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[184].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[185].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[186].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[187].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[188].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[189].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[18].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[190].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[191].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[192].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[193].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[194].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[195].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[196].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[197].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[198].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[199].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[19].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[1].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[200].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[201].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[202].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[203].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[204].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[205].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[206].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[207].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[208].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[209].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[20].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[210].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[211].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[212].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[213].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[214].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[215].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[216].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[217].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[218].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[219].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[21].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[220].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[221].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[222].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[223].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[224].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[225].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[226].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[227].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[228].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[229].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[22].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[230].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[231].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[232].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[233].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[234].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[235].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[236].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[237].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[238].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[239].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[23].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[240].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[241].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[242].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[243].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[244].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[245].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[246].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[247].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[248].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[249].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[24].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[250].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[251].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[252].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[253].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[254].ram.r                                                 |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[255].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[256].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[257].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[258].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[259].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[25].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[260].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[261].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[262].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[263].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[264].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[265].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[266].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[267].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[268].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[269].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[26].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[270].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[271].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[272].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[273].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[274].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[275].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[276].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[277].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[278].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[279].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[27].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[280].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[281].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[282].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[283].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[284].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[285].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[286].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[287].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[288].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[289].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[28].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[290].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[291].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[292].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[293].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[294].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[295].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[296].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[297].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[298].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[299].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[29].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[2].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[300].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[301].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[302].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[303].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[304].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[305].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[306].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[307].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[308].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[309].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[30].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[310].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[311].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[312].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[313].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[314].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[315].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[316].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[317].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[318].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[319].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[31].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[320].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[321].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[322].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[323].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[324].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[325].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[326].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[327].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[328].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[329].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[32].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[330].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[331].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[332].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[333].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[334].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[335].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[336].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[337].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[338].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[339].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[33].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[340].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[341].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[342].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[343].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[344].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[345].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[346].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[347].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[348].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[349].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[34].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[350].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[351].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[352].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[353].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[354].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[355].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[356].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[357].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[358].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[359].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[35].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[360].ram.r                                                 |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[36].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[37].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[38].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[39].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[3].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[40].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[41].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[42].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[43].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[44].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[45].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[46].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[47].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[48].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[49].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[4].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[50].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[51].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[52].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[53].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[54].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[55].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[56].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[57].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[58].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[59].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[5].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[60].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[61].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[62].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[63].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[64].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[65].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[66].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[67].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[68].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[69].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[70].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[71].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[72].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[73].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[74].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[75].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[76].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[77].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[78].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[79].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[80].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[81].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[82].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[83].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[84].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[85].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[86].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[87].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[88].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[89].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[8].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[90].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[91].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[92].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[93].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[94].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[95].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[96].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[97].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[98].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[99].ram.r                                                  |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_noinit.ram                                                  |    <0.001 |
|     clk_wiz_0                                                                    |     0.119 |
|       inst                                                                       |     0.119 |
|         clkin1_ibufds                                                            |     0.003 |
|     core_top_0                                                                   |     0.022 |
|       inst                                                                       |     0.022 |
|         u_core_alu                                                               |     0.007 |
|         u_core_decode                                                            |     0.001 |
|         u_core_reg                                                               |     0.009 |
|     core_top_0_axi_periph                                                        |     0.000 |
|     floating_point_0                                                             |     0.002 |
|       U0                                                                         |     0.002 |
|         i_synth                                                                  |     0.002 |
|           ADDSUB_OP.ADDSUB                                                       |     0.002 |
|             SPEED_OP.DSP.OP                                                      |     0.002 |
|               A_IP_DELAY                                                         |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               B_IP_DELAY                                                         |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                                             |    <0.001 |
|                 CIN_DELAY                                                        |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 DSP2                                                             |    <0.001 |
|                 LRG_DELAY                                                        |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 SHIFT_DELAY                                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 SUB_ADD_IP_DELAY                                                 |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 SUB_DELAY                                                        |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 VALID_DELAY                                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 VALID_LRG_DELAY                                                  |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 ZERO_14_DET.CARRY_MUX                                            |    <0.001 |
|                 ZERO_14_DET.ZERO_DET                                             |    <0.001 |
|                   CARRY_ZERO_DET                                                 |    <0.001 |
|                 Z_14_LZD_DELAY                                                   |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               DSP48E1_BODY.EXP                                                   |    <0.001 |
|                 A_EXP_DELAY                                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 A_SIGN_DELAY                                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 BMA_EXP_DELAY                                                    |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 B_EXP_DELAY                                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 B_SIGN_DELAY                                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 CANCELLATION_DELAY                                               |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 COND_DET_A                                                       |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                     CARRY_ZERO_DET                                               |    <0.001 |
|                 COND_DET_B                                                       |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                     CARRY_ZERO_DET                                               |    <0.001 |
|                 DEC_STATE_PRE_OP_DELAY                                           |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 DET_SIGN_DELAY                                                   |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                                               |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                         |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                               |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 NUMB_CMP                                                         |    <0.001 |
|                   NOT_FAST.CMP                                                   |    <0.001 |
|                     C_CHAIN                                                      |    <0.001 |
|                 SIGN_SIG_UP_DELAY                                                |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 STATE_DELAY                                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 SUB_DELAY                                                        |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                                        |    <0.001 |
|                 merged_sub_mux.mux_DELAY                                         |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               DSP48E1_BODY.NORM_RND                                              |    <0.001 |
|                 FULL_USAGE_DSP.LOD                                               |    <0.001 |
|                   DIST_DELAY                                                     |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   LEAD16_DELAY                                                   |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   NORM_DELAY                                                     |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                   SHIFT_DELAY                                                    |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                                        |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY                                   |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                                         |    <0.001 |
|                 FULL_USAGE_DSP.mant_in_delay                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 FULL_USAGE_DSP.mod_lod_delay                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 FULL_USAGE_DSP.zeros_delay                                       |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               OP                                                                 |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_3to1.skid_buffer_combiner                            |    <0.001 |
|     floating_point_1                                                             |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           COMP_OP.SPD.OP                                                         |    <0.001 |
|             BOTH_NEGATIVE_DELAY                                                  |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             CMP_COND_DELAY                                                       |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             MET_REG                                                              |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             STRUCT_CMP.A_EQ_B_DET                                                |    <0.001 |
|               WIDE_AND                                                           |    <0.001 |
|             STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |    <0.001 |
|               CARRY_ZERO_DET                                                     |    <0.001 |
|             STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |    <0.001 |
|               WIDE_NOR                                                           |    <0.001 |
|             STRUCT_CMP.A_GT_B_DET                                                |    <0.001 |
|               C_CHAIN                                                            |    <0.001 |
|             STRUCT_CMP.B_EXP_ALL_ONE_DET                                         |    <0.001 |
|               CARRY_ZERO_DET                                                     |    <0.001 |
|             STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                       |    <0.001 |
|               WIDE_NOR                                                           |    <0.001 |
|             STRUCT_CMP.EXP_ALL_ZERO_DET                                          |    <0.001 |
|               CARRY_ZERO_DET                                                     |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_3to1.skid_buffer_combiner                            |    <0.001 |
|     floating_point_2                                                             |     0.015 |
|       U0                                                                         |     0.015 |
|         i_synth                                                                  |     0.015 |
|           DIV_OP.SPD.OP                                                          |     0.015 |
|             EXP                                                                  |    <0.001 |
|               COND_DET_A                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 MANT_LUTS.CHUNK_IS_ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               COND_DET_B                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 MANT_LUTS.CHUNK_IS_ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               EXP_PRE_RND_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               EXP_SIG_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               FLOW_DEC_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               IP_SIGN_DELAY                                                      |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               PROD_DELAY                                                         |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               SIGN_UP_DELAY                                                      |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               SIG_DELAY                                                          |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_DEC_DELAY                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_DELAY                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_UP_DELAY                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             MANT_DIV                                                             |     0.014 |
|               RT[0].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[0].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[10].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[10].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[11].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[11].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[12].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[12].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[13].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[13].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[14].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[14].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[15].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[15].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[16].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[16].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[17].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[17].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[18].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[18].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[19].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[19].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[1].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[1].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[1].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[20].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[20].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[21].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[21].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[22].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[22].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[23].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[23].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[24].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[24].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[24].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[25].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[25].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[2].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[2].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[2].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[3].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[3].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[4].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[4].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[5].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[5].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[6].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[6].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[7].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[7].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[8].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[8].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[9].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[9].MANT_DEL                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             OP                                                                   |    <0.001 |
|             ROUND                                                                |    <0.001 |
|               EXP_ADD.ADD                                                        |    <0.001 |
|               EXP_IN_DELAY.EXP_IN_DEL                                            |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               EXP_IN_DELAY.EXP_OFF_OP_DEL                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               LOGIC.RND1                                                         |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               LOGIC.RND2                                                         |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               RND_BIT_GEN                                                        |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                              |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                            |    <0.001 |
|     floating_point_3                                                             |     0.002 |
|       U0                                                                         |     0.002 |
|         i_synth                                                                  |     0.002 |
|           MULT.OP                                                                |     0.001 |
|             EXP                                                                  |    <0.001 |
|               COND_DET_A                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                   CARRY_ZERO_DET                                                 |    <0.001 |
|               COND_DET_B                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                   CARRY_ZERO_DET                                                 |    <0.001 |
|               EXP_ADD.C_CHAIN                                                    |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               FLOW_DEC_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               IP_SIGN_DELAY                                                      |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               PROD_DELAY                                                         |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               SIGN_UP_DELAY                                                      |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               SIG_DELAY                                                          |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_DEC_DELAY                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_DELAY                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_UP_DELAY                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             MULT                                                                 |    <0.001 |
|               MULT_GEN_VARIANT.FIX_MULT                                          |    <0.001 |
|                 MULT                                                             |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                            |    <0.001 |
|                     use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0  |    <0.001 |
|                 OP_REG.MANT_DEL                                                  |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 OP_REG.ZERO_DET_DEL                                              |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|             OP                                                                   |    <0.001 |
|             R_AND_R                                                              |    <0.001 |
|               LOGIC.R_AND_R                                                      |    <0.001 |
|                 EXP_ADD.ADD                                                      |    <0.001 |
|                 EXP_INC_DELAY                                                    |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_IN_DELAY.EXP_IN_DEL                                          |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_IN_DELAY.EXP_OFF_OP_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 LOGIC.RND1                                                       |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                 LOGIC.RND2                                                       |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|                 MANT_RND2_DEL                                                    |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 NORMALIZE_RND2_DEL                                               |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 RND_BIT_GEN                                                      |    <0.001 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                            |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                            |    <0.001 |
|     floating_point_4                                                             |     0.002 |
|       U0                                                                         |     0.002 |
|         i_synth                                                                  |     0.002 |
|           FIX_TO_FLT_OP.SPD.OP                                                   |     0.001 |
|             EXP                                                                  |    <0.001 |
|               EXP_MOD_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               ZERO_DELAY                                                         |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               a_is_signed.IP_SIGN_DELAY                                          |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                                              |    <0.001 |
|               Q_DEL                                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             LZE                                                                  |    <0.001 |
|               ENCODE[0].DIST_DEL                                                 |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               ENCODE[0].MUX_0                                                    |    <0.001 |
|                 OP_DEL                                                           |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               ENCODE[0].MUX_Z                                                    |    <0.001 |
|                 OP_DEL                                                           |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               ENCODE[1].DIST_DEL                                                 |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               ENCODE[1].MUX_0                                                    |    <0.001 |
|                 OP_DEL                                                           |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               ZERO_DET_CC_1                                                      |    <0.001 |
|               ZERO_DET_CC_2.CC                                                   |    <0.001 |
|             NEED_Z_DET.Z_DET                                                     |    <0.001 |
|               ENCODE[0].DIST_OVER_DEL                                            |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               ENCODE[0].Z_DET_DEL                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               ENCODE[1].Z_DET_DEL                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               Z_C_DEL                                                            |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             NORM_SHIFT                                                           |    <0.001 |
|               MUX_LOOP[0].DEL_SHIFT                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             OP                                                                   |    <0.001 |
|             ROUND                                                                |    <0.001 |
|               LOGIC.RND1                                                         |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               LOGIC.RND2                                                         |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               RND_BIT_GEN                                                        |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                              |    <0.001 |
|             Z_C_DEL                                                              |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                            |    <0.001 |
|     floating_point_5                                                             |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           FLT_TO_FIX_OP.SPD.OP                                                   |    <0.001 |
|             ALIGN_DIST_DEL                                                       |    <0.001 |
|               DEL                                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             ALIGN_SHIFT                                                          |    <0.001 |
|               MUX_LOOP[0].DEL_SHIFT                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                 |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[2].DEL_SHIFT                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                 |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             ALIGN_Z_D                                                            |    <0.001 |
|               EQ_ZERO                                                            |    <0.001 |
|                 CARRY_ZERO_DET                                                   |    <0.001 |
|               MUX_LOOP[0].DEL_Z_D                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[1].DEL_Z_D                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                 |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[2].DEL_Z_D                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                 |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             A_MANT_ALL_ZERO_P0_DEL                                               |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             COND_DET                                                             |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ONE_DEL                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             DEL_SIGN                                                             |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             MANT_P0_REG                                                          |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             OP_STATE_P1_REG                                                      |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             ROUND                                                                |    <0.001 |
|               Q_DEL                                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             SIGN_DEL                                                             |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             SIGN_P0_REG                                                          |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             ZERO_DET_DIST_DEL                                                    |    <0.001 |
|               DEL                                                                |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                            |    <0.001 |
|     floating_point_6                                                             |     0.006 |
|       U0                                                                         |     0.006 |
|         i_synth                                                                  |     0.006 |
|           SQRT_OP.SPD.OP                                                         |     0.006 |
|             i_mant_calc.EXP                                                      |    <0.001 |
|               COND_DET_A                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ONE_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 EXP_DET_LUT.EXP_ALL_ZERO_DEL                                     |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|                 MANT_LUTS.CHUNK_IS_ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               EXP_SIG_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               SIGN_DELAY                                                         |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               SIGN_DET_DELAY                                                     |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_DEC_DELAY                                                    |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               STATE_DELAY                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             i_mant_calc.MANT_DEL                                                 |    <0.001 |
|               i_pipe                                                             |    <0.001 |
|             i_mant_calc.MANT_SQRT                                                |     0.005 |
|               RT[0].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[0].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[10].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[10].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[10].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[11].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[11].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[11].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[12].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[12].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[13].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[13].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[14].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[14].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[15].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[15].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[16].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[16].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[17].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[17].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[18].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[18].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[19].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[19].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[1].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[1].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[1].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[20].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[20].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[21].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[21].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[22].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[22].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[23].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[23].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[24].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[24].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[2].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[2].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[2].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[3].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[3].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[3].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[4].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[4].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[4].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[5].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[5].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[5].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[6].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[6].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[6].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[7].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[7].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[7].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[8].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[8].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[8].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[9].ADDSUB                                                       |    <0.001 |
|                 ADDSUB                                                           |    <0.001 |
|                   Q_DEL                                                          |    <0.001 |
|                     i_pipe                                                       |    <0.001 |
|               RT[9].MA_DEL.MANT_DEL                                              |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|               RT[9].Q_DEL                                                        |    <0.001 |
|                 i_pipe                                                           |    <0.001 |
|             i_mant_calc.OP                                                       |    <0.001 |
|             i_mant_calc.ROUND                                                    |    <0.001 |
|               LOGIC.RND1                                                         |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               LOGIC.RND2                                                         |    <0.001 |
|                 Q_DEL                                                            |    <0.001 |
|                   i_pipe                                                         |    <0.001 |
|               RND_BIT_GEN                                                        |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                         |    <0.001 |
|           i_nd_to_rdy                                                            |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                            |    <0.001 |
|     system_ila1                                                                  |     0.011 |
|       inst                                                                       |     0.011 |
|         g_inst                                                                   |     0.000 |
|         ila_lib                                                                  |     0.011 |
|           inst                                                                   |     0.011 |
|             ila_core_inst                                                        |     0.011 |
|               ila_trace_memory_inst                                              |     0.003 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |     0.003 |
|                   inst_blk_mem_gen                                               |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                         |     0.003 |
|                       valid.cstr                                                 |     0.003 |
|                         ramloop[0].ram.r                                         |    <0.001 |
|                           prim_noinit.ram                                        |    <0.001 |
|                         ramloop[1].ram.r                                         |     0.001 |
|                           prim_noinit.ram                                        |     0.001 |
|                         ramloop[2].ram.r                                         |     0.001 |
|                           prim_noinit.ram                                        |     0.001 |
|               u_ila_cap_ctrl                                                     |     0.001 |
|                 U_CDONE                                                          |    <0.001 |
|                 U_NS0                                                            |    <0.001 |
|                 U_NS1                                                            |    <0.001 |
|                 u_cap_addrgen                                                    |     0.001 |
|                   U_CMPRESET                                                     |    <0.001 |
|                   u_cap_sample_counter                                           |    <0.001 |
|                     U_SCE                                                        |    <0.001 |
|                     U_SCMPCE                                                     |    <0.001 |
|                     U_SCRST                                                      |    <0.001 |
|                     u_scnt_cmp                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                   u_cap_window_counter                                           |    <0.001 |
|                     U_WCE                                                        |    <0.001 |
|                     U_WHCMPCE                                                    |    <0.001 |
|                     U_WLCMPCE                                                    |    <0.001 |
|                     u_wcnt_hcmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                     u_wcnt_lcmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|               u_ila_regs                                                         |     0.003 |
|                 MU_SRL[0].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                             |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                 U_XSDB_SLAVE                                                     |    <0.001 |
|                 reg_15                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_16                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_17                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_18                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_19                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_1a                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_6                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_7                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_8                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_80                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_81                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_82                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_83                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_84                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_85                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_887                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_88d                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_890                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_9                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_srl_fff                                                      |    <0.001 |
|                 reg_stream_ffd                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_stream_ffe                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|               u_ila_reset_ctrl                                                   |    <0.001 |
|                 arm_detection_inst                                               |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                 halt_detection_inst                                              |    <0.001 |
|               u_trig                                                             |     0.002 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 U_TM                                                             |     0.002 |
|                   N_DDR_MODE.G_NMU[0].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|               xsdb_memory_read_inst                                              |    <0.001 |
|         slot_0_ar                                                                |     0.000 |
|         slot_0_aw                                                                |     0.000 |
|         slot_0_b                                                                 |     0.000 |
|         slot_0_r                                                                 |     0.000 |
|         slot_0_w                                                                 |     0.000 |
|     xlconstant_0                                                                 |     0.000 |
|     xlconstant_1                                                                 |     0.000 |
|   reset_IBUF_inst                                                                |    <0.001 |
|   rs232_uart_rxd_IBUF_inst                                                       |    <0.001 |
|   u_ila_0                                                                        |     0.218 |
|     inst                                                                         |     0.218 |
|       ila_core_inst                                                              |     0.218 |
|         ila_trace_memory_inst                                                    |     0.101 |
|           SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                          |     0.020 |
|             inst_blk_mem_gen                                                     |     0.020 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.020 |
|                 valid.cstr                                                       |     0.020 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[10].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[11].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[12].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[13].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[14].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[2].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[3].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[4].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[5].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[6].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[7].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[8].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[9].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                          |     0.020 |
|             inst_blk_mem_gen                                                     |     0.020 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.020 |
|                 valid.cstr                                                       |     0.020 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[10].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[11].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[12].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[13].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[14].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[2].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[3].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[4].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[5].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[6].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[7].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[8].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[9].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory                          |     0.020 |
|             inst_blk_mem_gen                                                     |     0.020 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.020 |
|                 valid.cstr                                                       |     0.020 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[10].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[11].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[12].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[13].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[14].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[2].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[3].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[4].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[5].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[6].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[7].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[8].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[9].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory                          |     0.020 |
|             inst_blk_mem_gen                                                     |     0.020 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.020 |
|                 valid.cstr                                                       |     0.020 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[10].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[11].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[12].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[13].ram.r                                              |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[14].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[2].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[3].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[4].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[5].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[6].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[7].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[8].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[9].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory                          |     0.020 |
|             inst_blk_mem_gen                                                     |     0.020 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.020 |
|                 valid.cstr                                                       |     0.020 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[10].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[11].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[12].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[13].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[14].ram.r                                              |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[2].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[3].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[4].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[5].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[6].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[7].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[8].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[9].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|           SUBCORE_RAM.trace_block_memory                                         |     0.002 |
|             inst_blk_mem_gen                                                     |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.002 |
|                 valid.cstr                                                       |     0.002 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|         u_ila_cap_ctrl                                                           |     0.003 |
|           U_CDONE                                                                |    <0.001 |
|           U_NS0                                                                  |    <0.001 |
|           U_NS1                                                                  |    <0.001 |
|           u_cap_addrgen                                                          |     0.003 |
|             U_CMPRESET                                                           |    <0.001 |
|             u_cap_sample_counter                                                 |    <0.001 |
|               U_SCE                                                              |    <0.001 |
|               U_SCMPCE                                                           |    <0.001 |
|               U_SCRST                                                            |    <0.001 |
|               u_scnt_cmp                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|             u_cap_window_counter                                                 |    <0.001 |
|               U_WCE                                                              |    <0.001 |
|               U_WHCMPCE                                                          |    <0.001 |
|               U_WLCMPCE                                                          |    <0.001 |
|               u_wcnt_hcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               u_wcnt_lcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|         u_ila_regs                                                               |     0.021 |
|           MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[100].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[101].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[102].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[103].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[104].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[105].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[106].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[107].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[108].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[109].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[110].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[111].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[112].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[113].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[114].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[115].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[116].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[117].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[118].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[119].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[120].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[121].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[122].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[123].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[124].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[125].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[126].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[127].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[128].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[129].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[130].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[131].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[132].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[133].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[134].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[135].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[136].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[137].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[138].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[139].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[140].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[141].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[142].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[143].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[144].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[145].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[146].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[147].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[148].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[149].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[150].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[151].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[152].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[153].mu_srl_reg                                                 |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[84].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[85].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[86].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[87].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[88].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[89].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[90].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[91].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[92].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[93].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[94].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[95].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[96].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[97].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[98].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[99].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|           U_XSDB_SLAVE                                                           |     0.001 |
|           reg_15                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_16                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_17                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_18                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_19                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_1a                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_6                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_7                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_8                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_80                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_81                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_82                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_83                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_84                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_85                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_887                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_88d                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_890                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_9                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_srl_fff                                                            |    <0.001 |
|           reg_stream_ffd                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_stream_ffe                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|         u_ila_reset_ctrl                                                         |    <0.001 |
|           arm_detection_inst                                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|           halt_detection_inst                                                    |    <0.001 |
|         u_trig                                                                   |     0.049 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |     0.002 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.002 |
|               DUT                                                                |     0.002 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                    |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           U_TM                                                                   |     0.048 |
|             N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[100].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[101].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[102].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[103].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[104].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[105].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[106].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[107].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[108].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[109].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[110].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[111].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[112].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[113].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[114].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[115].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[116].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[117].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[118].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[119].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[120].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[121].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[122].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[123].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[124].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[125].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[126].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[127].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[128].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[129].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[130].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[131].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[132].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[133].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[134].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[135].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[136].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[137].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[138].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[139].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[140].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[141].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[142].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[143].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[144].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[145].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[146].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[147].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[148].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[149].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[150].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[151].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[152].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[153].U_M                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[68].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[69].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[70].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[71].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[72].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[73].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[74].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[75].U_M                                             |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[76].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[77].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[78].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[79].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[80].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[81].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[82].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[83].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[84].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[85].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[86].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[87].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[88].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[89].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[90].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[91].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[92].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[93].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[94].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[95].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[96].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[97].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[98].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[99].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|         xsdb_memory_read_inst                                                    |     0.008 |
+----------------------------------------------------------------------------------+-----------+


