Simple unverified parser to generate Verilog ASTs from Verilog source code

You need a Haskell installation, the Haskell package prettyprinter, and BNFC to use build the parser

Usage: Basically just invoke "make translate" and you should get everything in test_cases as HOL script files
