#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep  8 18:46:18 2019
# Process ID: 9200
# Current directory: C:/Users/bokwoon/Documents/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5604 C:\Users\bokwoon\Documents\Lab1\Lab1.xpr
# Log file: C:/Users/bokwoon/Documents/Lab1/vivado.log
# Journal file: C:/Users/bokwoon/Documents/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bokwoon/Documents/Lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 728.613 ; gain = 101.996
update_compile_order -fileset sources_1
set_property top lab1 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 18:48:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 18:48:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 18:49:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 18:49:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/constrs_1/imports/old/Nexys4_Master_Lab1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/constrs_1/imports/old/Nexys4_Master_Lab1.xdc
file delete -force C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/constrs_1/imports/old/Nexys4_Master_Lab1.xdc
add_files -fileset constrs_1 -norecurse C:/Users/bokwoon/Downloads/Lab_1_VHDL_Template/Nexys4_Master_Lab1.xdc
import_files -fileset constrs_1 C:/Users/bokwoon/Downloads/Lab_1_VHDL_Template/Nexys4_Master_Lab1.xdc
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 18:56:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 18:56:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 23:19:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 23:19:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 23:36:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 23:36:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 23:38:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 23:38:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1267.297 ; gain = 164.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab1' [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/lab1.vhd:22]
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/clock_enable.vhd:9' bound to instance 'clock_enable_0' of component 'clock_enable' [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/lab1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/clock_enable.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/clock_enable.vhd:18]
INFO: [Synth 8-3491] module 'get_mem' declared at 'C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/get_mem.vhd:10' bound to instance 'get_mem_0' of component 'get_mem' [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/lab1.vhd:49]
INFO: [Synth 8-638] synthesizing module 'get_mem' [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/get_mem.vhd:19]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/get_mem.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'get_mem' (2#1) [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/get_mem.vhd:19]
WARNING: [Synth 8-614] signal 'upper_lower' is read in the process but is not in the sensitivity list [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/lab1.vhd:58]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/lab1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'lab1' (3#1) [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/lab1.vhd:22]
WARNING: [Synth 8-3917] design lab1 has port dp driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[7] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[6] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[5] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[4] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[3] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[2] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[1] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port anode[0] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[6] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[5] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[4] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[3] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[2] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[1] driven by constant 0
WARNING: [Synth 8-3917] design lab1 has port cathode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.594 ; gain = 205.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.594 ; gain = 205.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.594 ; gain = 205.063
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/constrs_1/imports/Lab_1_VHDL_Template/Nexys4_Master_Lab1.xdc]
Finished Parsing XDC File [C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/constrs_1/imports/Lab_1_VHDL_Template/Nexys4_Master_Lab1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1465.145 ; gain = 362.613
13 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1465.145 ; gain = 412.188
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 23:52:02 2019...
