# AND gate with 3 inputs

.chipsets:
input a
input b
input c
output out

and and1
and and2

.links:
and1:1 a:1
and1:2 b:1

and2:1 and1:3
and2:2 c:1

out:1 and2:3
