Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 16 18:23:45 2022
| Host         : LAPTOP-BIDCKM4G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter10_10_10_top_control_sets_placed.rpt
| Design       : counter10_10_10_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------+------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-----------------+------------------+------------------+----------------+
|  u5/clk_div        |                 |                  |                1 |              2 |
|  u1/CLK            | u2/E[0]         | u4/Q_reg[3]_0    |                2 |              4 |
|  u1/CLK            | u3/E[0]         | u4/Q_reg[3]_0    |                1 |              4 |
|  u1/CLK            | start_stop_IBUF | u4/Q_reg[3]_0    |                2 |              4 |
|  clk_50M_IBUF_BUFG |                 |                  |                3 |              4 |
|  clk_50M_IBUF_BUFG |                 | u1/clk_out       |                6 |             24 |
|  clk_50M_IBUF_BUFG |                 | u5/clk_div_0     |                6 |             24 |
+--------------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     4 |
| 16+    |                     2 |
+--------+-----------------------+


