

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_uint_8_1u_config2_s'
================================================================
* Date:           Mon Apr 28 20:13:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  6.468 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|    256|    128|    -|
|Multiplexer      |        -|   -|      0|    180|    -|
|Register         |        -|   -|      1|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    257|    308|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                     Memory                                    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_U  |shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb  |        0|  64|  32|    0|    64|    8|     1|          512|
    |void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_U  |shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb  |        0|  64|  32|    0|    64|    8|     1|          512|
    |void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U  |shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb  |        0|  64|  32|    0|    64|    8|     1|          512|
    |void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U    |shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb  |        0|  64|  32|    0|    64|    8|     1|          512|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                          |                                                                                  |        0| 256| 128|    0|   256|   32|     4|         2048|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                          Name                                          | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o  |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o  |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o  |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o  |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o   |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o     |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o           |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o             |   9|          2|    8|         16|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                   | 180|         40|  160|        320|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                           | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                         |   in|    1|  ap_ctrl_hs|                                     shift_line_buffer<array<ap_uint<8>, 1u>, config2>|  return value|
|ap_rst                                                                                         |   in|    1|  ap_ctrl_hs|                                     shift_line_buffer<array<ap_uint<8>, 1u>, config2>|  return value|
|ap_start                                                                                       |   in|    1|  ap_ctrl_hs|                                     shift_line_buffer<array<ap_uint<8>, 1u>, config2>|  return value|
|ap_done                                                                                        |  out|    1|  ap_ctrl_hs|                                     shift_line_buffer<array<ap_uint<8>, 1u>, config2>|  return value|
|ap_idle                                                                                        |  out|    1|  ap_ctrl_hs|                                     shift_line_buffer<array<ap_uint<8>, 1u>, config2>|  return value|
|ap_ready                                                                                       |  out|    1|  ap_ctrl_hs|                                     shift_line_buffer<array<ap_uint<8>, 1u>, config2>|  return value|
|in_elem_0_0_0_0_0_val                                                                          |   in|    8|     ap_none|                                                                 in_elem_0_0_0_0_0_val|        scalar|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9                    |  out|    8|      ap_vld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_ap_vld             |  out|    1|      ap_vld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4                    |  out|    8|      ap_vld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_ap_vld             |  out|    1|      ap_vld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_i         |   in|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o         |  out|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14           |  out|    8|      ap_vld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_ap_vld    |  out|    1|      ap_vld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9            |  out|    8|      ap_vld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_ap_vld     |  out|    1|      ap_vld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4            |  out|    8|      ap_vld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_ap_vld     |  out|    1|      ap_vld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_i         |   in|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o         |  out|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_i         |   in|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o         |  out|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_i                  |   in|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o                  |  out|    8|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_o_ap_vld           |  out|    1|     ap_ovld|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_i                    |   in|    8|     ap_ovld|             void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o                    |  out|    8|     ap_ovld|             void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_o_ap_vld             |  out|    1|     ap_ovld|             void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_i         |   in|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o         |  out|    8|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_i          |   in|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o          |  out|    8|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_i            |   in|    8|     ap_ovld|     p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o            |  out|    8|     ap_ovld|     p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_o_ap_vld     |  out|    1|     ap_ovld|     p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed|       pointer|
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln242 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_conv_stream.h:242]   --->   Operation 2 'specpipeline' 'specpipeline_ln242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_elem_0_0_0_0_0_val" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 3 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%p_i = memshiftread i8 @_ssdm_op_MemShiftRead.[64 x i8]P0A, i8 63, i8 %in_elem_0_0_0_0_0_val_read, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 4 'memshiftread' 'p_i' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 64> <ShiftMem>
ST_1 : Operation 5 [1/1] (1.61ns)   --->   "%p_1_i = memshiftread i8 @_ssdm_op_MemShiftRead.[64 x i8]P0A, i8 63, i8 %p_i, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 5 'memshiftread' 'p_1_i' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 64> <ShiftMem>
ST_1 : Operation 6 [1/1] (1.61ns)   --->   "%p_2_i = memshiftread i8 @_ssdm_op_MemShiftRead.[64 x i8]P0A, i8 63, i8 %p_1_i, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 6 'memshiftread' 'p_2_i' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 64> <ShiftMem>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%p_0_i = memshiftread i8 @_ssdm_op_MemShiftRead.[64 x i8]P0A, i8 63, i8 %p_2_i, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 7 'memshiftread' 'p_0_i' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 76 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 64> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 9 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 11 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_15 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 12 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_15, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 13 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_16 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 14 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_16, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 15 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_17 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 16 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_17, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 17 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 18 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 19 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 20 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 21 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_18 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_18, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 23 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_19 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_19, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 25 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_20 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_20, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 27 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 28 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 29 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 30 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 31 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_21 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_21, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 33 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_22 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 34 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_22, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 35 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_23 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 36 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_23, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 37 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 38 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 39 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 40 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 41 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_24 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 42 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_24, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 43 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_25 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 44 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_25, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 45 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_26 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 46 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_26, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 47 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_0_i, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 48 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_2_i, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 49 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_1_i, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 50 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_i, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 51 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %in_elem_0_0_0_0_0_val_read, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 52 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln242 = ret" [firmware/nnet_utils/nnet_conv_stream.h:242]   --->   Operation 53 'ret' 'ret_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln242                                                                   (specpipeline) [ 00]
in_elem_0_0_0_0_0_val_read                                                           (read        ) [ 00]
p_i                                                                                  (memshiftread) [ 00]
p_1_i                                                                                (memshiftread) [ 00]
p_2_i                                                                                (memshiftread) [ 00]
p_0_i                                                                                (memshiftread) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_15 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_16 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_17 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_18 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_19 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_20 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_21 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_22 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_23 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37         (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_24 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_25 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_26 (load        ) [ 00]
store_ln196                                                                          (store       ) [ 00]
store_ln209                                                                          (store       ) [ 00]
store_ln209                                                                          (store       ) [ 00]
store_ln209                                                                          (store       ) [ 00]
store_ln209                                                                          (store       ) [ 00]
store_ln209                                                                          (store       ) [ 00]
ret_ln242                                                                            (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[64 x i8]P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_1_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_1_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_2_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_2_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_0_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln196_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln196_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_15_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_15/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln196_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_16_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_16/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln196_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_17_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln196_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln196_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln196_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_18_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_18/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln196_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_19_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_19/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln196_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_20_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_20/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln196_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln196_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln196_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_21_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_21/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln196_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_22_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_22/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln196_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_23_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_23/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln196_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln196_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln196_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_24_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_24/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln196_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_25_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_25/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln196_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_26_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_26/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln196_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln209_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln209_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln209_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln209_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln209_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="74" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="104"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="76" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="88" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="78" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="98" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="74" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="108" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="118" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="108" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="98" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="88" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="82" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="352" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {}
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {}
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 | {}
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 | {}
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 | {}
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: shift_line_buffer<array<ap_uint<8>, 1u>, config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
  - Chain level:
	State 1
		p_1_i : 1
		p_2_i : 2
		p_0_i : 3
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln209 : 4
		store_ln209 : 3
		store_ln209 : 2
		store_ln209 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|   read   | in_elem_0_0_0_0_0_val_read_read_fu_82 |
|----------|---------------------------------------|
|          |               p_i_fu_88               |
|memshiftread|              p_1_i_fu_98              |
|          |              p_2_i_fu_108             |
|          |              p_0_i_fu_118             |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
