Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 24 02:29:52 2019
| Host         : Initialize running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.157        0.000                      0                  831        0.139        0.000                      0                  831        9.500        0.000                       0                   777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             2.157        0.000                      0                  831        0.139        0.000                      0                  831        9.500        0.000                       0                   777  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 8.002ns (45.082%)  route 9.748ns (54.918%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.839    21.787    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.097    21.884 r  U1/jmp3[11]_i_1/O
                         net (fo=1, routed)           0.000    21.884    U1/jmp30_out[11]
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[11]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y4          FDCE (Setup_fdce_C_D)        0.030    24.041    U1/jmp3_reg[11]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.748ns  (logic 8.002ns (45.087%)  route 9.746ns (54.913%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.837    21.785    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.097    21.882 r  U1/jmp3[8]_i_1/O
                         net (fo=1, routed)           0.000    21.882    U1/jmp30_out[8]
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[8]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y4          FDCE (Setup_fdce_C_D)        0.032    24.043    U1/jmp3_reg[8]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.645ns  (logic 8.002ns (45.351%)  route 9.643ns (54.649%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.734    21.682    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.097    21.779 r  U1/jmp3[12]_i_1/O
                         net (fo=1, routed)           0.000    21.779    U1/jmp30_out[12]
    SLICE_X53Y5          FDCE                                         r  U1/jmp3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y5          FDCE                                         r  U1/jmp3_reg[12]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y5          FDCE (Setup_fdce_C_D)        0.030    24.041    U1/jmp3_reg[12]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -21.779    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 8.002ns (45.346%)  route 9.645ns (54.654%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.736    21.684    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.097    21.781 r  U1/jmp3[13]_i_1/O
                         net (fo=1, routed)           0.000    21.781    U1/jmp30_out[13]
    SLICE_X53Y5          FDCE                                         r  U1/jmp3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y5          FDCE                                         r  U1/jmp3_reg[13]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y5          FDCE (Setup_fdce_C_D)        0.032    24.043    U1/jmp3_reg[13]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                         -21.781    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.643ns  (logic 8.002ns (45.354%)  route 9.641ns (54.646%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.733    21.681    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.097    21.778 r  U1/jmp3[16]_i_1/O
                         net (fo=1, routed)           0.000    21.778    U1/jmp30_out[16]
    SLICE_X53Y6          FDCE                                         r  U1/jmp3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y6          FDCE                                         r  U1/jmp3_reg[16]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y6          FDCE (Setup_fdce_C_D)        0.030    24.041    U1/jmp3_reg[16]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.646ns  (logic 8.002ns (45.346%)  route 9.644ns (54.654%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.736    21.684    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.097    21.781 r  U1/jmp3[10]_i_1/O
                         net (fo=1, routed)           0.000    21.781    U1/jmp30_out[10]
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[10]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y4          FDCE (Setup_fdce_C_D)        0.033    24.044    U1/jmp3_reg[10]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                         -21.781    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.642ns  (logic 8.002ns (45.357%)  route 9.640ns (54.643%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.732    21.680    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I1_O)        0.097    21.777 r  U1/jmp3[9]_i_1/O
                         net (fo=1, routed)           0.000    21.777    U1/jmp30_out[9]
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y4          FDCE                                         r  U1/jmp3_reg[9]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y4          FDCE (Setup_fdce_C_D)        0.032    24.043    U1/jmp3_reg[9]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                         -21.777    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 8.002ns (45.359%)  route 9.639ns (54.641%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.731    21.679    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I1_O)        0.097    21.776 r  U1/jmp3[17]_i_1/O
                         net (fo=1, routed)           0.000    21.776    U1/jmp30_out[17]
    SLICE_X53Y6          FDCE                                         r  U1/jmp3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y6          FDCE                                         r  U1/jmp3_reg[17]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y6          FDCE (Setup_fdce_C_D)        0.032    24.043    U1/jmp3_reg[17]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 is_jmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp4_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.656ns  (logic 7.964ns (45.106%)  route 9.692ns (54.894%))
  Logic Levels:           34  (CARRY4=22 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 23.889 - 20.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.247     4.151    sys_clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  is_jmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.393     4.544 r  is_jmp_reg[4]/Q
                         net (fo=3, routed)           1.749     6.293    U1/p_0_in
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.097     6.390 r  U1/jmp4[3]_i_8/O
                         net (fo=1, routed)           0.000     6.390    U1/jmp4[3]_i_8_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.785 r  U1/jmp4_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.785    U1/jmp4_reg[3]_i_3_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.874 r  U1/jmp4_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.874    U1/jmp4_reg[7]_i_3_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.963 r  U1/jmp4_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.963    U1/jmp4_reg[11]_i_4_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.052 r  U1/jmp4_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.052    U1/jmp4_reg[15]_i_4_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.141 r  U1/jmp4_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.141    U1/jmp4_reg[19]_i_4_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.230 r  U1/jmp4_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.230    U1/jmp4_reg[23]_i_4_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.319 r  U1/jmp4_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.319    U1/jmp4_reg[27]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.500 r  U1/jmp4_reg[31]_i_2/O[2]
                         net (fo=47, routed)          1.306     8.806    U1/jmp4_reg[31]_i_2_n_5
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.230     9.036 r  U1/jmp4[11]_i_243/O
                         net (fo=2, routed)           0.609     9.645    U1/jmp4[11]_i_243_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    10.019 r  U1/jmp4_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.000    10.019    U1/jmp4_reg[11]_i_294_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.178 r  U1/jmp4_reg[11]_i_221/O[0]
                         net (fo=2, routed)           0.899    11.078    U1/jmp4_reg[11]_i_221_n_7
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.224    11.302 r  U1/jmp4[11]_i_198/O
                         net (fo=2, routed)           0.319    11.620    U1/jmp4[11]_i_198_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.239    11.859 r  U1/jmp4[11]_i_202/O
                         net (fo=1, routed)           0.000    11.859    U1/jmp4[11]_i_202_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.271 r  U1/jmp4_reg[11]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.271    U1/jmp4_reg[11]_i_120_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.360 r  U1/jmp4_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    12.360    U1/jmp4_reg[11]_i_79_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.449 r  U1/jmp4_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.449    U1/jmp4_reg[11]_i_43_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.679 r  U1/jmp4_reg[11]_i_31/O[1]
                         net (fo=2, routed)           0.584    13.263    U1/jmp4_reg[11]_i_31_n_6
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.238    13.501 r  U1/jmp4[11]_i_17/O
                         net (fo=2, routed)           0.411    13.912    U1/jmp4[11]_i_17_n_0
    SLICE_X39Y21         LUT4 (Prop_lut4_I3_O)        0.245    14.157 r  U1/jmp4[11]_i_21/O
                         net (fo=1, routed)           0.000    14.157    U1/jmp4[11]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.552 r  U1/jmp4_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.552    U1/jmp4_reg[11]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    14.786 r  U1/jmp4_reg[15]_i_10/O[3]
                         net (fo=17, routed)          0.918    15.705    U1/jmp4_reg[15]_i_10_n_4
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.234    15.939 r  U1/jmp4[19]_i_26/O
                         net (fo=1, routed)           0.345    16.284    U1/jmp4[19]_i_26_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    16.576 r  U1/jmp4_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.576    U1/jmp4_reg[19]_i_13_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    16.813 r  U1/jmp4_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.397    17.210    U1/jmp4_reg[23]_i_18_n_4
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.230    17.440 r  U1/jmp4[23]_i_12/O
                         net (fo=2, routed)           0.734    18.174    U1/jmp4[23]_i_12_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.239    18.413 r  U1/jmp4[23]_i_16/O
                         net (fo=1, routed)           0.000    18.413    U1/jmp4[23]_i_16_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.825 r  U1/jmp4_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.825    U1/jmp4_reg[23]_i_9_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    19.055 r  U1/jmp4_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.340    19.395    U1/jmp4_reg[26]_i_10_n_6
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.225    19.620 r  U1/jmp4[26]_i_8/O
                         net (fo=1, routed)           0.000    19.620    U1/jmp4[26]_i_8_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.097 f  U1/jmp4_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.280    20.377    U1/jmp4_reg[26]_i_3_n_4
    SLICE_X48Y17         LUT1 (Prop_lut1_I0_O)        0.234    20.611 r  U1/jmp4[26]_i_4/O
                         net (fo=1, routed)           0.000    20.611    U1/jmp4[26]_i_4_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.910 r  U1/jmp4_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.800    21.710    U1/jmp4_reg[26]_i_2_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I1_O)        0.097    21.807 r  U1/jmp4[12]_i_1/O
                         net (fo=1, routed)           0.000    21.807    U1/jmp40_out[12]
    SLICE_X51Y14         FDCE                                         r  U1/jmp4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.137    23.889    U1/CLK
    SLICE_X51Y14         FDCE                                         r  U1/jmp4_reg[12]/C
                         clock pessimism              0.212    24.101    
                         clock uncertainty           -0.035    24.066    
    SLICE_X51Y14         FDCE (Setup_fdce_C_D)        0.030    24.096    U1/jmp4_reg[12]
  -------------------------------------------------------------------
                         required time                         24.096    
                         arrival time                         -21.807    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 is_jmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/jmp3_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        17.597ns  (logic 8.002ns (45.475%)  route 9.595ns (54.525%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 23.893 - 20.000 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.230     4.134    sys_clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  is_jmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.393     4.527 r  is_jmp_reg[5]/Q
                         net (fo=3, routed)           1.879     6.407    U1/p_3_in
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.097     6.504 r  U1/jmp3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.504    U1/jmp3[3]_i_8_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.883 r  U1/jmp3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    U1/jmp3_reg[3]_i_3_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.975 r  U1/jmp3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U1/jmp3_reg[7]_i_3_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.067 r  U1/jmp3_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    U1/jmp3_reg[11]_i_4_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.159 r  U1/jmp3_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    U1/jmp3_reg[15]_i_4_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.251 r  U1/jmp3_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.251    U1/jmp3_reg[19]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.343 r  U1/jmp3_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.343    U1/jmp3_reg[23]_i_4_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.435 r  U1/jmp3_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    U1/jmp3_reg[27]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.672 r  U1/jmp3_reg[31]_i_2/O[3]
                         net (fo=47, routed)          1.042     8.714    U1/jmp3_reg[31]_i_2_n_4
    SLICE_X60Y2          LUT3 (Prop_lut3_I2_O)        0.222     8.936 r  U1/jmp3[11]_i_632/O
                         net (fo=1, routed)           0.526     9.462    U1/jmp3[11]_i_632_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.747 r  U1/jmp3_reg[11]_i_551/CO[3]
                         net (fo=1, routed)           0.000     9.747    U1/jmp3_reg[11]_i_551_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.836 r  U1/jmp3_reg[11]_i_487/CO[3]
                         net (fo=1, routed)           0.000     9.836    U1/jmp3_reg[11]_i_487_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.925 r  U1/jmp3_reg[11]_i_503/CO[3]
                         net (fo=1, routed)           0.000     9.925    U1/jmp3_reg[11]_i_503_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.084 r  U1/jmp3_reg[11]_i_439/O[0]
                         net (fo=2, routed)           0.408    10.492    U1/jmp3_reg[11]_i_439_n_7
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.238    10.730 r  U1/jmp3[11]_i_345/O
                         net (fo=2, routed)           0.594    11.324    U1/jmp3[11]_i_345_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I3_O)        0.245    11.569 r  U1/jmp3[11]_i_349/O
                         net (fo=1, routed)           0.000    11.569    U1/jmp3[11]_i_349_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.964 r  U1/jmp3_reg[11]_i_266/CO[3]
                         net (fo=1, routed)           0.000    11.964    U1/jmp3_reg[11]_i_266_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.123 r  U1/jmp3_reg[11]_i_193/O[0]
                         net (fo=2, routed)           0.583    12.707    U1/jmp3_reg[11]_i_193_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.242    12.949 r  U1/jmp3[11]_i_185/O
                         net (fo=2, routed)           0.520    13.469    U1/jmp3[11]_i_185_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.239    13.708 r  U1/jmp3[11]_i_189/O
                         net (fo=1, routed)           0.000    13.708    U1/jmp3[11]_i_189_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.992 r  U1/jmp3_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.992    U1/jmp3_reg[11]_i_111_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.084 r  U1/jmp3_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.084    U1/jmp3_reg[11]_i_70_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.176 r  U1/jmp3_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.176    U1/jmp3_reg[11]_i_34_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.268 r  U1/jmp3_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.268    U1/jmp3_reg[11]_i_22_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.360 r  U1/jmp3_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.360    U1/jmp3_reg[11]_i_13_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    14.597 f  U1/jmp3_reg[11]_i_12/O[3]
                         net (fo=18, routed)          0.972    15.569    U1/jmp3_reg[11]_i_12_n_4
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.222    15.791 r  U1/jmp3[23]_i_23/O
                         net (fo=1, routed)           0.443    16.234    U1/jmp3[23]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.454    16.688 r  U1/jmp3_reg[23]_i_18/O[3]
                         net (fo=2, routed)           0.562    17.250    U1/jmp3_reg[23]_i_18_n_4
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.250    17.500 r  U1/jmp3[23]_i_12/O
                         net (fo=2, routed)           0.616    18.115    U1/jmp3[23]_i_12_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.234    18.349 r  U1/jmp3[23]_i_16/O
                         net (fo=1, routed)           0.000    18.349    U1/jmp3[23]_i_16_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.751 r  U1/jmp3_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.751    U1/jmp3_reg[23]_i_9_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    18.974 r  U1/jmp3_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.472    19.447    U1/jmp3_reg[26]_i_10_n_6
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.216    19.663 r  U1/jmp3[26]_i_8/O
                         net (fo=1, routed)           0.000    19.663    U1/jmp3[26]_i_8_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    20.140 f  U1/jmp3_reg[26]_i_3/O[3]
                         net (fo=1, routed)           0.290    20.430    U1/jmp3_reg[26]_i_3_n_4
    SLICE_X54Y8          LUT1 (Prop_lut1_I0_O)        0.234    20.664 r  U1/jmp3[26]_i_4/O
                         net (fo=1, routed)           0.000    20.664    U1/jmp3[26]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    20.948 r  U1/jmp3_reg[26]_i_2/CO[3]
                         net (fo=19, routed)          0.686    21.634    U1/jmp3_reg[26]_i_2_n_0
    SLICE_X53Y8          LUT5 (Prop_lut5_I1_O)        0.097    21.731 r  U1/jmp3[26]_i_1/O
                         net (fo=1, routed)           0.000    21.731    U1/jmp30_out[26]
    SLICE_X53Y8          FDCE                                         r  U1/jmp3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.141    23.893    U1/CLK
    SLICE_X53Y8          FDCE                                         r  U1/jmp3_reg[26]/C
                         clock pessimism              0.152    24.046    
                         clock uncertainty           -0.035    24.010    
    SLICE_X53Y8          FDCE (Setup_fdce_C_D)        0.032    24.042    U1/jmp3_reg[26]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -21.731    
  -------------------------------------------------------------------
                         slack                                  2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pwd2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ_status_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.594     1.500    sys_clk_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  pwd2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  pwd2_reg[3]/Q
                         net (fo=1, routed)           0.086     1.727    U1/succ_status_reg_0[0]
    SLICE_X60Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  U1/succ_status_i_1/O
                         net (fo=1, routed)           0.000     1.772    U1_n_48
    SLICE_X60Y46         FDCE                                         r  succ_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.864     2.015    sys_clk_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  succ_status_reg/C
                         clock pessimism             -0.502     1.513    
    SLICE_X60Y46         FDCE (Hold_fdce_C_D)         0.120     1.633    succ_status_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 lock_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.184ns (32.883%)  route 0.376ns (67.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.593     1.499    sys_clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  lock_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  lock_status_reg/Q
                         net (fo=7, routed)           0.376     2.016    lock_status_reg_n_0
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.043     2.059 r  number_7[3]_i_1/O
                         net (fo=1, routed)           0.000     2.059    number_7[3]
    SLICE_X60Y48         FDRE                                         r  number_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.865     2.016    sys_clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  number_7_reg[3]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.131     1.902    number_7_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 number_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwd3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.827%)  route 0.348ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.567     1.473    sys_clk_IBUF_BUFG
    SLICE_X57Y52         FDCE                                         r  number_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  number_3_reg[2]/Q
                         net (fo=7, routed)           0.348     1.962    number_3_reg_n_0_[2]
    SLICE_X57Y49         FDCE                                         r  pwd3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.838     1.989    sys_clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  pwd3_reg[2]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X57Y49         FDCE (Hold_fdce_C_D)         0.057     1.801    pwd3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U1/timer_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            numbit_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.338ns (60.331%)  route 0.222ns (39.669%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.567     1.473    U1/CLK
    SLICE_X53Y49         FDCE                                         r  U1/timer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U1/timer_reg[56]/Q
                         net (fo=6, routed)           0.222     1.836    U1/timer[56]
    SLICE_X57Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  U1/numbit[3]_i_6/O
                         net (fo=1, routed)           0.000     1.881    U1/numbit[3]_i_6_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.033 r  U1/numbit_reg[3]_i_1/CO[3]
                         net (fo=18, routed)          0.000     2.033    U1_n_12
    SLICE_X57Y50         FDPE                                         r  numbit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.835     1.987    sys_clk_IBUF_BUFG
    SLICE_X57Y50         FDPE                                         r  numbit_reg[3]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X57Y50         FDPE (Hold_fdpe_C_D)         0.130     1.872    numbit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 number_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.038%)  route 0.087ns (31.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.595     1.501    sys_clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  number_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  number_2_reg[0]/Q
                         net (fo=7, routed)           0.087     1.729    U1/Q[0]
    SLICE_X58Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  U1/number_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    U1_n_22
    SLICE_X58Y49         FDCE                                         r  number_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.865     2.016    sys_clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  number_2_reg[2]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X58Y49         FDCE (Hold_fdce_C_D)         0.091     1.605    number_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lock_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.122%)  route 0.376ns (66.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.593     1.499    sys_clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  lock_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  lock_status_reg/Q
                         net (fo=7, routed)           0.376     2.016    lock_status_reg_n_0
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.061 r  number_5[2]_i_1/O
                         net (fo=1, routed)           0.000     2.061    number_5[2]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  number_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.865     2.016    sys_clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  number_5_reg[2]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.120     1.891    number_5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 number_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.542%)  route 0.137ns (42.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.567     1.473    sys_clk_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  number_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  number_4_reg[1]/Q
                         net (fo=7, routed)           0.137     1.751    U1/number_4_reg[3][1]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  U1/number_4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U1_n_34
    SLICE_X56Y51         FDCE                                         r  number_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.835     1.987    sys_clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  number_4_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X56Y51         FDCE (Hold_fdce_C_D)         0.120     1.606    number_4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 number_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number_4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.838%)  route 0.141ns (43.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.567     1.473    sys_clk_IBUF_BUFG
    SLICE_X57Y51         FDCE                                         r  number_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  number_4_reg[1]/Q
                         net (fo=7, routed)           0.141     1.755    U1/number_4_reg[3][1]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  U1/number_4[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    U1_n_33
    SLICE_X56Y51         FDCE                                         r  number_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.835     1.987    sys_clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  number_4_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X56Y51         FDCE (Hold_fdce_C_D)         0.121     1.607    number_4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 number_8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.669%)  route 0.142ns (43.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.595     1.501    sys_clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  number_8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  number_8_reg[3]/Q
                         net (fo=3, routed)           0.142     1.784    U1/number_8[2]
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  U1/number2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U1_n_37
    SLICE_X60Y47         FDCE                                         r  number2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.865     2.016    sys_clk_IBUF_BUFG
    SLICE_X60Y47         FDCE                                         r  number2_reg[3]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X60Y47         FDCE (Hold_fdce_C_D)         0.121     1.635    number2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 number_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwd2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.141%)  route 0.129ns (47.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.595     1.501    sys_clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  number_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  number_2_reg[0]/Q
                         net (fo=7, routed)           0.129     1.771    number_2_reg_n_0_[0]
    SLICE_X60Y49         FDCE                                         r  pwd2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.865     2.016    sys_clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  pwd2_reg[0]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.059     1.576    pwd2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y52   FSM_sequential_choose_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y52   FSM_sequential_choose_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X53Y8    U1/jmp3_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X53Y8    U1/jmp3_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X53Y8    U1/jmp3_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y11   U1/jmp4_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y15   U1/jmp4_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y15   U1/jmp4_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y16   U1/jmp4_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y52   FSM_sequential_choose_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y52   FSM_sequential_choose_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y8    U1/jmp3_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y8    U1/jmp3_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y8    U1/jmp3_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y16   U1/jmp4_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y57   U1/right_timer_reg[48]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y36   U1/jmp1_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y35   U1/jmp1_reg[32]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y36   U1/jmp1_reg[36]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y16   U1/jmp4_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y48   U1/led_timer_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y49   U1/led_timer_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y49   U1/led_timer_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y36   U1/jmp1_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y36   U1/jmp1_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y35   U1/jmp1_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y36   U1/jmp1_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y36   U1/jmp1_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y35   U1/jmp1_reg[32]/C



