git clone --depth 1 --no-tags https://github.com/ago-cs/fpga-zero-stopwatch-game.git f:/verilog_sva_gh_scraper/data/full_repos/461250216
git clone --depth 1 --no-tags https://github.com/yang-fubing/Asafarr-MIPSCPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/462566321
git clone --depth 1 --no-tags https://github.com/VSHEV92/QAM_PLL_Model.git f:/verilog_sva_gh_scraper/data/full_repos/461767134
git clone --depth 1 --no-tags https://github.com/Dhatsme/all_projects.git f:/verilog_sva_gh_scraper/data/full_repos/461834711
git clone --depth 1 --no-tags https://github.com/florylsk/opentitanTFG.git f:/verilog_sva_gh_scraper/data/full_repos/459450272
git clone --depth 1 --no-tags https://github.com/NikolaosGian/hardware_digital_systems_II.git f:/verilog_sva_gh_scraper/data/full_repos/465719823
git clone --depth 1 --no-tags https://github.com/JoyceLCH/VGA_ROM.git f:/verilog_sva_gh_scraper/data/full_repos/465729860
git clone --depth 1 --no-tags https://github.com/krasus00/trail_task.git f:/verilog_sva_gh_scraper/data/full_repos/464299834
git clone --depth 1 --no-tags https://github.com/bciip/otp_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/449239383
git clone --depth 1 --no-tags https://github.com/abhjha1997/PLL_RVMYTH-Interface-.git f:/verilog_sva_gh_scraper/data/full_repos/448558751
git clone --depth 1 --no-tags https://github.com/BowmanChow/NeuralNetworkAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/448569162
git clone --depth 1 --no-tags https://github.com/jas-soh/EE469Lab.git f:/verilog_sva_gh_scraper/data/full_repos/455680231
git clone --depth 1 --no-tags https://github.com/wei-tianyu/five-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/455688090
git clone --depth 1 --no-tags https://github.com/ondanieldev/ufmg-isl.git f:/verilog_sva_gh_scraper/data/full_repos/459027872
git clone --depth 1 --no-tags https://github.com/FreshVerifier/myproject.git f:/verilog_sva_gh_scraper/data/full_repos/458783447
git clone --depth 1 --no-tags https://github.com/22anushka/Hardware-based-locking-system.git f:/verilog_sva_gh_scraper/data/full_repos/461468783
git clone --depth 1 --no-tags https://github.com/charkster/cmod_a7-uart_block_ram.git f:/verilog_sva_gh_scraper/data/full_repos/457594141
git clone --depth 1 --no-tags https://github.com/wiszeto/lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/457567191
git clone --depth 1 --no-tags https://github.com/aromaproject05/aromaproject05.git f:/verilog_sva_gh_scraper/data/full_repos/460014529
git clone --depth 1 --no-tags https://github.com/rondarchik/csa-2022.git f:/verilog_sva_gh_scraper/data/full_repos/462390858
git clone --depth 1 --no-tags https://github.com/Jenkins047/SPI_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/453403695
git clone --depth 1 --no-tags https://github.com/vinocastello/CS-21-2021-2022-Proj2.git f:/verilog_sva_gh_scraper/data/full_repos/453849379
git clone --depth 1 --no-tags https://github.com/Arnav-M/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/456640938
git clone --depth 1 --no-tags https://github.com/wuruochen9/FPGA-Game-WHACK-A-MOLE-PRO.git f:/verilog_sva_gh_scraper/data/full_repos/444786870
git clone --depth 1 --no-tags https://github.com/erfanbsoula/32b-MC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/448391267
git clone --depth 1 --no-tags https://github.com/carvalhosamuel/LibGE-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/446439657
git clone --depth 1 --no-tags https://github.com/natesherman01/Fidget-Toy.git f:/verilog_sva_gh_scraper/data/full_repos/443168354
git clone --depth 1 --no-tags https://github.com/ZRookk/computerArch.git f:/verilog_sva_gh_scraper/data/full_repos/449037244
git clone --depth 1 --no-tags https://github.com/shiranDapht/sim2.git f:/verilog_sva_gh_scraper/data/full_repos/447968255
git clone --depth 1 --no-tags https://github.com/ZZZggy/verif.clipper.git f:/verilog_sva_gh_scraper/data/full_repos/450409148
git clone --depth 1 --no-tags https://github.com/yonib98/Sim3.git f:/verilog_sva_gh_scraper/data/full_repos/449260760
git clone --depth 1 --no-tags https://github.com/ArtemBaben/demo.git f:/verilog_sva_gh_scraper/data/full_repos/453514774
git clone --depth 1 --no-tags https://github.com/danodus/xglib.git f:/verilog_sva_gh_scraper/data/full_repos/452849221
git clone --depth 1 --no-tags https://github.com/jbates35/elex7660_asgn2.git f:/verilog_sva_gh_scraper/data/full_repos/458694109
git clone --depth 1 --no-tags https://github.com/SeanFu777/Trivial.git f:/verilog_sva_gh_scraper/data/full_repos/458461099
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e40x.git f:/verilog_sva_gh_scraper/data/full_repos/458614274
git clone --depth 1 --no-tags https://github.com/GuFangYi/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/459464496
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/463718626
git clone --depth 1 --no-tags https://github.com/lazarvulic99/SystemVerilog-Verification---Register-functionalities.git f:/verilog_sva_gh_scraper/data/full_repos/459774539
git clone --depth 1 --no-tags https://github.com/albingomes/aes.git f:/verilog_sva_gh_scraper/data/full_repos/459851401
git clone --depth 1 --no-tags https://github.com/anhhao135/ECE-111.git f:/verilog_sva_gh_scraper/data/full_repos/459879687
git clone --depth 1 --no-tags https://github.com/AntonyGeorgiadis/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/461113613
git clone --depth 1 --no-tags https://github.com/retrorepair/NES_MiSTer_YC.git f:/verilog_sva_gh_scraper/data/full_repos/455927371
git clone --depth 1 --no-tags https://github.com/RehanEjaz/Quiz-show-logic.git f:/verilog_sva_gh_scraper/data/full_repos/455305998
git clone --depth 1 --no-tags https://github.com/de1ukc/System_verilog_university_projects.git f:/verilog_sva_gh_scraper/data/full_repos/464091348
git clone --depth 1 --no-tags https://github.com/DilayYigit/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/456262245
git clone --depth 1 --no-tags https://github.com/smmzhang/vector_chip_1000.git f:/verilog_sva_gh_scraper/data/full_repos/449124569
git clone --depth 1 --no-tags https://github.com/leavesinenglish/Digital-Circuitry-and-Computer-System-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/459928365
git clone --depth 1 --no-tags https://github.com/vadinamo/csa-2022.git f:/verilog_sva_gh_scraper/data/full_repos/461428834
git clone --depth 1 --no-tags https://github.com/bciip/flash_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/449239314
git clone --depth 1 --no-tags https://github.com/stavrospc/swerv-app.git f:/verilog_sva_gh_scraper/data/full_repos/448677498
git clone --depth 1 --no-tags https://github.com/Mindar/AS2201.git f:/verilog_sva_gh_scraper/data/full_repos/450950674
git clone --depth 1 --no-tags https://github.com/Coding-Virus/School.git f:/verilog_sva_gh_scraper/data/full_repos/448085805
git clone --depth 1 --no-tags https://github.com/vickyfyq/ece437.git f:/verilog_sva_gh_scraper/data/full_repos/448071566
git clone --depth 1 --no-tags https://github.com/ZerunYin/asic_design_module.git f:/verilog_sva_gh_scraper/data/full_repos/463230036
git clone --depth 1 --no-tags https://github.com/sivajeet/NLP-Swedish-English.git f:/verilog_sva_gh_scraper/data/full_repos/462927456
git clone --depth 1 --no-tags https://github.com/zhewen404/util.git f:/verilog_sva_gh_scraper/data/full_repos/463674992
git clone --depth 1 --no-tags https://github.com/Rodina222/Stopwatch-Project.git f:/verilog_sva_gh_scraper/data/full_repos/458778971
git clone --depth 1 --no-tags https://github.com/XuMinglei1221/dv_learning.git f:/verilog_sva_gh_scraper/data/full_repos/450150911
git clone --depth 1 --no-tags https://github.com/bciip/prim_xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/450078436
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab3new.git f:/verilog_sva_gh_scraper/data/full_repos/453414792
git clone --depth 1 --no-tags https://github.com/kotatsuyaki/fpga-gomoku-ui.git f:/verilog_sva_gh_scraper/data/full_repos/445076848
git clone --depth 1 --no-tags https://github.com/berksaltuk/CS223_Lab_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/458535929
git clone --depth 1 --no-tags https://github.com/vanessa2213/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/452012018
git clone --depth 1 --no-tags https://github.com/crgrace/psd_chip_v2.git f:/verilog_sva_gh_scraper/data/full_repos/457540113
git clone --depth 1 --no-tags https://github.com/sinadarbouy/NLP-Swedish-English.git f:/verilog_sva_gh_scraper/data/full_repos/457771097
git clone --depth 1 --no-tags https://github.com/jc123488/E_ICC2020_prelimily_univ_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/465618834
git clone --depth 1 --no-tags https://github.com/AlejandroM2000/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/455461748
git clone --depth 1 --no-tags https://github.com/dovuthanhhien1609/RiscV32.git f:/verilog_sva_gh_scraper/data/full_repos/444367473
git clone --depth 1 --no-tags https://github.com/EzraCharles/FIFO_verification_env.git f:/verilog_sva_gh_scraper/data/full_repos/444244709
git clone --depth 1 --no-tags https://github.com/Areebkhan02/4-common-anode-seven-segment-displays-.git f:/verilog_sva_gh_scraper/data/full_repos/445500244
git clone --depth 1 --no-tags https://github.com/hiverniaa/RVS9-2.git f:/verilog_sva_gh_scraper/data/full_repos/445458272
git clone --depth 1 --no-tags https://github.com/royb998/044252-sim3.git f:/verilog_sva_gh_scraper/data/full_repos/448819216
git clone --depth 1 --no-tags https://github.com/jupiter204/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/449657107
git clone --depth 1 --no-tags https://github.com/bciip/rv_plic.git f:/verilog_sva_gh_scraper/data/full_repos/449240845
git clone --depth 1 --no-tags https://github.com/bciip/rstmgr.git f:/verilog_sva_gh_scraper/data/full_repos/449240196
git clone --depth 1 --no-tags https://github.com/bciip/edn.git f:/verilog_sva_gh_scraper/data/full_repos/449239771
git clone --depth 1 --no-tags https://github.com/jkuschner/processor_go_brr.git f:/verilog_sva_gh_scraper/data/full_repos/451258406
git clone --depth 1 --no-tags https://github.com/salimkhan21/UVM_ADDER_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/452944301
git clone --depth 1 --no-tags https://github.com/alihusain01/lab5-ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/462053978
git clone --depth 1 --no-tags https://github.com/bciip/alert_handler.git f:/verilog_sva_gh_scraper/data/full_repos/449239177
git clone --depth 1 --no-tags https://github.com/aj-funari/Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/461224612
git clone --depth 1 --no-tags https://github.com/Fizz-Trickster/BMP_File.git f:/verilog_sva_gh_scraper/data/full_repos/462552439
git clone --depth 1 --no-tags https://github.com/wxbbuaa2011/FPGA-MISC-IP.git f:/verilog_sva_gh_scraper/data/full_repos/458739593
git clone --depth 1 --no-tags https://github.com/FelixH316/UVM_Basics_2021.git f:/verilog_sva_gh_scraper/data/full_repos/442132775
git clone --depth 1 --no-tags https://github.com/aryatyagi14/FPGA-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/461039012
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/common_pads.git f:/verilog_sva_gh_scraper/data/full_repos/461955007
git clone --depth 1 --no-tags https://github.com/GeorgeLiu98/fpga-image-decompression.git f:/verilog_sva_gh_scraper/data/full_repos/448025046
git clone --depth 1 --no-tags https://github.com/parkerg44/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/448766310
git clone --depth 1 --no-tags https://github.com/seco-lorem/SchoolWork.git f:/verilog_sva_gh_scraper/data/full_repos/448300558
git clone --depth 1 --no-tags https://github.com/bciip/pwm.git f:/verilog_sva_gh_scraper/data/full_repos/449240090
git clone --depth 1 --no-tags https://github.com/bciip/rv_dm.git f:/verilog_sva_gh_scraper/data/full_repos/449240281
git clone --depth 1 --no-tags https://github.com/ATariq1/router.git f:/verilog_sva_gh_scraper/data/full_repos/443882653
git clone --depth 1 --no-tags https://github.com/yoav-es/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/452629378
git clone --depth 1 --no-tags https://github.com/maharshisoma1996/FIFO_verification-.git f:/verilog_sva_gh_scraper/data/full_repos/464044781
git clone --depth 1 --no-tags https://github.com/zhewen404/syn_script.git f:/verilog_sva_gh_scraper/data/full_repos/465529377
git clone --depth 1 --no-tags https://github.com/jesselee1/18240-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/465438024
git clone --depth 1 --no-tags https://github.com/RehanEjaz/TImer-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/457584889
git clone --depth 1 --no-tags https://github.com/BlackJackTone/50ins_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/457670232
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/MIPS-PipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/457744672
