--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/student/LLVI/Xilinx/Projekt/Projekt.ise -intstyle ise -e 3 -s 5 -xml Project
Project.ncd -o Project.twr Project.pcf -ucf Project.ucf

Design file:              Project.ncd
Physical constraint file: Project.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sync
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button1     |    3.118(R)|   -0.783(R)|sync_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock sync to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   11.741(R)|sync_BUFGP        |   0.000|
b           |   11.420(R)|sync_BUFGP        |   0.000|
c           |   11.286(R)|sync_BUFGP        |   0.000|
d           |   11.982(R)|sync_BUFGP        |   0.000|
e           |   11.982(R)|sync_BUFGP        |   0.000|
f           |   11.767(R)|sync_BUFGP        |   0.000|
g           |   11.992(R)|sync_BUFGP        |   0.000|
t1          |    9.199(R)|sync_BUFGP        |   0.000|
t2          |    8.896(R)|sync_BUFGP        |   0.000|
t3          |    9.547(R)|sync_BUFGP        |   0.000|
t4          |    8.973(R)|sync_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock sync
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync           |    4.950|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 14 08:43:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 123 MB



