Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar 12 18:00:52 2025
| Host         : DESKTOP-JDC6D5S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              25 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              72 |           22 |
| Yes          | Yes                   | No                     |              40 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | fifo_rx_unit/r_ptr_reg[3]_i_1_n_0    | reset_IBUF                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | fifo_tx_unit/w_ptr_reg[3]_i_1__0_n_0 | reset_IBUF                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_unit/s_next                  | reset_IBUF                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_unit/full_reg_reg[0]         | reset_IBUF                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_unit/s_next                  | reset_IBUF                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | btn2_db_unit/empty_reg_reg           | reset_IBUF                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | fifo_rx_unit/E[0]                    | reset_IBUF                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_rx_unit/prev_opcode_reg[0]_0[0] | reset_IBUF                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_rx_unit/empty_reg_reg_0[0]      | reset_IBUF                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_rx_unit/prev_opcode_reg[0][0]   | reset_IBUF                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_unit/b_next                  | reset_IBUF                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_unit/b_next_0                | reset_IBUF                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                      | baud_gen_unit/r_reg[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | btn2_db_unit/wr_en__0                |                                |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | uart_rx_unit/wr_en                   |                                |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                      | reset_IBUF                     |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG | btn1_db_unit/q_next_0                | reset_IBUF                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn2_db_unit/q_next                  | reset_IBUF                     |                6 |             20 |         3.33 |
+----------------+--------------------------------------+--------------------------------+------------------+----------------+--------------+


