-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.2/1059873 Production Release                   
-- Build Date:               Mon Aug  7 10:54:31 PDT 2023                        
                                                                                 
-- Generated by:             r12016@cad40                                        
-- Generated date:           Sun Mar 24 17:11:54 CST 2024                        

Solution Settings: fir.v2
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/fir.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/fir_tb.cpp

Processes/Blocks in Design
  Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------- ----------------------- ------- ---------- ------------ -- --------
  /fir/run                           20       2          1            1  0          
  Design Total:                      20       2          1            1  1          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 10.000             20.00    0.000000 /fir/run                 
  
I/O Data Ranges
  Port               Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ------------------ ---- -------- --------- --------- ------- -------- --------
  clk                IN   Unsigned         1                                     
  rst                IN   Unsigned         1                                     
  input:rsc.dat      IN   Unsigned         8                                     
  input:rsc.vld      IN   Unsigned         1                                     
  coeffs:rsc.q       IN   Unsigned        64                                     
  coeff_addr:rsc.dat IN   Unsigned         5                                     
  coeff_addr:rsc.vld IN   Unsigned         1                                     
  output:rsc.rdy     IN   Unsigned         1                                     
  input:rsc.rdy      OUT  Unsigned         1                                     
  coeffs:rsc.radr    OUT  Unsigned         5                                     
  coeffs:rsc.re      OUT  Unsigned         1                                     
  coeffs.triosy.lz   OUT  Unsigned         1                                     
  coeff_addr:rsc.rdy OUT  Unsigned         1                                     
  output:rsc.dat     OUT  Unsigned         8                                     
  output:rsc.vld     OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /fir/input:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable   Indices Phys Memory Address     
    ---------- ------- -----------------------
    /fir/input     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /fir/coeffs:rsc
    Memory Component: ccs_ram_sync_1R1W            Size:         32 x 64
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable    Indices Phys Memory Address      
    ----------- ------- ------------------------
    /fir/coeffs    0:63 0000001f-00000000 (31-0) 
    
  Resource Name: /fir/coeff_addr:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 5
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /fir/coeff_addr     0:4 00000000-00000000 (0-0) 
    
  Resource Name: /fir/output:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /fir/output     0:7 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type Interface Range Range Expression(x) x=step+offset Expression Limits 
  --------------- -------- --------------- ------------------- ------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process  Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  -------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /fir/run run:rlp            Infinite       1            4  40.00 ns                       
  /fir/run  main              Infinite       3            3  30.00 ns            1          
  
Loop Execution Profile
  Process  Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  -------- ---------------- ------------ -------------------------- ----------------- --------
  /fir/run run:rlp                    1                       25.00                1           
  /fir/run  main                      3                       75.00                1           
  
End of Report
