Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/jen/CompArch/ChampSim/server_026.champsimtrace.xz
CPU 0 Temporal Ancestry L1I prefetcher
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3559175 heartbeat IPC: 2.80964 cumulative IPC: 2.80964 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7122545 heartbeat IPC: 2.80633 cumulative IPC: 2.80799 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10677817 heartbeat IPC: 2.81272 cumulative IPC: 2.80956 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14241697 heartbeat IPC: 2.80593 cumulative IPC: 2.80865 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17796239 heartbeat IPC: 2.8133 cumulative IPC: 2.80958 (Simulation time: 0 hr 4 min 28 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17796240 (Simulation time: 0 hr 4 min 28 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /home/jen/CompArch/ChampSim/server_026.champsimtrace.xz
Heartbeat CPU 0 instructions: 60000000 cycles: 25378389 heartbeat IPC: 1.31889 cumulative IPC: 1.31889 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32807483 heartbeat IPC: 1.34606 cumulative IPC: 1.33233 (Simulation time: 0 hr 6 min 7 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 40312961 heartbeat IPC: 1.33236 cumulative IPC: 1.33234 (Simulation time: 0 hr 6 min 56 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 47720710 heartbeat IPC: 1.34994 cumulative IPC: 1.3367 (Simulation time: 0 hr 7 min 45 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 55187608 heartbeat IPC: 1.33924 cumulative IPC: 1.33721 (Simulation time: 0 hr 8 min 34 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37391369 cumulative IPC: 1.33721 (Simulation time: 0 hr 8 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.33721 instructions: 50000000 cycles: 37391369
L1D TOTAL     ACCESS:   20121049  HIT:   18475811  MISS:    1645238
L1D LOAD      ACCESS:    7112209  HIT:    6382509  MISS:     729700
L1D RFO       ACCESS:    6240912  HIT:    5953844  MISS:     287068
L1D PREFETCH  ACCESS:    6767928  HIT:    6139458  MISS:     628470
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7162915  ISSUED:    7023228  USEFUL:     150974  USELESS:     477507
L1D AVERAGE MISS LATENCY: 28.237 cycles
L1I TOTAL     ACCESS:   23733436  HIT:   11205668  MISS:   12527768
L1I LOAD      ACCESS:    9741555  HIT:    9161587  MISS:     579968
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   13991881  HIT:    2044081  MISS:   11947800
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   31669102  ISSUED:   29324248  USEFUL:    2759794  USELESS:    9187972
L1I AVERAGE MISS LATENCY: 15.8898 cycles
L2C TOTAL     ACCESS:   17296365  HIT:   15898135  MISS:    1398230
L2C LOAD      ACCESS:     994191  HIT:     725282  MISS:     268909
L2C RFO       ACCESS:     284856  HIT:     159268  MISS:     125588
L2C PREFETCH  ACCESS:   15456087  HIT:   14474975  MISS:     981112
L2C WRITEBACK ACCESS:     561231  HIT:     538610  MISS:      22621
L2C PREFETCH  REQUESTED:    3886991  ISSUED:    3884287  USEFUL:      52866  USELESS:     927325
L2C AVERAGE MISS LATENCY: 33.4074 cycles
LLC TOTAL     ACCESS:    2304407  HIT:    2271564  MISS:      32843
LLC LOAD      ACCESS:     268749  HIT:     265234  MISS:       3515
LLC RFO       ACCESS:     125500  HIT:     111143  MISS:      14357
LLC PREFETCH  ACCESS:    1673517  HIT:    1658631  MISS:      14886
LLC WRITEBACK ACCESS:     236641  HIT:     236556  MISS:         85
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        847  USELESS:      13695
LLC AVERAGE MISS LATENCY: 194.817 cycles
Major fault: 0 Minor fault: 2172
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11279  ROW_BUFFER_MISS:      21476
 DBUS_CONGESTED:      21820
 WQ ROW_BUFFER_HIT:       1570  ROW_BUFFER_MISS:      14056  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.822% MPKI: 0.32584 Average ROB Occupancy at Mispredict: 176.526

Branch types
NOT_BRANCH: 40848561 81.6971%
BRANCH_DIRECT_JUMP: 522045 1.04409%
BRANCH_INDIRECT: 204034 0.408068%
BRANCH_CONDITIONAL: 6212962 12.4259%
BRANCH_DIRECT_CALL: 932391 1.86478%
BRANCH_INDIRECT_CALL: 173764 0.347528%
BRANCH_RETURN: 1106152 2.2123%
BRANCH_OTHER: 0 0%

