INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sim/new/main_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.sim/sim/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
