Tasks	source\appl\main.c	/^TaskType Tasks[]={$/;"	v
_ConfigureLeds	source\appl\main.c	/^static void _ConfigureLeds( void )$/;"	f	file:
main	source\appl\main.c	/^extern int main( void )$/;"	f
LED_Clear	source\bsw\ecual\LED\led.c	/^extern uint32_t LED_Clear( uint32_t dwLed )$/;"	f
LED_Configure	source\bsw\ecual\LED\led.c	/^extern uint32_t LED_Configure( uint32_t dwLed )$/;"	f
LED_Set	source\bsw\ecual\LED\led.c	/^extern uint32_t LED_Set( uint32_t dwLed )$/;"	f
LED_Toggle	source\bsw\ecual\LED\led.c	/^extern uint32_t LED_Toggle( uint32_t dwLed )$/;"	f
numLeds	source\bsw\ecual\LED\led.c	/^static const uint32_t numLeds = PIO_LISTSIZE( pinsLeds );$/;"	v	file:
pinsLeds	source\bsw\ecual\LED\led.c	/^static const Pin pinsLeds[] = {PIN_LED_0, PIN_LED_1};$/;"	v	file:
_LED_	source\bsw\ecual\LED\led.h	55;"	d
LinState	source\bsw\ecual\com\linif\linif.c	/^LinStateType LinState;$/;"	v
Lin_Init	source\bsw\ecual\com\linif\linif.c	/^void Lin_Init (uint16_t LinBaudrate)$/;"	f
Lin_SendFrame	source\bsw\ecual\com\linif\linif.c	/^void Lin_SendFrame (uint8_t LinPid)$/;"	f
IDLE	source\bsw\ecual\com\linif\linif_Types.h	/^    IDLE = 0,$/;"	e	enum:__anon1
LinStateType	source\bsw\ecual\com\linif\linif_Types.h	/^}LinStateType;$/;"	t	typeref:enum:__anon1
SEND_BREAK	source\bsw\ecual\com\linif\linif_Types.h	/^    SEND_BREAK,$/;"	e	enum:__anon1
SEND_PID	source\bsw\ecual\com\linif\linif_Types.h	/^    SEND_PID,$/;"	e	enum:__anon1
SEND_RESPONSE	source\bsw\ecual\com\linif\linif_Types.h	/^    SEND_RESPONSE$/;"	e	enum:__anon1
SEND_SYNC	source\bsw\ecual\com\linif\linif_Types.h	/^    SEND_SYNC,$/;"	e	enum:__anon1
UART_CompareConfig	source\bsw\mcal\com\uart\uart.c	/^void UART_CompareConfig(Uart *uart, uint8_t Val1, uint8_t Val2)$/;"	f
UART_Configure	source\bsw\mcal\com\uart\uart.c	/^void UART_Configure(Uart *uart,$/;"	f
UART_DisableIt	source\bsw\mcal\com\uart\uart.c	/^void UART_DisableIt(Uart *uart,uint32_t mode)$/;"	f
UART_EnableIt	source\bsw\mcal\com\uart\uart.c	/^void UART_EnableIt(Uart *uart,uint32_t mode)$/;"	f
UART_GetChar	source\bsw\mcal\com\uart\uart.c	/^uint8_t UART_GetChar(Uart *uart)$/;"	f
UART_GetItMask	source\bsw\mcal\com\uart\uart.c	/^uint32_t UART_GetItMask(Uart *uart)$/;"	f
UART_GetStatus	source\bsw\mcal\com\uart\uart.c	/^uint32_t UART_GetStatus(Uart *uart)$/;"	f
UART_IsRxReady	source\bsw\mcal\com\uart\uart.c	/^uint32_t UART_IsRxReady(Uart *uart)$/;"	f
UART_IsTxReady	source\bsw\mcal\com\uart\uart.c	/^uint32_t UART_IsTxReady(Uart *uart)$/;"	f
UART_IsTxSent	source\bsw\mcal\com\uart\uart.c	/^static uint32_t UART_IsTxSent(Uart *uart)$/;"	f	file:
UART_PutChar	source\bsw\mcal\com\uart\uart.c	/^void UART_PutChar( Uart *uart, uint8_t c)$/;"	f
UART_ReceiveBuffer	source\bsw\mcal\com\uart\uart.c	/^void UART_ReceiveBuffer(Uart *uart, uint8_t *pBuffer, uint32_t BuffLen)$/;"	f
UART_SendBuffer	source\bsw\mcal\com\uart\uart.c	/^void UART_SendBuffer(Uart *uart, uint8_t *pBuffer, uint32_t BuffLen)$/;"	f
UART_SetReceiverEnabled	source\bsw\mcal\com\uart\uart.c	/^void UART_SetReceiverEnabled(Uart *uart, uint8_t enabled)$/;"	f
UART_SetTransmitterEnabled	source\bsw\mcal\com\uart\uart.c	/^void UART_SetTransmitterEnabled(Uart *uart, uint8_t enabled)$/;"	f
UART_H	source\bsw\mcal\com\uart\uart.h	32;"	d
BusFault_Handler	source\bsw\mcal\exceptions\exceptions.c	/^void BusFault_Handler( void )$/;"	f
HardFault_Handler	source\bsw\mcal\exceptions\exceptions.c	/^void HardFault_Handler( void )$/;"	f
HardFault_reason	source\bsw\mcal\exceptions\exceptions.c	/^static void HardFault_reason(void)$/;"	f	file:
MemManage_Handler	source\bsw\mcal\exceptions\exceptions.c	/^void MemManage_Handler( void )$/;"	f
NMI_Handler	source\bsw\mcal\exceptions\exceptions.c	/^void NMI_Handler( void )$/;"	f
StackUnwind	source\bsw\mcal\exceptions\exceptions.c	/^__STATIC_INLINE uint32_t StackUnwind(void)$/;"	f
UsageFault_Handler	source\bsw\mcal\exceptions\exceptions.c	/^void UsageFault_Handler( void )$/;"	f
IntFunc	source\bsw\mcal\exceptions\exceptions.h	/^typedef void( *IntFunc )( void ) ;$/;"	t
_EXCEPTIONS_	source\bsw\mcal\exceptions\exceptions.h	36;"	d
BUFFER_DLC_MASK	source\bsw\mcal\mcan\mcan.c	374;"	d	file:
BUFFER_EXT_ID_MASK	source\bsw\mcal\mcan\mcan.c	372;"	d	file:
BUFFER_RXTS_MASK	source\bsw\mcal\mcan\mcan.c	375;"	d	file:
BUFFER_STD_ID_MASK	source\bsw\mcal\mcan\mcan.c	373;"	d	file:
BUFFER_XTD_MASK	source\bsw\mcal\mcan\mcan.c	371;"	d	file:
CAN_11_BIT_ID_MASK	source\bsw\mcal\mcan\mcan.c	366;"	d	file:
CAN_29_BIT_ID_MASK	source\bsw\mcal\mcan\mcan.c	367;"	d	file:
CAN_CLK_FREQ_HZ	source\bsw\mcal\mcan\mcan.c	50;"	d	file:
ELMT_SIZE_MASK	source\bsw\mcal\mcan\mcan.c	368;"	d	file:
EXT_FILT_EFEC_BUFFER	source\bsw\mcal\mcan\mcan.c	406;"	d	file:
EXT_FILT_EFEC_DISABLE	source\bsw\mcal\mcan\mcan.c	399;"	d	file:
EXT_FILT_EFEC_FIFO0	source\bsw\mcal\mcan\mcan.c	400;"	d	file:
EXT_FILT_EFEC_FIFO1	source\bsw\mcal\mcan\mcan.c	401;"	d	file:
EXT_FILT_EFEC_MASK	source\bsw\mcal\mcan\mcan.c	398;"	d	file:
EXT_FILT_EFEC_PRIORITY	source\bsw\mcal\mcan\mcan.c	403;"	d	file:
EXT_FILT_EFEC_PRIORITY_FIFO0	source\bsw\mcal\mcan\mcan.c	404;"	d	file:
EXT_FILT_EFEC_PRIORITY_FIFO1	source\bsw\mcal\mcan\mcan.c	405;"	d	file:
EXT_FILT_EFEC_REJECT	source\bsw\mcal\mcan\mcan.c	402;"	d	file:
EXT_FILT_EFID1_MASK	source\bsw\mcal\mcan\mcan.c	407;"	d	file:
EXT_FILT_EFID2_BUFFER	source\bsw\mcal\mcan\mcan.c	418;"	d	file:
EXT_FILT_EFID2_DEBUG_A	source\bsw\mcal\mcan\mcan.c	415;"	d	file:
EXT_FILT_EFID2_DEBUG_B	source\bsw\mcal\mcan\mcan.c	416;"	d	file:
EXT_FILT_EFID2_DEBUG_C	source\bsw\mcal\mcan\mcan.c	417;"	d	file:
EXT_FILT_EFID2_MASK	source\bsw\mcal\mcan\mcan.c	413;"	d	file:
EXT_FILT_EFID2_RX_BUFFER	source\bsw\mcal\mcan\mcan.c	414;"	d	file:
EXT_FILT_EFT_CLASSIC	source\bsw\mcal\mcan\mcan.c	411;"	d	file:
EXT_FILT_EFT_DUAL	source\bsw\mcal\mcan\mcan.c	410;"	d	file:
EXT_FILT_EFT_MASK	source\bsw\mcal\mcan\mcan.c	408;"	d	file:
EXT_FILT_EFT_RANGE	source\bsw\mcal\mcan\mcan.c	409;"	d	file:
EXT_FILT_EFT_RANGE_NO_XIDAM	source\bsw\mcal\mcan\mcan.c	412;"	d	file:
MAILBOX_ADDRESS	source\bsw\mcal\mcan\mcan.c	48;"	d	file:
MCAN0_BRP	source\bsw\mcal\mcan\mcan.c	54;"	d	file:
MCAN0_EXT_FLTS_WRDS	source\bsw\mcal\mcan\mcan.c	67;"	d	file:
MCAN0_FBRP	source\bsw\mcal\mcan\mcan.c	60;"	d	file:
MCAN0_FSJW	source\bsw\mcal\mcan\mcan.c	63;"	d	file:
MCAN0_FTSEG1	source\bsw\mcal\mcan\mcan.c	58;"	d	file:
MCAN0_FTSEG2	source\bsw\mcal\mcan\mcan.c	59;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	205;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	207;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	209;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	211;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	213;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	215;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	217;"	d	file:
MCAN0_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	219;"	d	file:
MCAN0_RX_DED_BUFS_WRDS	source\bsw\mcal\mcan\mcan.c	75;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	165;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	167;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	169;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	171;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	173;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	175;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	177;"	d	file:
MCAN0_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	179;"	d	file:
MCAN0_RX_FIFO0_WRDS	source\bsw\mcal\mcan\mcan.c	69;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	185;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	187;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	189;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	191;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	193;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	195;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	197;"	d	file:
MCAN0_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	199;"	d	file:
MCAN0_RX_FIFO1_WRDS	source\bsw\mcal\mcan\mcan.c	72;"	d	file:
MCAN0_SJW	source\bsw\mcal\mcan\mcan.c	57;"	d	file:
MCAN0_STD_FLTS_WRDS	source\bsw\mcal\mcan\mcan.c	65;"	d	file:
MCAN0_TSEG1	source\bsw\mcal\mcan\mcan.c	52;"	d	file:
MCAN0_TSEG2	source\bsw\mcal\mcan\mcan.c	53;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	225;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	227;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	229;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	231;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	233;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	235;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	237;"	d	file:
MCAN0_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	239;"	d	file:
MCAN0_TX_DED_BUF_WRDS	source\bsw\mcal\mcan\mcan.c	80;"	d	file:
MCAN0_TX_EVT_FIFO_WRDS	source\bsw\mcal\mcan\mcan.c	78;"	d	file:
MCAN0_TX_FIFO_Q_WRDS	source\bsw\mcal\mcan\mcan.c	83;"	d	file:
MCAN1_BRP	source\bsw\mcal\mcan\mcan.c	89;"	d	file:
MCAN1_EXT_FLTS_WRDS	source\bsw\mcal\mcan\mcan.c	102;"	d	file:
MCAN1_FBRP	source\bsw\mcal\mcan\mcan.c	95;"	d	file:
MCAN1_FSJW	source\bsw\mcal\mcan\mcan.c	98;"	d	file:
MCAN1_FTSEG1	source\bsw\mcal\mcan\mcan.c	93;"	d	file:
MCAN1_FTSEG2	source\bsw\mcal\mcan\mcan.c	94;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	327;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	329;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	331;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	333;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	335;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	337;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	339;"	d	file:
MCAN1_RX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	341;"	d	file:
MCAN1_RX_DED_BUFS_WRDS	source\bsw\mcal\mcan\mcan.c	110;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	287;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	289;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	291;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	293;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	295;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	297;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	299;"	d	file:
MCAN1_RX_FIFO0_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	301;"	d	file:
MCAN1_RX_FIFO0_WRDS	source\bsw\mcal\mcan\mcan.c	104;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	307;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	309;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	311;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	313;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	315;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	317;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	319;"	d	file:
MCAN1_RX_FIFO1_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	321;"	d	file:
MCAN1_RX_FIFO1_WRDS	source\bsw\mcal\mcan\mcan.c	107;"	d	file:
MCAN1_SJW	source\bsw\mcal\mcan\mcan.c	92;"	d	file:
MCAN1_STD_FLTS_WRDS	source\bsw\mcal\mcan\mcan.c	100;"	d	file:
MCAN1_TSEG1	source\bsw\mcal\mcan\mcan.c	87;"	d	file:
MCAN1_TSEG2	source\bsw\mcal\mcan\mcan.c	88;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	347;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	349;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	351;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	353;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	355;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	357;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	359;"	d	file:
MCAN1_TX_BUF_DATA_SIZE	source\bsw\mcal\mcan\mcan.c	361;"	d	file:
MCAN1_TX_DED_BUF_WRDS	source\bsw\mcal\mcan\mcan.c	115;"	d	file:
MCAN1_TX_EVT_FIFO_WRDS	source\bsw\mcal\mcan\mcan.c	113;"	d	file:
MCAN1_TX_FIFO_Q_WRDS	source\bsw\mcal\mcan\mcan.c	118;"	d	file:
MCAN_AddToTxFifoQ	source\bsw\mcal\mcan\mcan.c	/^uint32_t MCAN_AddToTxFifoQ( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_ConfigRxBufferFilter	source\bsw\mcal\mcan\mcan.c	/^void MCAN_ConfigRxBufferFilter( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_ConfigRxClassicFilter	source\bsw\mcal\mcan\mcan.c	/^void MCAN_ConfigRxClassicFilter( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_ConfigTxDedBuffer	source\bsw\mcal\mcan\mcan.c	/^uint8_t  * MCAN_ConfigTxDedBuffer( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_Enable	source\bsw\mcal\mcan\mcan.c	/^void MCAN_Enable( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_GetRxDedBuffer	source\bsw\mcal\mcan\mcan.c	/^void MCAN_GetRxDedBuffer( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_GetRxFifoBuffer	source\bsw\mcal\mcan\mcan.c	/^uint32_t MCAN_GetRxFifoBuffer( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_IEnableMessageStoredToRxDedBuffer	source\bsw\mcal\mcan\mcan.c	/^void MCAN_IEnableMessageStoredToRxDedBuffer( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_Init	source\bsw\mcal\mcan\mcan.c	/^void MCAN_Init( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_InitFdBitRateSwitchEnable	source\bsw\mcal\mcan\mcan.c	/^void MCAN_InitFdBitRateSwitchEnable( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_InitFdEnable	source\bsw\mcal\mcan\mcan.c	/^void MCAN_InitFdEnable( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_InitLoopback	source\bsw\mcal\mcan\mcan.c	/^void MCAN_InitLoopback( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_InitTxQueue	source\bsw\mcal\mcan\mcan.c	/^void MCAN_InitTxQueue( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_IsBufferTxd	source\bsw\mcal\mcan\mcan.c	/^uint8_t MCAN_IsBufferTxd( const MCan_ConfigType * mcanConfig, uint8_t buffer )$/;"	f
MCAN_IsNewDataInRxDedBuffer	source\bsw\mcal\mcan\mcan.c	/^uint8_t MCAN_IsNewDataInRxDedBuffer( const MCan_ConfigType * mcanConfig, $/;"	f
MCAN_LoopbackOff	source\bsw\mcal\mcan\mcan.c	/^void MCAN_LoopbackOff( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_LoopbackOn	source\bsw\mcal\mcan\mcan.c	/^void MCAN_LoopbackOn( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_RequestFd	source\bsw\mcal\mcan\mcan.c	/^void MCAN_RequestFd( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_RequestFdBitRateSwitch	source\bsw\mcal\mcan\mcan.c	/^void MCAN_RequestFdBitRateSwitch( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_RequestIso11898_1	source\bsw\mcal\mcan\mcan.c	/^void MCAN_RequestIso11898_1( const MCan_ConfigType * mcanConfig )$/;"	f
MCAN_SendTxDedBuffer	source\bsw\mcal\mcan\mcan.c	/^void MCAN_SendTxDedBuffer( const MCan_ConfigType * mcanConfig, uint8_t buffer )$/;"	f
STD_FILT_SFEC_BUFFER	source\bsw\mcal\mcan\mcan.c	389;"	d	file:
STD_FILT_SFEC_DISABLE	source\bsw\mcal\mcan\mcan.c	382;"	d	file:
STD_FILT_SFEC_FIFO0	source\bsw\mcal\mcan\mcan.c	383;"	d	file:
STD_FILT_SFEC_FIFO1	source\bsw\mcal\mcan\mcan.c	384;"	d	file:
STD_FILT_SFEC_MASK	source\bsw\mcal\mcan\mcan.c	381;"	d	file:
STD_FILT_SFEC_PRIORITY	source\bsw\mcal\mcan\mcan.c	386;"	d	file:
STD_FILT_SFEC_PRIORITY_FIFO0	source\bsw\mcal\mcan\mcan.c	387;"	d	file:
STD_FILT_SFEC_PRIORITY_FIFO1	source\bsw\mcal\mcan\mcan.c	388;"	d	file:
STD_FILT_SFEC_REJECT	source\bsw\mcal\mcan\mcan.c	385;"	d	file:
STD_FILT_SFID1_MASK	source\bsw\mcal\mcan\mcan.c	390;"	d	file:
STD_FILT_SFID2_BUFFER	source\bsw\mcal\mcan\mcan.c	396;"	d	file:
STD_FILT_SFID2_DEBUG_A	source\bsw\mcal\mcan\mcan.c	393;"	d	file:
STD_FILT_SFID2_DEBUG_B	source\bsw\mcal\mcan\mcan.c	394;"	d	file:
STD_FILT_SFID2_DEBUG_C	source\bsw\mcal\mcan\mcan.c	395;"	d	file:
STD_FILT_SFID2_MASK	source\bsw\mcal\mcan\mcan.c	391;"	d	file:
STD_FILT_SFID2_RX_BUFFER	source\bsw\mcal\mcan\mcan.c	392;"	d	file:
STD_FILT_SFT_CLASSIC	source\bsw\mcal\mcan\mcan.c	380;"	d	file:
STD_FILT_SFT_DUAL	source\bsw\mcal\mcan\mcan.c	379;"	d	file:
STD_FILT_SFT_MASK	source\bsw\mcal\mcan\mcan.c	377;"	d	file:
STD_FILT_SFT_RANGE	source\bsw\mcal\mcan\mcan.c	378;"	d	file:
can0MsgRam	source\bsw\mcal\mcan\mcan.c	/^static uint32_t can0MsgRam[MCAN0_STD_FLTS_WRDS + $/;"	v	file:
can1MsgRam	source\bsw\mcal\mcan\mcan.c	/^static uint32_t can1MsgRam[MCAN1_STD_FLTS_WRDS + $/;"	v	file:
mcan0Config	source\bsw\mcal\mcan\mcan.c	/^const MCan_ConfigType mcan0Config =$/;"	v
mcan1Config	source\bsw\mcal\mcan\mcan.c	/^const MCan_ConfigType mcan1Config =$/;"	v
pinsMcan0	source\bsw\mcal\mcan\mcan.c	/^static const Pin pinsMcan0[] =  {PIN_MCAN0_TXD, PIN_MCAN0_RXD };$/;"	v	file:
pinsMcan1	source\bsw\mcal\mcan\mcan.c	/^static const Pin pinsMcan1[] =  {PIN_MCAN1_TXD, PIN_MCAN1_RXD };$/;"	v	file:
CAN_DLC_0	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_0 = 0,$/;"	e	enum:__anon3
CAN_DLC_1	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_1 = 1,$/;"	e	enum:__anon3
CAN_DLC_12	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_12 = 9,$/;"	e	enum:__anon3
CAN_DLC_16	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_16 = 10,$/;"	e	enum:__anon3
CAN_DLC_2	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_2 = 2,$/;"	e	enum:__anon3
CAN_DLC_20	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_20 = 11,$/;"	e	enum:__anon3
CAN_DLC_24	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_24 = 12,$/;"	e	enum:__anon3
CAN_DLC_3	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_3 = 3,$/;"	e	enum:__anon3
CAN_DLC_32	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_32 = 13,$/;"	e	enum:__anon3
CAN_DLC_4	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_4 = 4,$/;"	e	enum:__anon3
CAN_DLC_48	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_48 = 14,$/;"	e	enum:__anon3
CAN_DLC_5	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_5 = 5,$/;"	e	enum:__anon3
CAN_DLC_6	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_6 = 6,$/;"	e	enum:__anon3
CAN_DLC_64	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_64 = 15$/;"	e	enum:__anon3
CAN_DLC_7	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_7 = 7,$/;"	e	enum:__anon3
CAN_DLC_8	source\bsw\mcal\mcan\mcan.h	/^	CAN_DLC_8 = 8,$/;"	e	enum:__anon3
CAN_EXT_ID	source\bsw\mcal\mcan\mcan.h	/^	CAN_EXT_ID = 1$/;"	e	enum:__anon2
CAN_FIFO_0	source\bsw\mcal\mcan\mcan.h	/^	CAN_FIFO_0 = 0,$/;"	e	enum:__anon4
CAN_FIFO_1	source\bsw\mcal\mcan\mcan.h	/^	CAN_FIFO_1 = 1$/;"	e	enum:__anon4
CAN_INTR_LINE_0	source\bsw\mcal\mcan\mcan.h	/^	CAN_INTR_LINE_0 = 0,$/;"	e	enum:__anon5
CAN_INTR_LINE_1	source\bsw\mcal\mcan\mcan.h	/^	CAN_INTR_LINE_1 = 1$/;"	e	enum:__anon5
CAN_STD_ID	source\bsw\mcal\mcan\mcan.h	/^	CAN_STD_ID = 0,$/;"	e	enum:__anon2
MCAN_ClearMessageStoredToRxBuffer	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE void MCAN_ClearMessageStoredToRxBuffer( $/;"	f
MCAN_ClearMessageStoredToRxFifo0	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE void MCAN_ClearMessageStoredToRxFifo0( $/;"	f
MCAN_ClearMessageStoredToRxFifo1	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE void MCAN_ClearMessageStoredToRxFifo1( $/;"	f
MCAN_ClearTxComplete	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE void MCAN_ClearTxComplete( $/;"	f
MCAN_IsMessageStoredToRxDedBuffer	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE uint32_t MCAN_IsMessageStoredToRxDedBuffer( $/;"	f
MCAN_IsMessageStoredToRxFifo0	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE uint32_t MCAN_IsMessageStoredToRxFifo0( $/;"	f
MCAN_IsMessageStoredToRxFifo1	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE uint32_t MCAN_IsMessageStoredToRxFifo1( $/;"	f
MCAN_IsTxComplete	source\bsw\mcal\mcan\mcan.h	/^__STATIC_INLINE uint32_t MCAN_IsTxComplete( $/;"	f
MCan_ConfigTag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MCan_ConfigTag$/;"	s
MCan_ConfigType	source\bsw\mcal\mcan\mcan.h	/^} MCan_ConfigType;   $/;"	t	typeref:struct:MCan_ConfigTag
MCan_DlcType	source\bsw\mcal\mcan\mcan.h	/^} MCan_DlcType;$/;"	t	typeref:enum:__anon3
MCan_FifoType	source\bsw\mcal\mcan\mcan.h	/^} MCan_FifoType;$/;"	t	typeref:enum:__anon4
MCan_IdType	source\bsw\mcal\mcan\mcan.h	/^} MCan_IdType;$/;"	t	typeref:enum:__anon2
MCan_IntrLineType	source\bsw\mcal\mcan\mcan.h	/^} MCan_IntrLineType;$/;"	t	typeref:enum:__anon5
MCan_MsgRamPntrs	source\bsw\mcal\mcan\mcan.h	/^} MCan_MsgRamPntrs;$/;"	t	typeref:struct:MCan_MsgRamPntrsTag
MCan_MsgRamPntrsTag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MCan_MsgRamPntrsTag$/;"	s
MailBox12Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox12Tag$/;"	s
MailBox16Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox16Tag$/;"	s
MailBox20Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox20Tag$/;"	s
MailBox24Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox24Tag$/;"	s
MailBox32Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox32Tag$/;"	s
MailBox48Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox48Tag$/;"	s
MailBox64Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox64Tag$/;"	s
MailBox8Tag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailBox8Tag$/;"	s
Mailbox12Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox12Type;$/;"	t	typeref:struct:MailBox12Tag
Mailbox16Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox16Type;$/;"	t	typeref:struct:MailBox16Tag
Mailbox20Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox20Type;$/;"	t	typeref:struct:MailBox20Tag
Mailbox24Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox24Type;$/;"	t	typeref:struct:MailBox24Tag
Mailbox32ype	source\bsw\mcal\mcan\mcan.h	/^} Mailbox32ype;$/;"	t	typeref:struct:MailBox32Tag
Mailbox48Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox48Type;$/;"	t	typeref:struct:MailBox48Tag
Mailbox64Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox64Type;$/;"	t	typeref:struct:MailBox64Tag
Mailbox8Type	source\bsw\mcal\mcan\mcan.h	/^} Mailbox8Type;$/;"	t	typeref:struct:MailBox8Tag
MailboxInfoTag	source\bsw\mcal\mcan\mcan.h	/^typedef struct MailboxInfoTag$/;"	s
MailboxInfoType	source\bsw\mcal\mcan\mcan.h	/^} MailboxInfoType;$/;"	t	typeref:struct:MailboxInfoTag
_MCAN_	source\bsw\mcal\mcan\mcan.h	45;"	d
bitTiming	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          bitTiming;$/;"	m	struct:MCan_ConfigTag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[12];$/;"	m	struct:MailBox12Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[16];$/;"	m	struct:MailBox16Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[20];$/;"	m	struct:MailBox20Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[24];$/;"	m	struct:MailBox24Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[32];$/;"	m	struct:MailBox32Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[48];$/;"	m	struct:MailBox48Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[64];$/;"	m	struct:MailBox64Tag
data	source\bsw\mcal\mcan\mcan.h	/^	uint8_t         data[8];$/;"	m	struct:MailBox8Tag
fastBitTiming	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          fastBitTiming;$/;"	m	struct:MCan_ConfigTag
id	source\bsw\mcal\mcan\mcan.h	/^	uint32_t   id;$/;"	m	struct:MailboxInfoTag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox12Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox16Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox20Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox24Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox32Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox48Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox64Tag
info	source\bsw\mcal\mcan\mcan.h	/^	MailboxInfoType info;$/;"	m	struct:MailBox8Tag
length	source\bsw\mcal\mcan\mcan.h	/^	uint32_t   length;$/;"	m	struct:MailboxInfoTag
msgRam	source\bsw\mcal\mcan\mcan.h	/^	MCan_MsgRamPntrs  msgRam;$/;"	m	struct:MCan_ConfigTag
nmbrExtFilts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrExtFilts;  $/;"	m	struct:MCan_ConfigTag
nmbrFifo0Elmts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrFifo0Elmts;$/;"	m	struct:MCan_ConfigTag
nmbrFifo1Elmts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrFifo1Elmts;$/;"	m	struct:MCan_ConfigTag
nmbrRxDedBufElmts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrRxDedBufElmts;$/;"	m	struct:MCan_ConfigTag
nmbrStdFilts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrStdFilts;$/;"	m	struct:MCan_ConfigTag
nmbrTxDedBufElmts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrTxDedBufElmts;$/;"	m	struct:MCan_ConfigTag
nmbrTxEvtFifoElmts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrTxEvtFifoElmts;$/;"	m	struct:MCan_ConfigTag
nmbrTxFifoQElmts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          nmbrTxFifoQElmts;  $/;"	m	struct:MCan_ConfigTag
pExtFilts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pExtFilts;$/;"	m	struct:MCan_MsgRamPntrsTag
pMCan	source\bsw\mcal\mcan\mcan.h	/^	Mcan            * pMCan;$/;"	m	struct:MCan_ConfigTag
pRxDedBuf	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pRxDedBuf;$/;"	m	struct:MCan_MsgRamPntrsTag
pRxFifo0	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pRxFifo0;$/;"	m	struct:MCan_MsgRamPntrsTag
pRxFifo1	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pRxFifo1;$/;"	m	struct:MCan_MsgRamPntrsTag
pStdFilts	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pStdFilts;$/;"	m	struct:MCan_MsgRamPntrsTag
pTxDedBuf	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pTxDedBuf;$/;"	m	struct:MCan_MsgRamPntrsTag
pTxEvtFifo	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pTxEvtFifo;$/;"	m	struct:MCan_MsgRamPntrsTag
pTxFifoQ	source\bsw\mcal\mcan\mcan.h	/^	uint32_t * pTxFifoQ;$/;"	m	struct:MCan_MsgRamPntrsTag
rxBufElmtSize	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          rxBufElmtSize;   $/;"	m	struct:MCan_ConfigTag
rxFifo0ElmtSize	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          rxFifo0ElmtSize;$/;"	m	struct:MCan_ConfigTag
rxFifo1ElmtSize	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          rxFifo1ElmtSize;$/;"	m	struct:MCan_ConfigTag
timestamp	source\bsw\mcal\mcan\mcan.h	/^	uint32_t   timestamp;$/;"	m	struct:MailboxInfoTag
txBufElmtSize	source\bsw\mcal\mcan\mcan.h	/^	uint32_t          txBufElmtSize;    $/;"	m	struct:MCan_ConfigTag
MCAN0_BIT_RATE_BPS	source\bsw\mcal\mcan\mcan_config.h	71;"	d
MCAN0_FAST_BIT_RATE_BPS	source\bsw\mcal\mcan\mcan_config.h	77;"	d
MCAN0_FAST_PHASE_SEG1	source\bsw\mcal\mcan\mcan_config.h	79;"	d
MCAN0_FAST_PHASE_SEG2	source\bsw\mcal\mcan\mcan_config.h	80;"	d
MCAN0_FAST_PROP_SEG	source\bsw\mcal\mcan\mcan_config.h	78;"	d
MCAN0_FAST_SYNC_JUMP	source\bsw\mcal\mcan\mcan_config.h	81;"	d
MCAN0_NMBR_EXT_FLTS	source\bsw\mcal\mcan\mcan_config.h	84;"	d
MCAN0_NMBR_RX_DED_BUF_ELMTS	source\bsw\mcal\mcan\mcan_config.h	87;"	d
MCAN0_NMBR_RX_FIFO0_ELMTS	source\bsw\mcal\mcan\mcan_config.h	85;"	d
MCAN0_NMBR_RX_FIFO1_ELMTS	source\bsw\mcal\mcan\mcan_config.h	86;"	d
MCAN0_NMBR_STD_FLTS	source\bsw\mcal\mcan\mcan_config.h	83;"	d
MCAN0_NMBR_TX_DED_BUF_ELMTS	source\bsw\mcal\mcan\mcan_config.h	89;"	d
MCAN0_NMBR_TX_EVT_FIFO_ELMTS	source\bsw\mcal\mcan\mcan_config.h	88;"	d
MCAN0_NMBR_TX_FIFO_Q_ELMTS	source\bsw\mcal\mcan\mcan_config.h	90;"	d
MCAN0_PHASE_SEG1	source\bsw\mcal\mcan\mcan_config.h	73;"	d
MCAN0_PHASE_SEG2	source\bsw\mcal\mcan\mcan_config.h	74;"	d
MCAN0_PROP_SEG	source\bsw\mcal\mcan\mcan_config.h	72;"	d
MCAN0_RX_BUF_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	93;"	d
MCAN0_RX_FIFO0_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	91;"	d
MCAN0_RX_FIFO1_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	92;"	d
MCAN0_SYNC_JUMP	source\bsw\mcal\mcan\mcan_config.h	75;"	d
MCAN0_TX_BUF_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	94;"	d
MCAN1_BIT_RATE_BPS	source\bsw\mcal\mcan\mcan_config.h	96;"	d
MCAN1_FAST_BIT_RATE_BPS	source\bsw\mcal\mcan\mcan_config.h	102;"	d
MCAN1_FAST_PHASE_SEG1	source\bsw\mcal\mcan\mcan_config.h	104;"	d
MCAN1_FAST_PHASE_SEG2	source\bsw\mcal\mcan\mcan_config.h	105;"	d
MCAN1_FAST_PROP_SEG	source\bsw\mcal\mcan\mcan_config.h	103;"	d
MCAN1_FAST_SYNC_JUMP	source\bsw\mcal\mcan\mcan_config.h	106;"	d
MCAN1_NMBR_EXT_FLTS	source\bsw\mcal\mcan\mcan_config.h	109;"	d
MCAN1_NMBR_RX_DED_BUF_ELMTS	source\bsw\mcal\mcan\mcan_config.h	112;"	d
MCAN1_NMBR_RX_FIFO0_ELMTS	source\bsw\mcal\mcan\mcan_config.h	110;"	d
MCAN1_NMBR_RX_FIFO1_ELMTS	source\bsw\mcal\mcan\mcan_config.h	111;"	d
MCAN1_NMBR_STD_FLTS	source\bsw\mcal\mcan\mcan_config.h	108;"	d
MCAN1_NMBR_TX_DED_BUF_ELMTS	source\bsw\mcal\mcan\mcan_config.h	114;"	d
MCAN1_NMBR_TX_EVT_FIFO_ELMTS	source\bsw\mcal\mcan\mcan_config.h	113;"	d
MCAN1_NMBR_TX_FIFO_Q_ELMTS	source\bsw\mcal\mcan\mcan_config.h	115;"	d
MCAN1_PHASE_SEG1	source\bsw\mcal\mcan\mcan_config.h	98;"	d
MCAN1_PHASE_SEG2	source\bsw\mcal\mcan\mcan_config.h	99;"	d
MCAN1_PROP_SEG	source\bsw\mcal\mcan\mcan_config.h	97;"	d
MCAN1_RX_BUF_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	118;"	d
MCAN1_RX_FIFO0_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	116;"	d
MCAN1_RX_FIFO1_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	117;"	d
MCAN1_SYNC_JUMP	source\bsw\mcal\mcan\mcan_config.h	100;"	d
MCAN1_TX_BUF_ELMT_SZ	source\bsw\mcal\mcan\mcan_config.h	119;"	d
MCAN_PROG_CLK_FREQ_HZ	source\bsw\mcal\mcan\mcan_config.h	68;"	d
MCAN_PROG_CLK_PRESCALER	source\bsw\mcal\mcan\mcan_config.h	61;"	d
MCAN_PROG_CLK_SELECT	source\bsw\mcal\mcan\mcan_config.h	67;"	d
_MCAN_CONFIG_	source\bsw\mcal\mcan\mcan_config.h	45;"	d
MPU_CalMPURegionSize	source\bsw\mcal\mpu\mpu.c	/^uint32_t MPU_CalMPURegionSize( uint32_t dwActualSizeInBytes )$/;"	f
MPU_DisableRegion	source\bsw\mcal\mpu\mpu.c	/^extern void MPU_DisableRegion( void )$/;"	f
MPU_Enable	source\bsw\mcal\mpu\mpu.c	/^void MPU_Enable( uint32_t dwMPUEnable )$/;"	f
MPU_SetRegion	source\bsw\mcal\mpu\mpu.c	/^void MPU_SetRegion( uint32_t dwRegionBaseAddr, uint32_t dwRegionAttr )$/;"	f
MPU_SetRegionNum	source\bsw\mcal\mpu\mpu.c	/^void MPU_SetRegionNum( uint32_t dwRegionNum )$/;"	f
MPU_UpdateRegions	source\bsw\mcal\mpu\mpu.c	/^void MPU_UpdateRegions( uint32_t dwRegionNum, uint32_t dwRegionBaseAddr,$/;"	f
ARM_MODE_USR	source\bsw\mcal\mpu\mpu.h	36;"	d
DTCM_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	115;"	d
DTCM_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	114;"	d
EXT_EBI_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	146;"	d
EXT_EBI_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	145;"	d
IFLASH_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	104;"	d
IFLASH_PRIVILEGE_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	108;"	d
IFLASH_PRIVILEGE_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	107;"	d
IFLASH_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	103;"	d
IFLASH_UNPRIVILEGE_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	111;"	d
IFLASH_UNPRIVILEGE_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	110;"	d
ITCM_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	102;"	d
ITCM_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	101;"	d
MPU_AP_FULL_ACCESS	source\bsw\mcal\mpu\mpu.h	73;"	d
MPU_AP_NO_ACCESS	source\bsw\mcal\mpu\mpu.h	70;"	d
MPU_AP_PRIVILEGED_READONLY	source\bsw\mcal\mpu\mpu.h	75;"	d
MPU_AP_PRIVILEGED_READ_WRITE	source\bsw\mcal\mpu\mpu.h	71;"	d
MPU_AP_READONLY	source\bsw\mcal\mpu\mpu.h	76;"	d
MPU_AP_READONLY2	source\bsw\mcal\mpu\mpu.h	77;"	d
MPU_AP_RES	source\bsw\mcal\mpu\mpu.h	74;"	d
MPU_AP_UNPRIVILEGED_READONLY	source\bsw\mcal\mpu\mpu.h	72;"	d
MPU_DEFAULT_DTCM_REGION	source\bsw\mcal\mpu\mpu.h	43;"	d
MPU_DEFAULT_IFLASH_REGION	source\bsw\mcal\mpu\mpu.h	42;"	d
MPU_DEFAULT_ITCM_REGION	source\bsw\mcal\mpu\mpu.h	41;"	d
MPU_DEFAULT_SDRAM_REGION	source\bsw\mcal\mpu\mpu.h	48;"	d
MPU_DEFAULT_SRAM_REGION_1	source\bsw\mcal\mpu\mpu.h	44;"	d
MPU_DEFAULT_SRAM_REGION_2	source\bsw\mcal\mpu\mpu.h	45;"	d
MPU_ENABLE	source\bsw\mcal\mpu\mpu.h	59;"	d
MPU_EXT_EBI_REGION	source\bsw\mcal\mpu\mpu.h	47;"	d
MPU_HFNMIENA	source\bsw\mcal\mpu\mpu.h	60;"	d
MPU_NOCACHE_SRAM_REGION	source\bsw\mcal\mpu\mpu.h	52;"	d
MPU_PERIPHERALS_REGION	source\bsw\mcal\mpu\mpu.h	46;"	d
MPU_PRIVDEFENA	source\bsw\mcal\mpu\mpu.h	61;"	d
MPU_QSPIMEM_REGION	source\bsw\mcal\mpu\mpu.h	49;"	d
MPU_REGION_BUFFERABLE	source\bsw\mcal\mpu\mpu.h	64;"	d
MPU_REGION_CACHEABLE	source\bsw\mcal\mpu\mpu.h	65;"	d
MPU_REGION_DISABLE	source\bsw\mcal\mpu\mpu.h	57;"	d
MPU_REGION_ENABLE	source\bsw\mcal\mpu\mpu.h	56;"	d
MPU_REGION_EXECUTE_NEVER	source\bsw\mcal\mpu\mpu.h	68;"	d
MPU_REGION_SHAREABLE	source\bsw\mcal\mpu\mpu.h	66;"	d
MPU_REGION_VALID	source\bsw\mcal\mpu\mpu.h	55;"	d
MPU_TEX_B000	source\bsw\mcal\mpu\mpu.h	79;"	d
MPU_TEX_B001	source\bsw\mcal\mpu\mpu.h	80;"	d
MPU_TEX_B010	source\bsw\mcal\mpu\mpu.h	81;"	d
MPU_TEX_B011	source\bsw\mcal\mpu\mpu.h	82;"	d
MPU_TEX_B100	source\bsw\mcal\mpu\mpu.h	83;"	d
MPU_TEX_B101	source\bsw\mcal\mpu\mpu.h	84;"	d
MPU_TEX_B110	source\bsw\mcal\mpu\mpu.h	85;"	d
MPU_TEX_B111	source\bsw\mcal\mpu\mpu.h	86;"	d
MPU_USBHSRAM_REGION	source\bsw\mcal\mpu\mpu.h	50;"	d
NOCACHE_SRAM_REGION_SIZE	source\bsw\mcal\mpu\mpu.h	124;"	d
PERIPHERALS_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	142;"	d
PERIPHERALS_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	141;"	d
PRIVILEGE_MODE	source\bsw\mcal\mpu\mpu.h	38;"	d
QSPI_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	154;"	d
QSPI_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	153;"	d
SDRAM_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	150;"	d
SDRAM_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	149;"	d
SRAM_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	121;"	d
SRAM_FIRST_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	129;"	d
SRAM_FIRST_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	128;"	d
SRAM_NOCACHE_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	135;"	d
SRAM_NOCACHE_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	134;"	d
SRAM_SECOND_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	133;"	d
SRAM_SECOND_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	138;"	d
SRAM_SECOND_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	132;"	d
SRAM_SECOND_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	137;"	d
SRAM_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	120;"	d
USBHSRAM_END_ADDRESS	source\bsw\mcal\mpu\mpu.h	158;"	d
USBHSRAM_START_ADDRESS	source\bsw\mcal\mpu\mpu.h	157;"	d
USER_MODE	source\bsw\mcal\mpu\mpu.h	39;"	d
_MPU_H_	source\bsw\mcal\mpu\mpu.h	31;"	d
PIO_Clear	source\bsw\mcal\pio\pio.c	/^void PIO_Clear(const Pin *pin)$/;"	f
PIO_Configure	source\bsw\mcal\pio\pio.c	/^uint8_t PIO_Configure( const Pin *list, uint32_t size )$/;"	f
PIO_DisableWriteProtect	source\bsw\mcal\pio\pio.c	/^void PIO_DisableWriteProtect( const Pin *pin )$/;"	f
PIO_EnableWriteProtect	source\bsw\mcal\pio\pio.c	/^void PIO_EnableWriteProtect( const Pin *pin )$/;"	f
PIO_Get	source\bsw\mcal\pio\pio.c	/^unsigned char PIO_Get( const Pin *pin )$/;"	f
PIO_GetOutputDataStatus	source\bsw\mcal\pio\pio.c	/^unsigned char PIO_GetOutputDataStatus(const Pin *pin)$/;"	f
PIO_GetWriteProtectViolationInfo	source\bsw\mcal\pio\pio.c	/^uint32_t PIO_GetWriteProtectViolationInfo( const Pin * pin )$/;"	f
PIO_Set	source\bsw\mcal\pio\pio.c	/^void PIO_Set(const Pin *pin)$/;"	f
PIO_SetDebounceFilter	source\bsw\mcal\pio\pio.c	/^void PIO_SetDebounceFilter( const Pin *pin, uint32_t cuttoff )$/;"	f
PIO_SetInput	source\bsw\mcal\pio\pio.c	/^static void PIO_SetInput($/;"	f	file:
PIO_SetOutput	source\bsw\mcal\pio\pio.c	/^static void PIO_SetOutput($/;"	f	file:
PIO_SetPeripheralA	source\bsw\mcal\pio\pio.c	/^static void PIO_SetPeripheralA($/;"	f	file:
PIO_SetPeripheralB	source\bsw\mcal\pio\pio.c	/^static void PIO_SetPeripheralB($/;"	f	file:
PIO_SetPeripheralC	source\bsw\mcal\pio\pio.c	/^static void PIO_SetPeripheralC($/;"	f	file:
PIO_SetPeripheralD	source\bsw\mcal\pio\pio.c	/^static void PIO_SetPeripheralD($/;"	f	file:
PIO_SetPinType	source\bsw\mcal\pio\pio.c	/^void PIO_SetPinType( Pin * pin, uint8_t pinType)$/;"	f
PIO_DEBOUNCE	source\bsw\mcal\pio\pio.h	107;"	d
PIO_DEFAULT	source\bsw\mcal\pio\pio.h	98;"	d
PIO_DEGLITCH	source\bsw\mcal\pio\pio.h	102;"	d
PIO_INPUT	source\bsw\mcal\pio\pio.h	91;"	d
PIO_IT_AIME	source\bsw\mcal\pio\pio.h	110;"	d
PIO_IT_EDGE	source\bsw\mcal\pio\pio.h	115;"	d
PIO_IT_FALL_EDGE	source\bsw\mcal\pio\pio.h	122;"	d
PIO_IT_HIGH_LEVEL	source\bsw\mcal\pio\pio.h	120;"	d
PIO_IT_LOW_LEVEL	source\bsw\mcal\pio\pio.h	118;"	d
PIO_IT_RE_OR_HL	source\bsw\mcal\pio\pio.h	113;"	d
PIO_IT_RISE_EDGE	source\bsw\mcal\pio\pio.h	124;"	d
PIO_LISTSIZE	source\bsw\mcal\pio\pio.h	145;"	d
PIO_OPENDRAIN	source\bsw\mcal\pio\pio.h	104;"	d
PIO_OUTPUT_0	source\bsw\mcal\pio\pio.h	93;"	d
PIO_OUTPUT_1	source\bsw\mcal\pio\pio.h	95;"	d
PIO_PERIPH_A	source\bsw\mcal\pio\pio.h	83;"	d
PIO_PERIPH_B	source\bsw\mcal\pio\pio.h	85;"	d
PIO_PERIPH_C	source\bsw\mcal\pio\pio.h	87;"	d
PIO_PERIPH_D	source\bsw\mcal\pio\pio.h	89;"	d
PIO_PULLUP	source\bsw\mcal\pio\pio.h	100;"	d
PIO_WPMR_WPEN_DIS	source\bsw\mcal\pio\pio.h	128;"	d
PIO_WPMR_WPEN_EN	source\bsw\mcal\pio\pio.h	126;"	d
PIO_WPMR_WPKEY_VALID	source\bsw\mcal\pio\pio.h	130;"	d
Pin	source\bsw\mcal\pio\pio.h	/^} Pin ;$/;"	t	typeref:struct:_Pin
_PIO_	source\bsw\mcal\pio\pio.h	68;"	d
_Pin	source\bsw\mcal\pio\pio.h	/^typedef struct _Pin$/;"	s
attribute	source\bsw\mcal\pio\pio.h	/^	uint8_t attribute;$/;"	m	struct:_Pin
id	source\bsw\mcal\pio\pio.h	/^	uint8_t id;$/;"	m	struct:_Pin
mask	source\bsw\mcal\pio\pio.h	/^	uint32_t mask;$/;"	m	struct:_Pin
pio	source\bsw\mcal\pio\pio.h	/^	Pio    *pio;$/;"	m	struct:_Pin
type	source\bsw\mcal\pio\pio.h	/^	uint8_t type;$/;"	m	struct:_Pin
PIO_CaptureDisable	source\bsw\mcal\pio\pio_capture.c	/^void PIO_CaptureDisable( void )$/;"	f
PIO_CaptureDisableIt	source\bsw\mcal\pio\pio_capture.c	/^void PIO_CaptureDisableIt( uint32_t itToDisable )$/;"	f
PIO_CaptureEnable	source\bsw\mcal\pio\pio_capture.c	/^void PIO_CaptureEnable( void )$/;"	f
PIO_CaptureEnableIt	source\bsw\mcal\pio\pio_capture.c	/^void PIO_CaptureEnableIt( uint32_t itToEnable )$/;"	f
PIO_CaptureHandler	source\bsw\mcal\pio\pio_capture.c	/^extern void PIO_CaptureHandler( void )$/;"	f
PIO_CaptureInit	source\bsw\mcal\pio\pio_capture.c	/^void PIO_CaptureInit( SpioCaptureInit *pInit )$/;"	f
PIO_PCISR_ENDRX	source\bsw\mcal\pio\pio_capture.c	96;"	d	file:
PIO_PCISR_RXBUFF	source\bsw\mcal\pio\pio_capture.c	95;"	d	file:
_PioCaptureCopy	source\bsw\mcal\pio\pio_capture.c	/^static SpioCaptureInit* _PioCaptureCopy;$/;"	v	file:
CbkBuffFull	source\bsw\mcal\pio\pio_capture.h	/^	void (*CbkBuffFull)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
CbkDataReady	source\bsw\mcal\pio\pio_capture.h	/^	void (*CbkDataReady)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
CbkEndReception	source\bsw\mcal\pio\pio_capture.h	/^	void (*CbkEndReception)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
CbkOverrun	source\bsw\mcal\pio\pio_capture.h	/^	void (*CbkOverrun)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
PIO_CAPTURE_H	source\bsw\mcal\pio\pio_capture.h	31;"	d
SpioCaptureInit	source\bsw\mcal\pio\pio_capture.h	/^} SpioCaptureInit ;$/;"	t	typeref:struct:_SpioCaptureInit
_SpioCaptureInit	source\bsw\mcal\pio\pio_capture.h	/^typedef struct _SpioCaptureInit {$/;"	s
alwaysSampling	source\bsw\mcal\pio\pio_capture.h	/^	uint8_t alwaysSampling;$/;"	m	struct:_SpioCaptureInit
dPDCsize	source\bsw\mcal\pio\pio_capture.h	/^	uint16_t dPDCsize;$/;"	m	struct:_SpioCaptureInit
dsize	source\bsw\mcal\pio\pio_capture.h	/^	uint8_t dsize;$/;"	m	struct:_SpioCaptureInit
halfSampling	source\bsw\mcal\pio\pio_capture.h	/^	uint8_t halfSampling;$/;"	m	struct:_SpioCaptureInit
modeFirstSample	source\bsw\mcal\pio\pio_capture.h	/^	uint8_t modeFirstSample;$/;"	m	struct:_SpioCaptureInit
pData	source\bsw\mcal\pio\pio_capture.h	/^	uint32_t *pData;$/;"	m	struct:_SpioCaptureInit
pParam	source\bsw\mcal\pio\pio_capture.h	/^	void *pParam;$/;"	m	struct:_SpioCaptureInit
InterruptSource	source\bsw\mcal\pio\pio_it.c	/^} InterruptSource ;$/;"	t	typeref:struct:_InterruptSource	file:
MAX_INTERRUPT_SOURCES	source\bsw\mcal\pio\pio_it.c	49;"	d	file:
PIOA_Handler	source\bsw\mcal\pio\pio_it.c	/^extern void PIOA_Handler( void )$/;"	f
PIOB_Handler	source\bsw\mcal\pio\pio_it.c	/^extern void PIOB_Handler( void )$/;"	f
PIOC_Handler	source\bsw\mcal\pio\pio_it.c	/^extern void PIOC_Handler( void )$/;"	f
PIOD_Handler	source\bsw\mcal\pio\pio_it.c	/^extern void PIOD_Handler( void )$/;"	f
PIOE_Handler	source\bsw\mcal\pio\pio_it.c	/^extern void PIOE_Handler( void )$/;"	f
PIO_ConfigureIt	source\bsw\mcal\pio\pio_it.c	/^extern void PIO_ConfigureIt( const Pin *pPin, void (*handler)( const Pin* ) )$/;"	f
PIO_DisableIt	source\bsw\mcal\pio\pio_it.c	/^extern void PIO_DisableIt( const Pin *pPin )$/;"	f
PIO_EnableIt	source\bsw\mcal\pio\pio_it.c	/^extern void PIO_EnableIt( const Pin *pPin )$/;"	f
PIO_InitializeInterrupts	source\bsw\mcal\pio\pio_it.c	/^extern void PIO_InitializeInterrupts( uint32_t dwPriority )$/;"	f
PioInterruptHandler	source\bsw\mcal\pio\pio_it.c	/^extern void PioInterruptHandler( uint32_t id, Pio *pPio )$/;"	f
_InterruptSource	source\bsw\mcal\pio\pio_it.c	/^typedef struct _InterruptSource$/;"	s	file:
_aIntSources	source\bsw\mcal\pio\pio_it.c	/^static InterruptSource _aIntSources[MAX_INTERRUPT_SOURCES] ;$/;"	v	file:
_dwNumSources	source\bsw\mcal\pio\pio_it.c	/^static uint32_t _dwNumSources = 0;$/;"	v	file:
handler	source\bsw\mcal\pio\pio_it.c	/^	void (*handler)( const Pin* ) ;$/;"	m	struct:_InterruptSource	file:
pPin	source\bsw\mcal\pio\pio_it.c	/^	const Pin *pPin;$/;"	m	struct:_InterruptSource	file:
_PIO_IT_	source\bsw\mcal\pio\pio_it.h	62;"	d
MASK_STATUS0	source\bsw\mcal\pmc\pmc.c	84;"	d	file:
MASK_STATUS1	source\bsw\mcal\pmc\pmc.c	85;"	d	file:
PMC_ConfigureMckWithPlla	source\bsw\mcal\pmc\pmc.c	/^void PMC_ConfigureMckWithPlla(uint32_t mul, uint32_t div, uint32_t prescaler)$/;"	f
PMC_ConfigurePCK0	source\bsw\mcal\pmc\pmc.c	/^void PMC_ConfigurePCK0(uint32_t MasterClk, uint32_t prescaler)$/;"	f
PMC_ConfigurePCK1	source\bsw\mcal\pmc\pmc.c	/^void PMC_ConfigurePCK1(uint32_t MasterClk, uint32_t prescaler)$/;"	f
PMC_ConfigurePCK2	source\bsw\mcal\pmc\pmc.c	/^void PMC_ConfigurePCK2(uint32_t MasterClk, uint32_t prescaler)$/;"	f
PMC_DisableAllClocks	source\bsw\mcal\pmc\pmc.c	/^void PMC_DisableAllClocks(void)$/;"	f
PMC_DisableAllPeripherals	source\bsw\mcal\pmc\pmc.c	/^void PMC_DisableAllPeripherals( void )$/;"	f
PMC_DisableExtOsc	source\bsw\mcal\pmc\pmc.c	/^void PMC_DisableExtOsc(void)$/;"	f
PMC_DisableIntRC4_8_12MHz	source\bsw\mcal\pmc\pmc.c	/^void PMC_DisableIntRC4_8_12MHz(void)$/;"	f
PMC_DisablePeripheral	source\bsw\mcal\pmc\pmc.c	/^void PMC_DisablePeripheral( uint32_t dwId )$/;"	f
PMC_EnableAllPeripherals	source\bsw\mcal\pmc\pmc.c	/^void PMC_EnableAllPeripherals( void )$/;"	f
PMC_EnableExtOsc	source\bsw\mcal\pmc\pmc.c	/^void PMC_EnableExtOsc(void)$/;"	f
PMC_EnableIntRC4_8_12MHz	source\bsw\mcal\pmc\pmc.c	/^void PMC_EnableIntRC4_8_12MHz(uint32_t freqSelect)$/;"	f
PMC_EnablePeripheral	source\bsw\mcal\pmc\pmc.c	/^void PMC_EnablePeripheral( uint32_t dwId )$/;"	f
PMC_EnableXT32KFME	source\bsw\mcal\pmc\pmc.c	/^void PMC_EnableXT32KFME(void)$/;"	f
PMC_IsPeriphEnabled	source\bsw\mcal\pmc\pmc.c	/^uint32_t PMC_IsPeriphEnabled( uint32_t dwId )$/;"	f
PMC_SelectExtBypassOsc	source\bsw\mcal\pmc\pmc.c	/^void PMC_SelectExtBypassOsc(void)$/;"	f
PMC_SelectExtOsc	source\bsw\mcal\pmc\pmc.c	/^void PMC_SelectExtOsc(void)$/;"	f
PMC_SetMckSelection	source\bsw\mcal\pmc\pmc.c	/^void PMC_SetMckSelection(uint32_t clockSource, uint32_t prescaler)$/;"	f
PMC_SetPllaClock	source\bsw\mcal\pmc\pmc.c	/^void PMC_SetPllaClock(uint32_t mul, uint32_t div)$/;"	f
_PMC_SetMckPrescaler	source\bsw\mcal\pmc\pmc.c	/^static void _PMC_SetMckPrescaler(uint32_t prescaler)$/;"	f	file:
_PMC_SwitchMck2MainClock	source\bsw\mcal\pmc\pmc.c	/^static void _PMC_SwitchMck2MainClock(void)$/;"	f	file:
_PMC_SwitchMck2PllaClock	source\bsw\mcal\pmc\pmc.c	/^static void _PMC_SwitchMck2PllaClock(void)$/;"	f	file:
_PMC_SwitchMck2SlowClock	source\bsw\mcal\pmc\pmc.c	/^static void _PMC_SwitchMck2SlowClock(void)$/;"	f	file:
DEFAUTL_COUNT_NO_CHANGE	source\bsw\mcal\pmc\pmc.h	59;"	d
DEFAUTL_FAST_RC_COUNT	source\bsw\mcal\pmc\pmc.h	51;"	d
DEFAUTL_MAIN_OSC_COUNT	source\bsw\mcal\pmc\pmc.h	53;"	d
DEFAUTL_PLLA_COUNT	source\bsw\mcal\pmc\pmc.h	55;"	d
DEFAUTL_UPLL_COUNT	source\bsw\mcal\pmc\pmc.h	57;"	d
FAST_RC_12MHZ	source\bsw\mcal\pmc\pmc.h	45;"	d
FAST_RC_4MHZ	source\bsw\mcal\pmc\pmc.h	43;"	d
FAST_RC_8MHZ	source\bsw\mcal\pmc\pmc.h	44;"	d
_PMC_	source\bsw\mcal\pmc\pmc.h	31;"	d
SUPC_BrownoutDetectEnable	source\bsw\mcal\supc\supc.c	/^void SUPC_BrownoutDetectEnable(uint8_t enable)$/;"	f
SUPC_BrownoutResetEnable	source\bsw\mcal\supc\supc.c	/^void SUPC_BrownoutResetEnable(void)$/;"	f
SUPC_BypassXtal32KOsc	source\bsw\mcal\supc\supc.c	/^void SUPC_BypassXtal32KOsc(void)$/;"	f
SUPC_ConfigSupplyMonitor	source\bsw\mcal\supc\supc.c	/^void SUPC_ConfigSupplyMonitor(uint32_t Config)$/;"	f
SUPC_DisableSupplyMonitor	source\bsw\mcal\supc\supc.c	/^void SUPC_DisableSupplyMonitor(void)$/;"	f
SUPC_DisableVoltageReg	source\bsw\mcal\supc\supc.c	/^void SUPC_DisableVoltageReg(void)$/;"	f
SUPC_EnablesWakeupInput	source\bsw\mcal\supc\supc.c	/^void SUPC_EnablesWakeupInput(uint32_t Input, uint8_t enable)$/;"	f
SUPC_EnablesWakeupMode	source\bsw\mcal\supc\supc.c	/^void SUPC_EnablesWakeupMode(uint32_t Regs, uint8_t enable)$/;"	f
SUPC_IsSlowClkExtCrystal32K	source\bsw\mcal\supc\supc.c	/^uint8_t SUPC_IsSlowClkExtCrystal32K(void)$/;"	f
SUPC_Read_Status	source\bsw\mcal\supc\supc.c	/^uint8_t SUPC_Read_Status(uint32_t status)$/;"	f
SUPC_SelectExtCrystal32K	source\bsw\mcal\supc\supc.c	/^void SUPC_SelectExtCrystal32K(void)$/;"	f
SUPC_SetLowPowerDebounce	source\bsw\mcal\supc\supc.c	/^void SUPC_SetLowPowerDebounce(uint8_t period)$/;"	f
SUPC_SetWakeupDebounce	source\bsw\mcal\supc\supc.c	/^void SUPC_SetWakeupDebounce(uint8_t period)$/;"	f
SUPC_SramBackupMode	source\bsw\mcal\supc\supc.c	/^void SUPC_SramBackupMode(uint8_t enable)$/;"	f
_SUPC_H_	source\bsw\mcal\supc\supc.h	31;"	d
TC_Configure	source\bsw\mcal\tc\tc.c	/^extern void TC_Configure( Tc *pTc, uint32_t dwChannel, uint32_t dwMode )$/;"	f
TC_FindMckDivisor	source\bsw\mcal\tc\tc.c	/^extern uint32_t TC_FindMckDivisor( uint32_t dwFreq, uint32_t dwMCk, $/;"	f
TC_Start	source\bsw\mcal\tc\tc.c	/^extern void TC_Start( Tc *pTc, uint32_t dwChannel )$/;"	f
TC_Stop	source\bsw\mcal\tc\tc.c	/^extern void TC_Stop(Tc *pTc, uint32_t dwChannel )$/;"	f
_TC_	source\bsw\mcal\tc\tc.h	45;"	d
USART_AcknowledgeRxTimeOut	source\bsw\mcal\usart\usart.c	/^void USART_AcknowledgeRxTimeOut(Usart *pUsart, uint8_t Periodic)$/;"	f
USART_Configure	source\bsw\mcal\usart\usart.c	/^void USART_Configure(Usart *pUsart,$/;"	f
USART_DisableIt	source\bsw\mcal\usart\usart.c	/^void USART_DisableIt(Usart *pUsart,uint32_t mode)$/;"	f
USART_DisableRx	source\bsw\mcal\usart\usart.c	/^void USART_DisableRx(Usart *pUsart)$/;"	f
USART_DisableTx	source\bsw\mcal\usart\usart.c	/^void USART_DisableTx(Usart *pUsart)$/;"	f
USART_EnableIt	source\bsw\mcal\usart\usart.c	/^void USART_EnableIt(Usart *pUsart,uint32_t mode)$/;"	f
USART_EnableRecvTimeOut	source\bsw\mcal\usart\usart.c	/^void USART_EnableRecvTimeOut(Usart *pUsart, uint32_t Timeout)$/;"	f
USART_EnableRx	source\bsw\mcal\usart\usart.c	/^void USART_EnableRx(Usart *pUsart)$/;"	f
USART_EnableTx	source\bsw\mcal\usart\usart.c	/^void USART_EnableTx(Usart *pUsart)$/;"	f
USART_EnableTxTimeGaurd	source\bsw\mcal\usart\usart.c	/^void USART_EnableTxTimeGaurd(Usart *pUsart, uint32_t TimeGaurd)$/;"	f
USART_GetChar	source\bsw\mcal\usart\usart.c	/^uint8_t USART_GetChar(Usart *pUsart)$/;"	f
USART_GetItMask	source\bsw\mcal\usart\usart.c	/^uint32_t USART_GetItMask(Usart *pUsart)$/;"	f
USART_GetStatus	source\bsw\mcal\usart\usart.c	/^uint32_t USART_GetStatus(Usart *pUsart)$/;"	f
USART_IsDataAvailable	source\bsw\mcal\usart\usart.c	/^uint8_t USART_IsDataAvailable(Usart *pUsart)$/;"	f
USART_IsRxReady	source\bsw\mcal\usart\usart.c	/^uint32_t USART_IsRxReady(Usart *pUsart)$/;"	f
USART_PutChar	source\bsw\mcal\usart\usart.c	/^void USART_PutChar( Usart *pUsart, uint8_t c)$/;"	f
USART_Read	source\bsw\mcal\usart\usart.c	/^uint16_t USART_Read( Usart *pUsart, volatile uint32_t timeOut)$/;"	f
USART_ResetRx	source\bsw\mcal\usart\usart.c	/^void USART_ResetRx(Usart *pUsart)$/;"	f
USART_ResetTx	source\bsw\mcal\usart\usart.c	/^void USART_ResetTx(Usart *pUsart)$/;"	f
USART_SetBaudrate	source\bsw\mcal\usart\usart.c	/^void USART_SetBaudrate(Usart *pUsart,$/;"	f
USART_SetRTSEnabled	source\bsw\mcal\usart\usart.c	/^void USART_SetRTSEnabled( Usart *pUsart, uint8_t enabled)$/;"	f
USART_SetReceiverEnabled	source\bsw\mcal\usart\usart.c	/^void USART_SetReceiverEnabled(Usart *pUsart, uint8_t enabled)$/;"	f
USART_SetTransmitterEnabled	source\bsw\mcal\usart\usart.c	/^void USART_SetTransmitterEnabled(Usart *pUsart, uint8_t enabled)$/;"	f
USART_Write	source\bsw\mcal\usart\usart.c	/^void USART_Write( Usart *pUsart, uint16_t data, volatile uint32_t timeOut)$/;"	f
AT91C_US_USMODE_SPIM	source\bsw\mcal\usart\usart.h	86;"	d
MAX_RX_TIMEOUT	source\bsw\mcal\usart\usart.h	79;"	d
USART_MODE_ASYNCHRONOUS	source\bsw\mcal\usart\usart.h	77;"	d
USART_MODE_IRDA	source\bsw\mcal\usart\usart.h	82;"	d
US_SPI_BPMODE_0	source\bsw\mcal\usart\usart.h	91;"	d
US_SPI_BPMODE_1	source\bsw\mcal\usart\usart.h	92;"	d
US_SPI_BPMODE_2	source\bsw\mcal\usart\usart.h	93;"	d
US_SPI_BPMODE_3	source\bsw\mcal\usart\usart.h	94;"	d
US_SPI_CPHA_0	source\bsw\mcal\usart\usart.h	88;"	d
US_SPI_CPHA_1	source\bsw\mcal\usart\usart.h	90;"	d
US_SPI_CPOL_0	source\bsw\mcal\usart\usart.h	87;"	d
US_SPI_CPOL_1	source\bsw\mcal\usart\usart.h	89;"	d
_USART_	source\bsw\mcal\usart\usart.h	54;"	d
WDT_Disable	source\bsw\mcal\wdt\wdt.c	/^extern void WDT_Disable( Wdt* pWDT )$/;"	f
WDT_Enable	source\bsw\mcal\wdt\wdt.c	/^extern void WDT_Enable( Wdt* pWDT, uint32_t dwMode )$/;"	f
WDT_GetPeriod	source\bsw\mcal\wdt\wdt.c	/^extern uint32_t WDT_GetPeriod( uint32_t dwMs )$/;"	f
WDT_GetStatus	source\bsw\mcal\wdt\wdt.c	/^extern uint32_t WDT_GetStatus( Wdt* pWDT )$/;"	f
WDT_Restart	source\bsw\mcal\wdt\wdt.c	/^extern void WDT_Restart( Wdt* pWDT )$/;"	f
_WDT_	source\bsw\mcal\wdt\wdt.h	45;"	d
XDMAIF_Get_ChannelNumber	source\bsw\mcal\xdma\xdma_hardware_interface.c	/^uint8_t XDMAIF_Get_ChannelNumber (uint8_t bPeriphID,$/;"	f
XDMAIF_IsValidatedPeripherOnDma	source\bsw\mcal\xdma\xdma_hardware_interface.c	/^uint8_t XDMAIF_IsValidatedPeripherOnDma( uint8_t bPeriphID)$/;"	f
xdmaHwIf	source\bsw\mcal\xdma\xdma_hardware_interface.c	/^static const XdmaHardwareInterface xdmaHwIf[] = {$/;"	v	file:
XdmaHardwareInterface	source\bsw\mcal\xdma\xdma_hardware_interface.h	/^} XdmaHardwareInterface;$/;"	t	typeref:struct:_XdmaHardwareInterface
_XDMAD_IF_H	source\bsw\mcal\xdma\xdma_hardware_interface.h	31;"	d
_XdmaHardwareInterface	source\bsw\mcal\xdma\xdma_hardware_interface.h	/^typedef struct _XdmaHardwareInterface {$/;"	s
bIfID	source\bsw\mcal\xdma\xdma_hardware_interface.h	/^	uint8_t bIfID;                  \/**< DMA Interface ID *\/$/;"	m	struct:_XdmaHardwareInterface
bPeriphID	source\bsw\mcal\xdma\xdma_hardware_interface.h	/^	uint32_t bPeriphID;             \/**< Peripheral ID *\/$/;"	m	struct:_XdmaHardwareInterface
bTransfer	source\bsw\mcal\xdma\xdma_hardware_interface.h	/^	uint8_t bTransfer;              \/**< Transfer type 0: Tx, 1 :Rx*\/$/;"	m	struct:_XdmaHardwareInterface
bXdmac	source\bsw\mcal\xdma\xdma_hardware_interface.h	/^	uint8_t bXdmac;                  \/**< DMA Controller number *\/$/;"	m	struct:_XdmaHardwareInterface
XDMAC_DisableChannel	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_DisableChannel( Xdmac *pXdmac, uint8_t channel )$/;"	f
XDMAC_DisableChannelIt	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_DisableChannelIt (Xdmac *pXdmac, uint8_t channel, uint8_t dwInteruptMask )$/;"	f
XDMAC_DisableChannels	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_DisableChannels( Xdmac *pXdmac, uint32_t bmChannels )$/;"	f
XDMAC_DisableGIt	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_DisableGIt (Xdmac *pXdmac, uint8_t dwInteruptMask )$/;"	f
XDMAC_EnableChannel	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_EnableChannel( Xdmac *pXdmac, uint8_t channel )$/;"	f
XDMAC_EnableChannelIt	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_EnableChannelIt (Xdmac *pXdmac, uint8_t channel, uint8_t dwInteruptMask )$/;"	f
XDMAC_EnableChannels	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_EnableChannels( Xdmac *pXdmac, uint32_t bmChannels )$/;"	f
XDMAC_EnableGIt	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_EnableGIt (Xdmac *pXdmac, uint8_t dwInteruptMask )$/;"	f
XDMAC_GetArbiter	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetArbiter( Xdmac *pXdmac)$/;"	f
XDMAC_GetChDestinationAddr	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetChDestinationAddr(Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_GetChannelConfig	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetChannelConfig(Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_GetChannelIsr	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetChannelIsr (Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_GetChannelItMask	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetChannelItMask (Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_GetConfig	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetConfig( Xdmac *pXdmac)$/;"	f
XDMAC_GetGIsr	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetGIsr( Xdmac *pXdmac )$/;"	f
XDMAC_GetGItMask	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetGItMask( Xdmac *pXdmac )$/;"	f
XDMAC_GetGlobalChStatus	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetGlobalChStatus(Xdmac *pXdmac)$/;"	f
XDMAC_GetMaskChannelIsr	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetMaskChannelIsr (Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_GetMaskedGIsr	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetMaskedGIsr( Xdmac *pXdmac )$/;"	f
XDMAC_GetSoftwareTransferStatus	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetSoftwareTransferStatus(Xdmac *pXdmac)$/;"	f
XDMAC_GetType	source\bsw\mcal\xdma\xdmac.c	/^uint32_t XDMAC_GetType( Xdmac *pXdmac)$/;"	f
XDMAC_ResumeReadWriteChannel	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_ResumeReadWriteChannel( Xdmac *pXdmac, uint8_t channel )$/;"	f
XDMAC_SetBlockControl	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetBlockControl(Xdmac *pXdmac, uint8_t channel, uint16_t blen)$/;"	f
XDMAC_SetChannelConfig	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetChannelConfig(Xdmac *pXdmac, uint8_t channel, uint32_t config)$/;"	f
XDMAC_SetDataStride_MemPattern	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetDataStride_MemPattern(Xdmac *pXdmac, uint8_t channel, uint32_t dds_msp)$/;"	f
XDMAC_SetDescriptorAddr	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetDescriptorAddr(Xdmac *pXdmac, uint8_t channel, $/;"	f
XDMAC_SetDescriptorControl	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetDescriptorControl(Xdmac *pXdmac, uint8_t channel, uint8_t config)$/;"	f
XDMAC_SetDestinationAddr	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetDestinationAddr(Xdmac *pXdmac, uint8_t channel, uint32_t addr)$/;"	f
XDMAC_SetDestinationMicroBlockStride	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetDestinationMicroBlockStride(Xdmac *pXdmac, uint8_t channel, uint32_t dubs)$/;"	f
XDMAC_SetMicroblockControl	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetMicroblockControl(Xdmac *pXdmac, uint8_t channel, uint32_t ublen)$/;"	f
XDMAC_SetSourceAddr	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetSourceAddr(Xdmac *pXdmac, uint8_t channel, uint32_t addr)$/;"	f
XDMAC_SetSourceMicroBlockStride	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SetSourceMicroBlockStride(Xdmac *pXdmac, uint8_t channel, uint32_t subs)$/;"	f
XDMAC_SoftwareFlushReq	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SoftwareFlushReq(Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_SoftwareTransferReq	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SoftwareTransferReq(Xdmac *pXdmac, uint8_t channel)$/;"	f
XDMAC_SuspendReadChannel	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SuspendReadChannel( Xdmac *pXdmac, uint8_t channel )$/;"	f
XDMAC_SuspendReadWriteChannel	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SuspendReadWriteChannel( Xdmac *pXdmac, uint8_t channel )$/;"	f
XDMAC_SuspendWriteChannel	source\bsw\mcal\xdma\xdmac.c	/^void XDMAC_SuspendWriteChannel( Xdmac *pXdmac, uint8_t channel )$/;"	f
DMAC_H	source\bsw\mcal\xdma\xdmac.h	67;"	d
XDMAC_CHANNEL_NUM	source\bsw\mcal\xdma\xdmac.h	89;"	d
XDMAC_CONTROLLER_NUM	source\bsw\mcal\xdma\xdmac.h	87;"	d
XDMAC_MAX_BT_SIZE	source\bsw\mcal\xdma\xdmac.h	91;"	d
XDMA_GET_CC_DAM	source\bsw\mcal\xdma\xdmac.h	104;"	d
XDMA_GET_CC_MEMSET	source\bsw\mcal\xdma\xdmac.h	108;"	d
XDMA_GET_CC_SAM	source\bsw\mcal\xdma\xdmac.h	100;"	d
XDMA_GET_DATASIZE	source\bsw\mcal\xdma\xdmac.h	97;"	d
XDMAD_AllocateChannel	source\bsw\mcal\xdma\xdmad.c	/^uint32_t XDMAD_AllocateChannel( sXdmad *pXdmad,$/;"	f
XDMAD_AllocateXdmacChannel	source\bsw\mcal\xdma\xdmad.c	/^static uint32_t XDMAD_AllocateXdmacChannel( sXdmad *pXdmad,$/;"	f	file:
XDMAD_ConfigureTransfer	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_ConfigureTransfer( sXdmad *pXdmad,$/;"	f
XDMAD_FreeChannel	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_FreeChannel( sXdmad *pXdmad, $/;"	f
XDMAD_Handler	source\bsw\mcal\xdma\xdmad.c	/^void XDMAD_Handler( sXdmad *pDmad)$/;"	f
XDMAD_Initialize	source\bsw\mcal\xdma\xdmad.c	/^void XDMAD_Initialize( sXdmad *pXdmad, uint8_t bPollingMode )$/;"	f
XDMAD_IsTransferDone	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_IsTransferDone( sXdmad *pXdmad, uint32_t dwChannel )$/;"	f
XDMAD_PrepareChannel	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_PrepareChannel( sXdmad *pXdmad, uint32_t dwChannel)$/;"	f
XDMAD_SetCallback	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_SetCallback( sXdmad *pXdmad, $/;"	f
XDMAD_StartTransfer	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_StartTransfer( sXdmad *pXdmad, uint32_t dwChannel )$/;"	f
XDMAD_StopTransfer	source\bsw\mcal\xdma\xdmad.c	/^eXdmadRC XDMAD_StopTransfer( sXdmad *pXdmad, uint32_t dwChannel )$/;"	f
xDmad_Initialized	source\bsw\mcal\xdma\xdmad.c	/^static uint8_t xDmad_Initialized = 0;$/;"	v	file:
LinkedListDescriporView0	source\bsw\mcal\xdma\xdmad.h	/^}LinkedListDescriporView0;$/;"	t	typeref:struct:_LinkedListDescriporView0
LinkedListDescriporView1	source\bsw\mcal\xdma\xdmad.h	/^}LinkedListDescriporView1;$/;"	t	typeref:struct:_LinkedListDescriporView1
LinkedListDescriporView2	source\bsw\mcal\xdma\xdmad.h	/^}LinkedListDescriporView2;$/;"	t	typeref:struct:_LinkedListDescriporView2
LinkedListDescriporView3	source\bsw\mcal\xdma\xdmad.h	/^}LinkedListDescriporView3;$/;"	t	typeref:struct:_LinkedListDescriporView3
XDMAD_ALLOC_FAILED	source\bsw\mcal\xdma\xdmad.h	48;"	d
XDMAD_BUSY	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_BUSY,          \/**< Channel occupied or transfer not finished *\/$/;"	e	enum:_XdmadStatus
XDMAD_CANCELED	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_CANCELED       \/**< Operation cancelled *\/$/;"	e	enum:_XdmadStatus
XDMAD_DONE	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_DONE,$/;"	e	enum:_XdmadStatus
XDMAD_ERROR	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_ERROR,         \/**< Operation failed *\/$/;"	e	enum:_XdmadStatus
XDMAD_LLI	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_LLI,$/;"	e	enum:_XdmadProgState
XDMAD_MULTI	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_MULTI,$/;"	e	enum:_XdmadProgState
XDMAD_OK	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_OK = 0,        \/**< Operation is successful *\/$/;"	e	enum:_XdmadStatus
XDMAD_PARTIAL_DONE	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_PARTIAL_DONE,$/;"	e	enum:_XdmadStatus
XDMAD_SINGLE	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_SINGLE= 0,$/;"	e	enum:_XdmadProgState
XDMAD_STATE_ALLOCATED	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_STATE_ALLOCATED,     \/**< Allocated to some peripheral *\/$/;"	e	enum:_XdmadState
XDMAD_STATE_DONE	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_STATE_DONE,          \/**< DMA transfer done *\/$/;"	e	enum:_XdmadState
XDMAD_STATE_FREE	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_STATE_FREE = 0,      \/**< Free channel *\/$/;"	e	enum:_XdmadState
XDMAD_STATE_HALTED	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_STATE_HALTED,        \/**< DMA transfer stopped *\/$/;"	e	enum:_XdmadState
XDMAD_STATE_IN_XFR	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_STATE_IN_XFR,        \/**< DMA in transferring *\/$/;"	e	enum:_XdmadState
XDMAD_STATE_START	source\bsw\mcal\xdma\xdmad.h	/^	XDMAD_STATE_START,         \/**< DMA started *\/ $/;"	e	enum:_XdmadState
XDMAD_TRANSFER_MEMORY	source\bsw\mcal\xdma\xdmad.h	47;"	d
XDMAD_TRANSFER_RX	source\bsw\mcal\xdma\xdmad.h	51;"	d
XDMAD_TRANSFER_TX	source\bsw\mcal\xdma\xdmad.h	50;"	d
XDMA_UBC_NDE	source\bsw\mcal\xdma\xdmad.h	54;"	d
XDMA_UBC_NDEN	source\bsw\mcal\xdma\xdmad.h	60;"	d
XDMA_UBC_NDEN_UNCHANGED	source\bsw\mcal\xdma\xdmad.h	61;"	d
XDMA_UBC_NDEN_UPDATED	source\bsw\mcal\xdma\xdmad.h	62;"	d
XDMA_UBC_NDE_FETCH_DIS	source\bsw\mcal\xdma\xdmad.h	55;"	d
XDMA_UBC_NDE_FETCH_EN	source\bsw\mcal\xdma\xdmad.h	56;"	d
XDMA_UBC_NSEN	source\bsw\mcal\xdma\xdmad.h	57;"	d
XDMA_UBC_NSEN_UNCHANGED	source\bsw\mcal\xdma\xdmad.h	58;"	d
XDMA_UBC_NSEN_UPDATED	source\bsw\mcal\xdma\xdmad.h	59;"	d
XDMA_UBC_NVIEW_Msk	source\bsw\mcal\xdma\xdmad.h	64;"	d
XDMA_UBC_NVIEW_NDV0	source\bsw\mcal\xdma\xdmad.h	65;"	d
XDMA_UBC_NVIEW_NDV1	source\bsw\mcal\xdma\xdmad.h	66;"	d
XDMA_UBC_NVIEW_NDV2	source\bsw\mcal\xdma\xdmad.h	67;"	d
XDMA_UBC_NVIEW_NDV3	source\bsw\mcal\xdma\xdmad.h	68;"	d
XDMA_UBC_NVIEW_Pos	source\bsw\mcal\xdma\xdmad.h	63;"	d
XdmaChannels	source\bsw\mcal\xdma\xdmad.h	/^	sXdmadChannel XdmaChannels[XDMACCHID_NUMBER];$/;"	m	struct:_Xdmad
XdmadTransferCallback	source\bsw\mcal\xdma\xdmad.h	/^typedef void (*XdmadTransferCallback)(uint32_t status, void* pArg);$/;"	t
_LinkedListDescriporView0	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _LinkedListDescriporView0 $/;"	s
_LinkedListDescriporView1	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _LinkedListDescriporView1$/;"	s
_LinkedListDescriporView2	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _LinkedListDescriporView2$/;"	s
_LinkedListDescriporView3	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _LinkedListDescriporView3$/;"	s
_XDMAD_H	source\bsw\mcal\xdma\xdmad.h	31;"	d
_Xdmad	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _Xdmad {$/;"	s
_XdmadCfg	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _XdmadCfg {$/;"	s
_XdmadChannel	source\bsw\mcal\xdma\xdmad.h	/^typedef struct _XdmadChannel {$/;"	s
_XdmadProgState	source\bsw\mcal\xdma\xdmad.h	/^typedef enum _XdmadProgState {$/;"	g
_XdmadState	source\bsw\mcal\xdma\xdmad.h	/^typedef enum _XdmadState {$/;"	g
_XdmadStatus	source\bsw\mcal\xdma\xdmad.h	/^typedef enum _XdmadStatus {$/;"	g
bDstPeriphID	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bDstPeriphID;           \/**< HW ID for destination *\/$/;"	m	struct:_XdmadChannel
bDstRxIfID	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bDstRxIfID;             \/**< DMA Rx Interface ID for destination *\/$/;"	m	struct:_XdmadChannel
bDstTxIfID	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bDstTxIfID;             \/**< DMA Tx Interface ID for destination *\/$/;"	m	struct:_XdmadChannel
bIrqOwner	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bIrqOwner;              \/**< Uses DMA handler or external one *\/$/;"	m	struct:_XdmadChannel
bSrcPeriphID	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bSrcPeriphID;           \/**< HW ID for source *\/$/;"	m	struct:_XdmadChannel
bSrcRxIfID	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bSrcRxIfID;             \/**< DMA Rx Interface ID for source *\/$/;"	m	struct:_XdmadChannel
bSrcTxIfID	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t bSrcTxIfID;             \/**< DMA Tx Interface ID for source *\/$/;"	m	struct:_XdmadChannel
eXdmadProgState	source\bsw\mcal\xdma\xdmad.h	/^} eXdmadProgState;$/;"	t	typeref:enum:_XdmadProgState
eXdmadRC	source\bsw\mcal\xdma\xdmad.h	/^} eXdmadStatus, eXdmadRC;$/;"	t	typeref:enum:_XdmadStatus
eXdmadState	source\bsw\mcal\xdma\xdmad.h	/^} eXdmadState;$/;"	t	typeref:enum:_XdmadState
eXdmadStatus	source\bsw\mcal\xdma\xdmad.h	/^} eXdmadStatus, eXdmadRC;$/;"	t	typeref:enum:_XdmadStatus
fCallback	source\bsw\mcal\xdma\xdmad.h	/^	XdmadTransferCallback fCallback; \/**< Callback *\/$/;"	m	struct:_XdmadChannel
mbr_bc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_bc;$/;"	m	struct:_LinkedListDescriporView3
mbr_bc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_bc;$/;"	m	struct:_XdmadCfg
mbr_cfg	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_cfg;$/;"	m	struct:_LinkedListDescriporView2
mbr_cfg	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_cfg;$/;"	m	struct:_LinkedListDescriporView3
mbr_cfg	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_cfg;$/;"	m	struct:_XdmadCfg
mbr_da	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_da;$/;"	m	struct:_LinkedListDescriporView1
mbr_da	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_da;$/;"	m	struct:_LinkedListDescriporView2
mbr_da	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_da;$/;"	m	struct:_LinkedListDescriporView3
mbr_da	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_da;$/;"	m	struct:_XdmadCfg
mbr_ds	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ds;$/;"	m	struct:_LinkedListDescriporView3
mbr_ds	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ds;$/;"	m	struct:_XdmadCfg
mbr_dus	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_dus;$/;"	m	struct:_LinkedListDescriporView3
mbr_dus	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_dus;$/;"	m	struct:_XdmadCfg
mbr_nda	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_nda;$/;"	m	struct:_LinkedListDescriporView0
mbr_nda	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_nda;$/;"	m	struct:_LinkedListDescriporView1
mbr_nda	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_nda;$/;"	m	struct:_LinkedListDescriporView2
mbr_nda	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_nda;$/;"	m	struct:_LinkedListDescriporView3
mbr_sa	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_sa;$/;"	m	struct:_LinkedListDescriporView1
mbr_sa	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_sa;$/;"	m	struct:_LinkedListDescriporView2
mbr_sa	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_sa;$/;"	m	struct:_LinkedListDescriporView3
mbr_sa	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_sa;$/;"	m	struct:_XdmadCfg
mbr_sus	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_sus;$/;"	m	struct:_LinkedListDescriporView3
mbr_sus	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_sus;$/;"	m	struct:_XdmadCfg
mbr_ta	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ta;$/;"	m	struct:_LinkedListDescriporView0
mbr_ubc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ubc;$/;"	m	struct:_LinkedListDescriporView0
mbr_ubc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ubc;$/;"	m	struct:_LinkedListDescriporView1
mbr_ubc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ubc;$/;"	m	struct:_LinkedListDescriporView2
mbr_ubc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ubc;$/;"	m	struct:_LinkedListDescriporView3
mbr_ubc	source\bsw\mcal\xdma\xdmad.h	/^	uint32_t mbr_ubc;$/;"	m	struct:_XdmadCfg
numChannels	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t  numChannels;$/;"	m	struct:_Xdmad
numControllers	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t  numControllers;$/;"	m	struct:_Xdmad
pArg	source\bsw\mcal\xdma\xdmad.h	/^	void* pArg;                     \/**< Callback argument *\/$/;"	m	struct:_XdmadChannel
pXdmacs	source\bsw\mcal\xdma\xdmad.h	/^	Xdmac *pXdmacs;$/;"	m	struct:_Xdmad
pollingMode	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t  pollingMode;$/;"	m	struct:_Xdmad
pollingTimeout	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t  pollingTimeout;$/;"	m	struct:_Xdmad
sXdmad	source\bsw\mcal\xdma\xdmad.h	/^} sXdmad;$/;"	t	typeref:struct:_Xdmad
sXdmadCfg	source\bsw\mcal\xdma\xdmad.h	/^} sXdmadCfg;$/;"	t	typeref:struct:_XdmadCfg
sXdmadChannel	source\bsw\mcal\xdma\xdmad.h	/^} sXdmadChannel;$/;"	t	typeref:struct:_XdmadChannel
state	source\bsw\mcal\xdma\xdmad.h	/^	volatile uint8_t state;         \/**< DMA channel state *\/$/;"	m	struct:_XdmadChannel
xdmaMutex	source\bsw\mcal\xdma\xdmad.h	/^	uint8_t  xdmaMutex;$/;"	m	struct:_Xdmad
u8100ms_Ctr	source\bsw\services\system\scheduler\Tasks.c	/^uint8_t u8100ms_Ctr=0;$/;"	v
u8100ms_Ctr2	source\bsw\services\system\scheduler\Tasks.c	/^uint8_t u8100ms_Ctr2=0;$/;"	v
vfnTsk_100ms	source\bsw\services\system\scheduler\Tasks.c	/^void vfnTsk_100ms(void)$/;"	f
vfnTsk_10ms	source\bsw\services\system\scheduler\Tasks.c	/^void vfnTsk_10ms(void)$/;"	f
vfnTsk_1ms	source\bsw\services\system\scheduler\Tasks.c	/^void vfnTsk_1ms(void)$/;"	f
vfnTsk_2msA	source\bsw\services\system\scheduler\Tasks.c	/^void vfnTsk_2msA(void)$/;"	f
vfnTsk_2msB	source\bsw\services\system\scheduler\Tasks.c	/^void vfnTsk_2msB(void)$/;"	f
vfnTsk_50ms	source\bsw\services\system\scheduler\Tasks.c	/^void vfnTsk_50ms(void)$/;"	f
__APP_TASKS	source\bsw\services\system\scheduler\Tasks.h	10;"	d
TaskCtrlType	source\bsw\services\system\scheduler\app_scheduler.c	/^}TaskCtrlType;$/;"	t	typeref:struct:__anon6	file:
gu8Scheduler_Counter	source\bsw\services\system\scheduler\app_scheduler.c	/^uint8_t gu8Scheduler_Counter;$/;"	v
gu8Scheduler_Status	source\bsw\services\system\scheduler\app_scheduler.c	/^uint8_t gu8Scheduler_Status;$/;"	v
gu8Scheduler_Thread_ID	source\bsw\services\system\scheduler\app_scheduler.c	/^TaskIdType gu8Scheduler_Thread_ID;$/;"	v
gu8Scheduler_Thread_ID_Backup	source\bsw\services\system\scheduler\app_scheduler.c	/^TaskIdType gu8Scheduler_Thread_ID_Backup;$/;"	v
runTask	source\bsw\services\system\scheduler\app_scheduler.c	/^  uint8_t runTask;$/;"	m	struct:__anon6	file:
taskId	source\bsw\services\system\scheduler\app_scheduler.c	/^  TaskIdType taskId;$/;"	m	struct:__anon6	file:
taskOverload	source\bsw\services\system\scheduler\app_scheduler.c	/^  uint8_t taskOverload;$/;"	m	struct:__anon6	file:
task_ctrl_array	source\bsw\services\system\scheduler\app_scheduler.c	/^TaskCtrlType task_ctrl_array[TASK_MAXNUM];$/;"	v
tickValue	source\bsw\services\system\scheduler\app_scheduler.c	/^  uint8_t tickValue;$/;"	m	struct:__anon6	file:
tskFcnPtr	source\bsw\services\system\scheduler\app_scheduler.c	/^  FuncPtr tskFcnPtr;$/;"	m	struct:__anon6	file:
u8_100ms_Counter	source\bsw\services\system\scheduler\app_scheduler.c	/^uint8_t u8_100ms_Counter;$/;"	v
u8_10ms_Counter	source\bsw\services\system\scheduler\app_scheduler.c	/^uint8_t u8_10ms_Counter;$/;"	v
u8_50ms_Counter	source\bsw\services\system\scheduler\app_scheduler.c	/^uint8_t u8_50ms_Counter;$/;"	v
vfnScheduler_Callback	source\bsw\services\system\scheduler\app_scheduler.c	/^void vfnScheduler_Callback(void)$/;"	f
vfnScheduler_Init	source\bsw\services\system\scheduler\app_scheduler.c	/^void vfnScheduler_Init(TaskType *TaskArray)$/;"	f
vfnScheduler_Start	source\bsw\services\system\scheduler\app_scheduler.c	/^void vfnScheduler_Start(void)$/;"	f
vfnScheduler_Stop	source\bsw\services\system\scheduler\app_scheduler.c	/^void vfnScheduler_Stop(void)$/;"	f
vfnTask_Scheduler	source\bsw\services\system\scheduler\app_scheduler.c	/^void vfnTask_Scheduler(void)$/;"	f
APP_SCHEDULER_H	source\bsw\services\system\scheduler\app_scheduler.h	17;"	d
FuncPtr	source\bsw\services\system\scheduler\app_scheduler.h	/^typedef void (*FuncPtr)(void);$/;"	t
TASK_100MS	source\bsw\services\system\scheduler\app_scheduler.h	42;"	d
TASK_10MS	source\bsw\services\system\scheduler\app_scheduler.h	40;"	d
TASK_1MS	source\bsw\services\system\scheduler\app_scheduler.h	37;"	d
TASK_2MSA	source\bsw\services\system\scheduler\app_scheduler.h	38;"	d
TASK_2MSB	source\bsw\services\system\scheduler\app_scheduler.h	39;"	d
TASK_50MS	source\bsw\services\system\scheduler\app_scheduler.h	41;"	d
TASK_MAXNUM	source\bsw\services\system\scheduler\app_scheduler.h	43;"	d
TASK_SCHEDULER_HALTED	source\bsw\services\system\scheduler\app_scheduler.h	51;"	d
TASK_SCHEDULER_INIT	source\bsw\services\system\scheduler\app_scheduler.h	46;"	d
TASK_SCHEDULER_OVERLOAD	source\bsw\services\system\scheduler\app_scheduler.h	53;"	d
TASK_SCHEDULER_OVERLOAD_1MS	source\bsw\services\system\scheduler\app_scheduler.h	48;"	d
TASK_SCHEDULER_OVERLOAD_2MS_A	source\bsw\services\system\scheduler\app_scheduler.h	49;"	d
TASK_SCHEDULER_OVERLOAD_2MS_B	source\bsw\services\system\scheduler\app_scheduler.h	50;"	d
TASK_SCHEDULER_RUNNING	source\bsw\services\system\scheduler\app_scheduler.h	47;"	d
TaskIdType	source\bsw\services\system\scheduler\app_scheduler.h	/^typedef uint8_t TaskIdType;$/;"	t
TaskType	source\bsw\services\system\scheduler\app_scheduler.h	/^}TaskType;$/;"	t	typeref:struct:__anon7
taskId	source\bsw\services\system\scheduler\app_scheduler.h	/^  TaskIdType taskId;$/;"	m	struct:__anon7
taskPriority	source\bsw\services\system\scheduler\app_scheduler.h	/^  uint8_t taskPriority;$/;"	m	struct:__anon7
tskFcnPtr	source\bsw\services\system\scheduler\app_scheduler.h	/^  FuncPtr tskFcnPtr;$/;"	m	struct:__anon7
DelayTimer	source\bsw\services\system\timetick\timetick.c	/^SyTickDelayCounter_t DelayTimer;$/;"	v
GetDelayInTicks	source\bsw\services\system\timetick\timetick.c	/^uint32_t GetDelayInTicks(uint32_t startTick, uint32_t endTick)$/;"	f
GetTicks	source\bsw\services\system\timetick\timetick.c	/^uint32_t GetTicks(void)$/;"	f
MAX_TIMER	source\bsw\services\system\timetick\timetick.c	44;"	d	file:
SetTimeEvent	source\bsw\services\system\timetick\timetick.c	/^void SetTimeEvent(TimeEvent* pEvent)$/;"	f
Sleep	source\bsw\services\system\timetick\timetick.c	/^void Sleep( volatile uint32_t dwMs )$/;"	f
SysTickConfigured	source\bsw\services\system\timetick\timetick.c	/^static uint8_t SysTickConfigured = 0 ;$/;"	v	file:
SysTick_Handler	source\bsw\services\system\timetick\timetick.c	/^void SysTick_Handler( void )$/;"	f
TimeTick_Configure	source\bsw\services\system\timetick\timetick.c	/^uint32_t TimeTick_Configure( void (*func_ptr)(void) )$/;"	f
Wait	source\bsw\services\system\timetick\timetick.c	/^void Wait( volatile uint32_t dwMs )$/;"	f
_dwTickCount	source\bsw\services\system\timetick\timetick.c	/^static volatile uint32_t _dwTickCount = 0 ;$/;"	v	file:
_dwTickTimer	source\bsw\services\system\timetick\timetick.c	/^static volatile uint32_t _dwTickTimer = 0 ;$/;"	v	file:
gfunc_ptr	source\bsw\services\system\timetick\timetick.c	/^void (*gfunc_ptr)(void);$/;"	v
pTimeEventList	source\bsw\services\system\timetick\timetick.c	/^static TimeEvent *pTimeEventList = 0;$/;"	v	file:
SyTickDelayCounter_t	source\bsw\services\system\timetick\timetick.h	/^}SyTickDelayCounter_t;$/;"	t	typeref:struct:__anon8
TimeEvent	source\bsw\services\system\timetick\timetick.h	/^}TimeEvent;$/;"	t	typeref:struct:_TimeEvent
_TIMETICK_	source\bsw\services\system\timetick\timetick.h	52;"	d
_TimeEvent	source\bsw\services\system\timetick\timetick.h	/^typedef struct _TimeEvent$/;"	s
event	source\bsw\services\system\timetick\timetick.h	/^	uint32_t event;$/;"	m	struct:_TimeEvent
occur	source\bsw\services\system\timetick\timetick.h	/^	uint32_t occur;$/;"	m	struct:_TimeEvent
pNextEvent	source\bsw\services\system\timetick\timetick.h	/^	struct  _TimeEvent *pNextEvent;$/;"	m	struct:_TimeEvent	typeref:struct:_TimeEvent::_TimeEvent
pPreEvent	source\bsw\services\system\timetick\timetick.h	/^	struct  _TimeEvent *pPreEvent;$/;"	m	struct:_TimeEvent	typeref:struct:_TimeEvent::_TimeEvent
pTimer1	source\bsw\services\system\timetick\timetick.h	/^	volatile uint32_t *pTimer1;$/;"	m	struct:__anon8
pTimer2	source\bsw\services\system\timetick\timetick.h	/^	volatile uint32_t *pTimer2;$/;"	m	struct:__anon8
pTimer3	source\bsw\services\system\timetick\timetick.h	/^	volatile uint32_t *pTimer3;$/;"	m	struct:__anon8
pTimer4	source\bsw\services\system\timetick\timetick.h	/^	volatile uint32_t *pTimer4;$/;"	m	struct:__anon8
time_start	source\bsw\services\system\timetick\timetick.h	/^	uint32_t time_start;$/;"	m	struct:_TimeEvent
time_tick	source\bsw\services\system\timetick\timetick.h	/^	uint32_t time_tick;$/;"	m	struct:_TimeEvent
DYNTRACE	source\bsw\services\system\trace\trace.h	127;"	d
DYN_TRACES	source\bsw\services\system\trace\trace.h	96;"	d
NOTRACE	source\bsw\services\system\trace\trace.h	103;"	d
NOTRACE	source\bsw\services\system\trace\trace.h	106;"	d
SOFTPACK_VERSION	source\bsw\services\system\trace\trace.h	80;"	d
TRACE_CONFIGURE_ISP	source\bsw\services\system\trace\trace.h	131;"	d
TRACE_CONFIGURE_ISP	source\bsw\services\system\trace\trace.h	133;"	d
TRACE_DEBUG	source\bsw\services\system\trace\trace.h	148;"	d
TRACE_DEBUG	source\bsw\services\system\trace\trace.h	163;"	d
TRACE_DEBUG	source\bsw\services\system\trace\trace.h	179;"	d
TRACE_DEBUG	source\bsw\services\system\trace\trace.h	182;"	d
TRACE_DEBUG_WP	source\bsw\services\system\trace\trace.h	154;"	d
TRACE_DEBUG_WP	source\bsw\services\system\trace\trace.h	169;"	d
TRACE_DEBUG_WP	source\bsw\services\system\trace\trace.h	180;"	d
TRACE_DEBUG_WP	source\bsw\services\system\trace\trace.h	183;"	d
TRACE_ERROR	source\bsw\services\system\trace\trace.h	151;"	d
TRACE_ERROR	source\bsw\services\system\trace\trace.h	166;"	d
TRACE_ERROR	source\bsw\services\system\trace\trace.h	203;"	d
TRACE_ERROR	source\bsw\services\system\trace\trace.h	206;"	d
TRACE_ERROR_WP	source\bsw\services\system\trace\trace.h	157;"	d
TRACE_ERROR_WP	source\bsw\services\system\trace\trace.h	172;"	d
TRACE_ERROR_WP	source\bsw\services\system\trace\trace.h	204;"	d
TRACE_ERROR_WP	source\bsw\services\system\trace\trace.h	207;"	d
TRACE_FATAL	source\bsw\services\system\trace\trace.h	152;"	d
TRACE_FATAL	source\bsw\services\system\trace\trace.h	167;"	d
TRACE_FATAL	source\bsw\services\system\trace\trace.h	211;"	d
TRACE_FATAL	source\bsw\services\system\trace\trace.h	214;"	d
TRACE_FATAL_WP	source\bsw\services\system\trace\trace.h	158;"	d
TRACE_FATAL_WP	source\bsw\services\system\trace\trace.h	173;"	d
TRACE_FATAL_WP	source\bsw\services\system\trace\trace.h	212;"	d
TRACE_FATAL_WP	source\bsw\services\system\trace\trace.h	215;"	d
TRACE_INFO	source\bsw\services\system\trace\trace.h	149;"	d
TRACE_INFO	source\bsw\services\system\trace\trace.h	164;"	d
TRACE_INFO	source\bsw\services\system\trace\trace.h	187;"	d
TRACE_INFO	source\bsw\services\system\trace\trace.h	190;"	d
TRACE_INFO_WP	source\bsw\services\system\trace\trace.h	155;"	d
TRACE_INFO_WP	source\bsw\services\system\trace\trace.h	170;"	d
TRACE_INFO_WP	source\bsw\services\system\trace\trace.h	188;"	d
TRACE_INFO_WP	source\bsw\services\system\trace\trace.h	191;"	d
TRACE_LEVEL	source\bsw\services\system\trace\trace.h	91;"	d
TRACE_LEVEL_DEBUG	source\bsw\services\system\trace\trace.h	82;"	d
TRACE_LEVEL_ERROR	source\bsw\services\system\trace\trace.h	85;"	d
TRACE_LEVEL_FATAL	source\bsw\services\system\trace\trace.h	86;"	d
TRACE_LEVEL_INFO	source\bsw\services\system\trace\trace.h	83;"	d
TRACE_LEVEL_NO_TRACE	source\bsw\services\system\trace\trace.h	87;"	d
TRACE_LEVEL_WARNING	source\bsw\services\system\trace\trace.h	84;"	d
TRACE_WARNING	source\bsw\services\system\trace\trace.h	150;"	d
TRACE_WARNING	source\bsw\services\system\trace\trace.h	165;"	d
TRACE_WARNING	source\bsw\services\system\trace\trace.h	195;"	d
TRACE_WARNING	source\bsw\services\system\trace\trace.h	198;"	d
TRACE_WARNING_WP	source\bsw\services\system\trace\trace.h	156;"	d
TRACE_WARNING_WP	source\bsw\services\system\trace\trace.h	171;"	d
TRACE_WARNING_WP	source\bsw\services\system\trace\trace.h	196;"	d
TRACE_WARNING_WP	source\bsw\services\system\trace\trace.h	199;"	d
_TRACE_	source\bsw\services\system\trace\trace.h	65;"	d
TRNG_Disable	source\bsw\services\system\trng\trng.c	/^void TRNG_Disable(void)$/;"	f
TRNG_DisableIt	source\bsw\services\system\trng\trng.c	/^void TRNG_DisableIt(void)$/;"	f
TRNG_Enable	source\bsw\services\system\trng\trng.c	/^void TRNG_Enable(void)$/;"	f
TRNG_EnableIt	source\bsw\services\system\trng\trng.c	/^void TRNG_EnableIt(void)$/;"	f
TRNG_GetRandData	source\bsw\services\system\trng\trng.c	/^uint32_t TRNG_GetRandData(void)$/;"	f
TRNG_GetStatus	source\bsw\services\system\trng\trng.c	/^uint32_t TRNG_GetStatus(void)$/;"	f
_TRNG_	source\bsw\services\system\trng\trng.h	31;"	d
BOARD_BASE_TWI_AT42	source\infrastructure\bsp\libboard_samv7-ek\board.h	709;"	d
BOARD_EBI_LCD_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	595;"	d
BOARD_EBI_LCD_PIN_BACKLIGHT	source\infrastructure\bsp\libboard_samv7-ek\board.h	590;"	d
BOARD_EBI_LCD_PIN_CDS	source\infrastructure\bsp\libboard_samv7-ek\board.h	588;"	d
BOARD_GMAC_MODE_RMII	source\infrastructure\bsp\libboard_samv7-ek\board.h	418;"	d
BOARD_GMAC_PHY_ADDR	source\infrastructure\bsp\libboard_samv7-ek\board.h	412;"	d
BOARD_GMAC_PHY_COMP_KSZ8061RNB	source\infrastructure\bsp\libboard_samv7-ek\board.h	414;"	d
BOARD_GMAC_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	421;"	d
BOARD_GMAC_POWER_ALWAYS_ON	source\infrastructure\bsp\libboard_samv7-ek\board.h	416;"	d
BOARD_GMAC_RESET_PIN	source\infrastructure\bsp\libboard_samv7-ek\board.h	429;"	d
BOARD_GMAC_RUN_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	432;"	d
BOARD_ID_TWI_AT42	source\infrastructure\bsp\libboard_samv7-ek\board.h	707;"	d
BOARD_ID_USART	source\infrastructure\bsp\libboard_samv7-ek\board.h	726;"	d
BOARD_ISI_HSYNC	source\infrastructure\bsp\libboard_samv7-ek\board.h	468;"	d
BOARD_ISI_PCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	469;"	d
BOARD_ISI_PCK0	source\infrastructure\bsp\libboard_samv7-ek\board.h	471;"	d
BOARD_ISI_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	475;"	d
BOARD_ISI_PWD	source\infrastructure\bsp\libboard_samv7-ek\board.h	473;"	d
BOARD_ISI_RST	source\infrastructure\bsp\libboard_samv7-ek\board.h	472;"	d
BOARD_ISI_VSYNC	source\infrastructure\bsp\libboard_samv7-ek\board.h	467;"	d
BOARD_LCD_HEIGHT	source\infrastructure\bsp\libboard_samv7-ek\board.h	603;"	d
BOARD_LCD_ILI9488	source\infrastructure\bsp\libboard_samv7-ek\board.h	511;"	d
BOARD_LCD_SPI_EXT2	source\infrastructure\bsp\libboard_samv7-ek\board.h	513;"	d
BOARD_LCD_WIDTH	source\infrastructure\bsp\libboard_samv7-ek\board.h	601;"	d
BOARD_MAINOSC	source\infrastructure\bsp\libboard_samv7-ek\board.h	121;"	d
BOARD_MCI_PINS_SLOTA	source\infrastructure\bsp\libboard_samv7-ek\board.h	670;"	d
BOARD_MCI_PIN_CD	source\infrastructure\bsp\libboard_samv7-ek\board.h	665;"	d
BOARD_MCI_PIN_CK	source\infrastructure\bsp\libboard_samv7-ek\board.h	667;"	d
BOARD_MCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	125;"	d
BOARD_NAME	source\infrastructure\bsp\libboard_samv7-ek\board.h	107;"	d
BOARD_NUM_MCI	source\infrastructure\bsp\libboard_samv7-ek\board.h	679;"	d
BOARD_PINS_TWI_AT42	source\infrastructure\bsp\libboard_samv7-ek\board.h	711;"	d
BOARD_PIN_USART_CTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	718;"	d
BOARD_PIN_USART_EN	source\infrastructure\bsp\libboard_samv7-ek\board.h	722;"	d
BOARD_PIN_USART_RTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	720;"	d
BOARD_PIN_USART_RXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	714;"	d
BOARD_PIN_USART_TXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	716;"	d
BOARD_RTC_ID	source\infrastructure\bsp\libboard_samv7-ek\board.h	704;"	d
BOARD_SDRAM_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	656;"	d
BOARD_SDRAM_SIZE	source\infrastructure\bsp\libboard_samv7-ek\board.h	639;"	d
BOARD_SD_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	675;"	d
BOARD_SD_PIN_CD	source\infrastructure\bsp\libboard_samv7-ek\board.h	677;"	d
BOARD_SPI_LCD_BACKLIGHT_PIN	source\infrastructure\bsp\libboard_samv7-ek\board.h	534;"	d
BOARD_SPI_LCD_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	530;"	d
BOARD_SPI_LCD_PINS	source\infrastructure\bsp\libboard_samv7-ek\board.h	557;"	d
BOARD_SPI_LCD_PIN_BACKLIGHT	source\infrastructure\bsp\libboard_samv7-ek\board.h	561;"	d
BOARD_SPI_LCD_PIN_CDS	source\infrastructure\bsp\libboard_samv7-ek\board.h	568;"	d
BOARD_USART_BASE	source\infrastructure\bsp\libboard_samv7-ek\board.h	724;"	d
BOARD_USB_BMATTRIBUTES	source\infrastructure\bsp\libboard_samv7-ek\board.h	496;"	d
CHANNEL_PWM_LCD	source\infrastructure\bsp\libboard_samv7-ek\board.h	541;"	d
CHANNEL_PWM_LCD	source\infrastructure\bsp\libboard_samv7-ek\board.h	571;"	d
CHANNEL_PWM_LED0	source\infrastructure\bsp\libboard_samv7-ek\board.h	301;"	d
CHANNEL_PWM_LED1	source\infrastructure\bsp\libboard_samv7-ek\board.h	303;"	d
LCD_EBI_PIN_RESET	source\infrastructure\bsp\libboard_samv7-ek\board.h	592;"	d
LCD_SPI_MISO	source\infrastructure\bsp\libboard_samv7-ek\board.h	518;"	d
LCD_SPI_MISO	source\infrastructure\bsp\libboard_samv7-ek\board.h	548;"	d
LCD_SPI_MOSI	source\infrastructure\bsp\libboard_samv7-ek\board.h	520;"	d
LCD_SPI_MOSI	source\infrastructure\bsp\libboard_samv7-ek\board.h	550;"	d
LCD_SPI_NPCS	source\infrastructure\bsp\libboard_samv7-ek\board.h	524;"	d
LCD_SPI_NPCS	source\infrastructure\bsp\libboard_samv7-ek\board.h	527;"	d
LCD_SPI_NPCS	source\infrastructure\bsp\libboard_samv7-ek\board.h	554;"	d
LCD_SPI_PIN_RESET	source\infrastructure\bsp\libboard_samv7-ek\board.h	538;"	d
LCD_SPI_PIN_RESET	source\infrastructure\bsp\libboard_samv7-ek\board.h	565;"	d
LCD_SPI_SPCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	522;"	d
LCD_SPI_SPCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	552;"	d
LED_YELLOW0	source\infrastructure\bsp\libboard_samv7-ek\board.h	260;"	d
LED_YELLOW1	source\infrastructure\bsp\libboard_samv7-ek\board.h	261;"	d
NO_PUSHBUTTON	source\infrastructure\bsp\libboard_samv7-ek\board.h	108;"	d
PINS_ISO7816	source\infrastructure\bsp\libboard_samv7-ek\board.h	388;"	d
PINS_LEDS	source\infrastructure\bsp\libboard_samv7-ek\board.h	269;"	d
PINS_PUSHBUTTONS	source\infrastructure\bsp\libboard_samv7-ek\board.h	285;"	d
PINS_QSPI	source\infrastructure\bsp\libboard_samv7-ek\board.h	686;"	d
PINS_QSPI_IO	source\infrastructure\bsp\libboard_samv7-ek\board.h	682;"	d
PINS_QSPI_IO3	source\infrastructure\bsp\libboard_samv7-ek\board.h	685;"	d
PINS_SPI	source\infrastructure\bsp\libboard_samv7-ek\board.h	317;"	d
PINS_SSC_CODEC	source\infrastructure\bsp\libboard_samv7-ek\board.h	249;"	d
PINS_TWI0	source\infrastructure\bsp\libboard_samv7-ek\board.h	340;"	d
PINS_TWI1	source\infrastructure\bsp\libboard_samv7-ek\board.h	347;"	d
PINS_UART0	source\infrastructure\bsp\libboard_samv7-ek\board.h	253;"	d
PINS_UART4	source\infrastructure\bsp\libboard_samv7-ek\board.h	256;"	d
PINS_VBUS_EN	source\infrastructure\bsp\libboard_samv7-ek\board.h	734;"	d
PIN_EBI_LCD_CS	source\infrastructure\bsp\libboard_samv7-ek\board.h	586;"	d
PIN_EBI_LCD_DATAH_0	source\infrastructure\bsp\libboard_samv7-ek\board.h	579;"	d
PIN_EBI_LCD_DATAH_1	source\infrastructure\bsp\libboard_samv7-ek\board.h	580;"	d
PIN_EBI_LCD_DATAL	source\infrastructure\bsp\libboard_samv7-ek\board.h	578;"	d
PIN_EBI_LCD_NRD	source\infrastructure\bsp\libboard_samv7-ek\board.h	584;"	d
PIN_EBI_LCD_NWE	source\infrastructure\bsp\libboard_samv7-ek\board.h	582;"	d
PIN_ISI_D0	source\infrastructure\bsp\libboard_samv7-ek\board.h	456;"	d
PIN_ISI_D1	source\infrastructure\bsp\libboard_samv7-ek\board.h	457;"	d
PIN_ISI_D2	source\infrastructure\bsp\libboard_samv7-ek\board.h	458;"	d
PIN_ISI_D3	source\infrastructure\bsp\libboard_samv7-ek\board.h	459;"	d
PIN_ISI_D4	source\infrastructure\bsp\libboard_samv7-ek\board.h	460;"	d
PIN_ISI_D5	source\infrastructure\bsp\libboard_samv7-ek\board.h	461;"	d
PIN_ISI_D6	source\infrastructure\bsp\libboard_samv7-ek\board.h	462;"	d
PIN_ISI_D7	source\infrastructure\bsp\libboard_samv7-ek\board.h	463;"	d
PIN_ISI_D8	source\infrastructure\bsp\libboard_samv7-ek\board.h	464;"	d
PIN_ISI_D9	source\infrastructure\bsp\libboard_samv7-ek\board.h	465;"	d
PIN_ISO7816_RSTMC	source\infrastructure\bsp\libboard_samv7-ek\board.h	386;"	d
PIN_LED_0	source\infrastructure\bsp\libboard_samv7-ek\board.h	264;"	d
PIN_LED_1	source\infrastructure\bsp\libboard_samv7-ek\board.h	266;"	d
PIN_MCAN0_RXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	393;"	d
PIN_MCAN0_TXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	391;"	d
PIN_MCAN1_RXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	398;"	d
PIN_MCAN1_TXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	396;"	d
PIN_PCK0	source\infrastructure\bsp\libboard_samv7-ek\board.h	320;"	d
PIN_PCK1	source\infrastructure\bsp\libboard_samv7-ek\board.h	322;"	d
PIN_PCK2	source\infrastructure\bsp\libboard_samv7-ek\board.h	324;"	d
PIN_PIODCEN1	source\infrastructure\bsp\libboard_samv7-ek\board.h	329;"	d
PIN_PIODCEN2	source\infrastructure\bsp\libboard_samv7-ek\board.h	331;"	d
PIN_PUSHBUTTON_0	source\infrastructure\bsp\libboard_samv7-ek\board.h	275;"	d
PIN_PUSHBUTTON_1	source\infrastructure\bsp\libboard_samv7-ek\board.h	281;"	d
PIN_PWMC_PWMH0	source\infrastructure\bsp\libboard_samv7-ek\board.h	293;"	d
PIN_PWMC_PWMH1	source\infrastructure\bsp\libboard_samv7-ek\board.h	295;"	d
PIN_PWM_LED0	source\infrastructure\bsp\libboard_samv7-ek\board.h	297;"	d
PIN_PWM_LED1	source\infrastructure\bsp\libboard_samv7-ek\board.h	299;"	d
PIN_SDRAM_A0_9	source\infrastructure\bsp\libboard_samv7-ek\board.h	643;"	d
PIN_SDRAM_BA0	source\infrastructure\bsp\libboard_samv7-ek\board.h	654;"	d
PIN_SDRAM_CAS	source\infrastructure\bsp\libboard_samv7-ek\board.h	646;"	d
PIN_SDRAM_D0_7	source\infrastructure\bsp\libboard_samv7-ek\board.h	640;"	d
PIN_SDRAM_D14_15	source\infrastructure\bsp\libboard_samv7-ek\board.h	642;"	d
PIN_SDRAM_D8_13	source\infrastructure\bsp\libboard_samv7-ek\board.h	641;"	d
PIN_SDRAM_NBS0	source\infrastructure\bsp\libboard_samv7-ek\board.h	651;"	d
PIN_SDRAM_NBS1	source\infrastructure\bsp\libboard_samv7-ek\board.h	652;"	d
PIN_SDRAM_RAS	source\infrastructure\bsp\libboard_samv7-ek\board.h	647;"	d
PIN_SDRAM_SDA10	source\infrastructure\bsp\libboard_samv7-ek\board.h	644;"	d
PIN_SDRAM_SDCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	649;"	d
PIN_SDRAM_SDCKE	source\infrastructure\bsp\libboard_samv7-ek\board.h	648;"	d
PIN_SDRAM_SDSC	source\infrastructure\bsp\libboard_samv7-ek\board.h	650;"	d
PIN_SDRAM_SDWE	source\infrastructure\bsp\libboard_samv7-ek\board.h	653;"	d
PIN_SPI_MISO	source\infrastructure\bsp\libboard_samv7-ek\board.h	306;"	d
PIN_SPI_MOSI	source\infrastructure\bsp\libboard_samv7-ek\board.h	308;"	d
PIN_SPI_NPCS0	source\infrastructure\bsp\libboard_samv7-ek\board.h	312;"	d
PIN_SPI_NPCS1	source\infrastructure\bsp\libboard_samv7-ek\board.h	313;"	d
PIN_SPI_NPCS3	source\infrastructure\bsp\libboard_samv7-ek\board.h	314;"	d
PIN_SPI_SPCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	310;"	d
PIN_SSC_RD	source\infrastructure\bsp\libboard_samv7-ek\board.h	242;"	d
PIN_SSC_RF	source\infrastructure\bsp\libboard_samv7-ek\board.h	246;"	d
PIN_SSC_RK	source\infrastructure\bsp\libboard_samv7-ek\board.h	244;"	d
PIN_SSC_TD	source\infrastructure\bsp\libboard_samv7-ek\board.h	236;"	d
PIN_SSC_TF	source\infrastructure\bsp\libboard_samv7-ek\board.h	240;"	d
PIN_SSC_TK	source\infrastructure\bsp\libboard_samv7-ek\board.h	238;"	d
PIN_TWI_TWCK0	source\infrastructure\bsp\libboard_samv7-ek\board.h	338;"	d
PIN_TWI_TWCK1	source\infrastructure\bsp\libboard_samv7-ek\board.h	345;"	d
PIN_TWI_TWD0	source\infrastructure\bsp\libboard_samv7-ek\board.h	336;"	d
PIN_TWI_TWD1	source\infrastructure\bsp\libboard_samv7-ek\board.h	343;"	d
PIN_USART0_CTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	354;"	d
PIN_USART0_RTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	356;"	d
PIN_USART0_RXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	350;"	d
PIN_USART0_SCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	358;"	d
PIN_USART0_TXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	352;"	d
PIN_USART1_CTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	365;"	d
PIN_USART1_EN	source\infrastructure\bsp\libboard_samv7-ek\board.h	369;"	d
PIN_USART1_RTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	367;"	d
PIN_USART1_RXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	361;"	d
PIN_USART1_SCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	371;"	d
PIN_USART1_TXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	363;"	d
PIN_USART2_CTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	378;"	d
PIN_USART2_RTS	source\infrastructure\bsp\libboard_samv7-ek\board.h	380;"	d
PIN_USART2_RXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	374;"	d
PIN_USART2_SCK	source\infrastructure\bsp\libboard_samv7-ek\board.h	382;"	d
PIN_USART2_TXD	source\infrastructure\bsp\libboard_samv7-ek\board.h	376;"	d
PIN_USB_VBUS	source\infrastructure\bsp\libboard_samv7-ek\board.h	499;"	d
PLL_DIV	source\infrastructure\bsp\libboard_samv7-ek\board.h	130;"	d
PLL_DIV	source\infrastructure\bsp\libboard_samv7-ek\board.h	135;"	d
PLL_MUL	source\infrastructure\bsp\libboard_samv7-ek\board.h	129;"	d
PLL_MUL	source\infrastructure\bsp\libboard_samv7-ek\board.h	134;"	d
PUSHBUTTON_BP0	source\infrastructure\bsp\libboard_samv7-ek\board.h	288;"	d
PUSHBUTTON_BP1	source\infrastructure\bsp\libboard_samv7-ek\board.h	290;"	d
TWI_V3XX	source\infrastructure\bsp\libboard_samv7-ek\board.h	334;"	d
_BOARD_H_	source\infrastructure\bsp\libboard_samv7-ek\board.h	77;"	d
BITMAPINFOHEADER	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	45;"	d
BMPHeader	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^		} BMPHeader;$/;"	t	typeref:struct:_BMPHeader
BMP_H	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	39;"	d
BMP_TYPE	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	42;"	d
_BMPHeader	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^typedef struct _BMPHeader{$/;"	s
bits	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint16_t bits;$/;"	m	struct:_BMPHeader
compression	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t compression;$/;"	m	struct:_BMPHeader
fileSize	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t fileSize;$/;"	m	struct:_BMPHeader
headerSize	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t headerSize;$/;"	m	struct:_BMPHeader
height	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t height;$/;"	m	struct:_BMPHeader
imageSize	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t imageSize;$/;"	m	struct:_BMPHeader
importantcolours	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t importantcolours;$/;"	m	struct:_BMPHeader
ncolours	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t ncolours;$/;"	m	struct:_BMPHeader
offset	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t offset;$/;"	m	struct:_BMPHeader
planes	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint16_t planes;$/;"	m	struct:_BMPHeader
reserved1	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint16_t reserved1;$/;"	m	struct:_BMPHeader
reserved2	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint16_t reserved2;$/;"	m	struct:_BMPHeader
type	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint16_t type;$/;"	m	struct:_BMPHeader
width	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t width;$/;"	m	struct:_BMPHeader
xresolution	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t xresolution;$/;"	m	struct:_BMPHeader
yresolution	source\infrastructure\bsp\libboard_samv7-ek\include\bmp.h	/^				uint32_t yresolution;$/;"	m	struct:_BMPHeader
BOARD_LOWLEVEL_H	source\infrastructure\bsp\libboard_samv7-ek\include\board_lowlevel.h	38;"	d
BOARD_MEMORIES_H	source\infrastructure\bsp\libboard_samv7-ek\include\board_memories.h	38;"	d
CS2100_H	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	38;"	d
CS2100_REG_32_BIT_RATIO_1	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	61;"	d
CS2100_REG_32_BIT_RATIO_2	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	63;"	d
CS2100_REG_32_BIT_RATIO_3	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	65;"	d
CS2100_REG_32_BIT_RATIO_4	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	67;"	d
CS2100_REG_CFG	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	58;"	d
CS2100_REG_CTRL	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	52;"	d
CS2100_REG_DEV_CFG1	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	55;"	d
CS2100_REG_FUNC_CFG1	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	69;"	d
CS2100_REG_FUNC_CFG2	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	71;"	d
CS2100_REG_FUNC_CFG3	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	73;"	d
CS2100_REG_ID	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	49;"	d
CS2100_SLAVE_ADDRESS	source\infrastructure\bsp\libboard_samv7-ek\include\cs2100.h	46;"	d
_DBG_CONSOLE_	source\infrastructure\bsp\libboard_samv7-ek\include\dbg_console.h	37;"	d
_FRAME_BUFFER_	source\infrastructure\bsp\libboard_samv7-ek\include\frame_buffer.h	38;"	d
GMACB_RESET_LENGTH	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	69;"	d
GMacb	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	/^		} GMacb;$/;"	t	typeref:struct:_GMacb
_GMACB_PHY_H	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	55;"	d
_GMacb	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	/^typedef struct _GMacb {$/;"	s
pGmacd	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	/^				sGmacd *pGmacd;$/;"	m	struct:_GMacb
phyAddress	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	/^				uint8_t phyAddress;$/;"	m	struct:_GMacb
retryMax	source\infrastructure\bsp\libboard_samv7-ek\include\gmacb_phy.h	/^				uint32_t retryMax;$/;"	m	struct:_GMacb
GMII_100BASE_T4	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	83;"	d
GMII_100BASE_T4_HD	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	85;"	d
GMII_100BASE_TX_FD	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	84;"	d
GMII_10BASE_T_FD	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	86;"	d
GMII_10BASE_T_HD	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	87;"	d
GMII_10_FDX	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	111;"	d
GMII_10_HDX	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	112;"	d
GMII_AFEC0R	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	48;"	d
GMII_AFEC3R	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	49;"	d
GMII_ANAR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	43;"	d
GMII_ANER	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	45;"	d
GMII_ANLPAR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	44;"	d
GMII_ANLPNPAR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	47;"	d
GMII_ANNPR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	46;"	d
GMII_AN_IEEE_802_3	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	114;"	d
GMII_AUTONEG	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	71;"	d
GMII_AUTONEG_ABILITY	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	94;"	d
GMII_AUTONEG_COMP	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	92;"	d
GMII_BMCR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	39;"	d
GMII_BMSR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	40;"	d
GMII_DUPLEX_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	75;"	d
GMII_ECR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	52;"	d
GMII_EXTEND_CAPAB	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	97;"	d
GMII_EXTEND_STATUS	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	89;"	d
GMII_FC	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	54;"	d
GMII_ICSR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	53;"	d
GMII_ISOLATE	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	73;"	d
GMII_JABBER_DETECT	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	96;"	d
GMII_LCSR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	55;"	d
GMII_LINK_STATUS	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	95;"	d
GMII_LOOPBACK	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	69;"	d
GMII_LSB_MASK	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	60;"	d
GMII_MF_PREAMB_SUPPR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	91;"	d
GMII_NP	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	102;"	d
GMII_OMSSR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	51;"	d
GMII_OUI_LSB	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	64;"	d
GMII_OUI_MSB	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	62;"	d
GMII_PAUSE_MASK	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	106;"	d
GMII_PC1R	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	56;"	d
GMII_PC2R	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	57;"	d
GMII_PHYID1R	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	41;"	d
GMII_PHYID2R	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	42;"	d
GMII_POWER_DOWN	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	72;"	d
GMII_REMOTE_FAULT	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	93;"	d
GMII_RESET	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	68;"	d
GMII_RESTART_AUTONEG	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	74;"	d
GMII_RF	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	104;"	d
GMII_RXERCR	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	50;"	d
GMII_SPEED_SELECT_LSB	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	70;"	d
GMII_SPEED_SELECT_MSB	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	77;"	d
GMII_T4	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	108;"	d
GMII_TX_FDX	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	109;"	d
GMII_TX_HDX	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	110;"	d
_GMII_DEFINE_H	source\infrastructure\bsp\libboard_samv7-ek\include\gmii.h	31;"	d
AccessIli_t	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^}AccessIli_t;$/;"	t	typeref:enum:__anon9
AccessInst	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^	 AccessInst = 0,$/;"	e	enum:__anon9
AccessRead	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^	 AccessRead,$/;"	e	enum:__anon9
AccessWrite	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^	 AccessWrite$/;"	e	enum:__anon9
ILI9488_DEVICE_CODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	57;"	d
ILI9488_EBIMODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	54;"	d
ILI9488_LCD_HEIGHT	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	60;"	d
ILI9488_LCD_WIDTH	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	59;"	d
ILI9488_SELF_TEST_OK	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	61;"	d
ILI9488_SPIMODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	53;"	d
LCD_DATA_CACHE_SIZE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	97;"	d
LcdColor_t	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^typedef uint32_t LcdColor_t;$/;"	t
REG8	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^typedef volatile uint8_t REG8;$/;"	t
SMC_EBI_LCD_CS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	64;"	d
_ILI9488_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	38;"	d
_union_type	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^typedef union _union_type$/;"	u
byte	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^		}byte;$/;"	m	union:_union_type	typeref:struct:_union_type::__anon10
byte_24	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			uint8_t byte_24;$/;"	m	struct:_union_type::__anon10
byte_32	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			uint8_t byte_32;$/;"	m	struct:_union_type::__anon10
byte_8	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			uint8_t byte_8;$/;"	m	struct:_union_type::__anon10
byte_l6	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			uint8_t byte_l6;$/;"	m	struct:_union_type::__anon10
get_0b_to_8b	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	102;"	d
get_16b_to_24b	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	104;"	d
get_24b_to_32b	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	105;"	d
get_8b_to_16b	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	103;"	d
half_word	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			}half_word;$/;"	m	union:_union_type	typeref:struct:_union_type::__anon11
half_word_h	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			uint16_t half_word_h;$/;"	m	struct:_union_type::__anon11
half_word_l	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^			uint16_t half_word_l;$/;"	m	struct:_union_type::__anon11
union_type	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^	}union_type;$/;"	t	typeref:union:_union_type
value	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488.h	/^	uint32_t value;$/;"	m	union:_union_type
ILI9488_BASE_ADDRESS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	60;"	d
ILI9488_ERROR_DMA_ALLOCATE_CHANNEL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	51;"	d
ILI9488_ERROR_DMA_CONFIGURE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	52;"	d
ILI9488_ERROR_DMA_SIZE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	54;"	d
ILI9488_ERROR_DMA_TRANSFER	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	53;"	d
ILI9488_SPI	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	56;"	d
ILI9488_SPI_ID	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	57;"	d
_ILI9488_DMA_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	38;"	d
_ILI9488_ctl	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^typedef struct _ILI9488_ctl$/;"	s
_ILI9488_dma	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^typedef struct _ILI9488_dma$/;"	s
cmdOrDataFlag	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	volatile uint32_t       cmdOrDataFlag;$/;"	m	struct:_ILI9488_ctl
ili9488DmaRxChannel	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	uint32_t            ili9488DmaRxChannel;$/;"	m	struct:_ILI9488_dma
ili9488DmaTxChannel	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	uint32_t            ili9488DmaTxChannel;$/;"	m	struct:_ILI9488_dma
pSpiHw	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	Spi*                pSpiHw ;$/;"	m	struct:_ILI9488_dma
rxDoneFlag	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	volatile uint32_t       rxDoneFlag;$/;"	m	struct:_ILI9488_ctl
sIli9488Dma	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^}sIli9488Dma;$/;"	t	typeref:struct:_ILI9488_dma
sIli9488DmaCtl	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^}sIli9488DmaCtl;$/;"	t	typeref:struct:_ILI9488_ctl
spiId	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	uint8_t             spiId ;$/;"	m	struct:_ILI9488_dma
txDoneFlag	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	volatile uint32_t       txDoneFlag;$/;"	m	struct:_ILI9488_ctl
xdmaD	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	sXdmad              *xdmaD;$/;"	m	struct:_ILI9488_dma
xdmaInt	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	uint32_t            xdmaInt;$/;"	m	struct:_ILI9488_dma
xdmadRxCfg	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	sXdmadCfg           xdmadRxCfg,xdmadTxCfg;$/;"	m	struct:_ILI9488_dma
xdmadTxCfg	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_dma.h	/^	sXdmadCfg           xdmadRxCfg,xdmadTxCfg;$/;"	m	struct:_ILI9488_dma
_ILI9488_EBI_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_ebi.h	38;"	d
_ILI9488_EBI_DMA_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_ebi_dma.h	38;"	d
ILI9488_CMD_ADJUST_CONTROL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	116;"	d
ILI9488_CMD_ADJUST_CONTROL_2	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	123;"	d
ILI9488_CMD_ADJUST_CONTROL_3	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	124;"	d
ILI9488_CMD_ADJUST_CONTROL_4	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	125;"	d
ILI9488_CMD_ADJUST_CONTROL_5	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	126;"	d
ILI9488_CMD_ADJUST_CONTROL_6	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	128;"	d
ILI9488_CMD_ADJUST_CONTROL_7	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	129;"	d
ILI9488_CMD_BACKLIGHT_CONTROL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	94;"	d
ILI9488_CMD_BACKLIGHT_CONTROL_2	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	95;"	d
ILI9488_CMD_BLANKING_PORCH_CONTROL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	91;"	d
ILI9488_CMD_CABC_CONTROL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	103;"	d
ILI9488_CMD_CABC_CONTROL_2	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	104;"	d
ILI9488_CMD_CABC_CONTROL_3	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	105;"	d
ILI9488_CMD_CABC_CONTROL_4	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	106;"	d
ILI9488_CMD_CABC_CONTROL_5	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	107;"	d
ILI9488_CMD_CABC_CONTROL_6	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	108;"	d
ILI9488_CMD_CABC_CONTROL_7	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	109;"	d
ILI9488_CMD_CABC_CONTROL_8	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	110;"	d
ILI9488_CMD_CABC_CONTROL_9	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	111;"	d
ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	67;"	d
ILI9488_CMD_COLUMN_ADDRESS_SET	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	55;"	d
ILI9488_CMD_DIGITAL_GAMMA_CONTROL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	120;"	d
ILI9488_CMD_DIGITAL_GAMMA_CONTROL_2	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	121;"	d
ILI9488_CMD_DISPLAY_FUNCTION_CONTROL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	92;"	d
ILI9488_CMD_DISPLAY_INVERSION_CONTROL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	90;"	d
ILI9488_CMD_DISPLAY_OFF	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	53;"	d
ILI9488_CMD_DISPLAY_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	54;"	d
ILI9488_CMD_DISP_INVERSION_OFF	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	49;"	d
ILI9488_CMD_DISP_INVERSION_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	50;"	d
ILI9488_CMD_ENTER_SLEEP_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	45;"	d
ILI9488_CMD_ENTRY_MODE_SET	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	93;"	d
ILI9488_CMD_FRAME_RATE_CONTROL_IDLE_8COLOR	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	88;"	d
ILI9488_CMD_FRAME_RATE_CONTROL_NORMAL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	87;"	d
ILI9488_CMD_FRAME_RATE_CONTROL_PARTIAL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	89;"	d
ILI9488_CMD_GET_SCANLINE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	71;"	d
ILI9488_CMD_HS_LANES_CONTROL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	96;"	d
ILI9488_CMD_IDLE_MODE_OFF	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	65;"	d
ILI9488_CMD_IDLE_MODE_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	66;"	d
ILI9488_CMD_INTERFACE_MODE_CONTROL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	86;"	d
ILI9488_CMD_MEMORY_ACCESS_CONTROL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	63;"	d
ILI9488_CMD_MEMORY_READ	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	58;"	d
ILI9488_CMD_MEMORY_WRITE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	57;"	d
ILI9488_CMD_NEGATIVE_GAMMA_CORRECTION	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	119;"	d
ILI9488_CMD_NOP	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	34;"	d
ILI9488_CMD_NORMAL_DISP_MODE_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	48;"	d
ILI9488_CMD_NVMEM_PROTECTION_KEY	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	113;"	d
ILI9488_CMD_NVMEM_STATUS_READ	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	114;"	d
ILI9488_CMD_NVMEM_WRITE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	112;"	d
ILI9488_CMD_PAGE_ADDRESS_SET	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	56;"	d
ILI9488_CMD_PARTIAL_AREA	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	59;"	d
ILI9488_CMD_PARTIAL_MODE_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	47;"	d
ILI9488_CMD_PIXEL_OFF	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	51;"	d
ILI9488_CMD_PIXEL_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	52;"	d
ILI9488_CMD_POSITIVE_GAMMA_CORRECTION	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	118;"	d
ILI9488_CMD_POWER_CONTROL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	97;"	d
ILI9488_CMD_POWER_CONTROL_2	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	98;"	d
ILI9488_CMD_POWER_CONTROL_IDEL_4	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	100;"	d
ILI9488_CMD_POWER_CONTROL_NORMAL_3	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	99;"	d
ILI9488_CMD_POWER_CONTROL_PARTIAL_5	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	101;"	d
ILI9488_CMD_READ_ABC_SELF_DIAG_RES	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	80;"	d
ILI9488_CMD_READ_CONTENT_ADAPT_BRIGHTNESS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	77;"	d
ILI9488_CMD_READ_CTRL_DISPLAY	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	75;"	d
ILI9488_CMD_READ_DISPLAY_BRIGHTNESS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	73;"	d
ILI9488_CMD_READ_DISP_ID	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	36;"	d
ILI9488_CMD_READ_DISP_IMAGE_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	42;"	d
ILI9488_CMD_READ_DISP_MADCTRL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	40;"	d
ILI9488_CMD_READ_DISP_PIXEL_FORMAT	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	41;"	d
ILI9488_CMD_READ_DISP_POWER_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	39;"	d
ILI9488_CMD_READ_DISP_SELF_DIAGNOSTIC	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	44;"	d
ILI9488_CMD_READ_DISP_SIGNAL_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	43;"	d
ILI9488_CMD_READ_DISP_STATUS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	38;"	d
ILI9488_CMD_READ_ERROR_DSI	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	37;"	d
ILI9488_CMD_READ_ID1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	81;"	d
ILI9488_CMD_READ_ID2	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	82;"	d
ILI9488_CMD_READ_ID3	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	83;"	d
ILI9488_CMD_READ_ID4	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	115;"	d
ILI9488_CMD_READ_ID_VERSION	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	117;"	d
ILI9488_CMD_READ_MEMORY_CONTINUE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	69;"	d
ILI9488_CMD_READ_MIN_CAB_LEVEL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	79;"	d
ILI9488_CMD_SET_IMAGE_FUNCTION	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	122;"	d
ILI9488_CMD_SET_TEAR_SCANLINE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	70;"	d
ILI9488_CMD_SLEEP_OUT	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	46;"	d
ILI9488_CMD_SOFTWARE_RESET	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	35;"	d
ILI9488_CMD_SPI_READ_SETTINGS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	127;"	d
ILI9488_CMD_TEARING_EFFECT_LINE_OFF	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	61;"	d
ILI9488_CMD_TEARING_EFFECT_LINE_ON	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	62;"	d
ILI9488_CMD_VCOM_CONTROL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	102;"	d
ILI9488_CMD_VERT_SCROLL_DEFINITION	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	60;"	d
ILI9488_CMD_VERT_SCROLL_START_ADDRESS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	64;"	d
ILI9488_CMD_WRITE_CONTENT_ADAPT_BRIGHTNESS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	76;"	d
ILI9488_CMD_WRITE_CTRL_DISPLAY	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	74;"	d
ILI9488_CMD_WRITE_DISPLAY_BRIGHTNESS	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	72;"	d
ILI9488_CMD_WRITE_MEMORY_CONTINUE	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	68;"	d
ILI9488_CMD_WRITE_MIN_CAB_LEVEL	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	78;"	d
ILI9488_REG_H_INCLUDED	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_reg.h	31;"	d
_ILI9488_SPI_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_spi.h	38;"	d
_ILI9488_SPI_DMA_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ili9488_spi_dma.h	38;"	d
BGR_16_TO_18BITRGB	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	106;"	d
BGR_TO_RGB_18BIT	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	104;"	d
BLACK	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	86;"	d
BLUE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	87;"	d
BLUE_LEV	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	93;"	d
COLOR_AZUR	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	77;"	d
COLOR_BEIGE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	78;"	d
COLOR_BLACK	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	46;"	d
COLOR_BLUE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	49;"	d
COLOR_BLUEVIOLET	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	64;"	d
COLOR_BROWN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	68;"	d
COLOR_CYAN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	57;"	d
COLOR_DARKBLUE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	54;"	d
COLOR_DARKCYAN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	56;"	d
COLOR_DARKGRAY	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	69;"	d
COLOR_DARKGREEN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	55;"	d
COLOR_DARKRED	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	60;"	d
COLOR_DARKVIOLET	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	66;"	d
COLOR_GOLD	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	81;"	d
COLOR_GRAY	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	62;"	d
COLOR_GREEN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	50;"	d
COLOR_GREENYELLOW	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	72;"	d
COLOR_H	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	31;"	d
COLOR_INDIGO	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	59;"	d
COLOR_LIGHTBLUE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	71;"	d
COLOR_LIGHTCYAN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	75;"	d
COLOR_LIGHTGREEN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	65;"	d
COLOR_LIGHTGREY	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	74;"	d
COLOR_MAGENTA	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	79;"	d
COLOR_NAVY	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	53;"	d
COLOR_OLIVE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	61;"	d
COLOR_ORANGE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	82;"	d
COLOR_RED	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	51;"	d
COLOR_SIENNA	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	70;"	d
COLOR_SILVER	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	73;"	d
COLOR_SKYBLUE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	63;"	d
COLOR_SNOW	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	83;"	d
COLOR_TOMATO	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	80;"	d
COLOR_TURQUOISE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	58;"	d
COLOR_VIOLET	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	76;"	d
COLOR_WHITE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	47;"	d
COLOR_YELLOW	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	84;"	d
COLOR_YELLOWGREEN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	67;"	d
GRAY_LEV	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	96;"	d
GREEN	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	89;"	d
GREEN_LEV	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	94;"	d
RED	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	88;"	d
RED_LEV	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	95;"	d
RGB_16_TO_18BIT	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	102;"	d
RGB_24_TO_18BIT	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	100;"	d
RGB_24_TO_RGB565	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	98;"	d
WHITE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_color.h	90;"	d
DIRECTION_HLINE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	52;"	d
DIRECTION_VLINE	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	54;"	d
DRAW_H	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	38;"	d
_rect	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^typedef struct _rect{$/;"	s
_rgb	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^typedef struct _rgb{$/;"	s
b	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint8_t b;$/;"	m	struct:_rgb
g	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint8_t g;$/;"	m	struct:_rgb
height	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint32_t height;$/;"	m	struct:_rect
r	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint8_t r;$/;"	m	struct:_rgb
rect	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^}rect;$/;"	t	typeref:struct:_rect
sBGR	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^}sBGR;$/;"	t	typeref:struct:_rgb
width	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint32_t width;$/;"	m	struct:_rect
x	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint32_t x;$/;"	m	struct:_rect
y	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_draw.h	/^	uint32_t y;$/;"	m	struct:_rect
Font	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_font.h	/^} Font;$/;"	t	typeref:struct:_Font
_Font	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_font.h	/^typedef struct _Font {$/;"	s
_LCD_FONT_	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_font.h	58;"	d
height	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_font.h	/^	uint8_t height;$/;"	m	struct:_Font
width	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_font.h	/^	uint8_t width;$/;"	m	struct:_Font
_LCD_FONT_10x14_	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_font10x14.h	38;"	d
SGIMPImage	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	/^} SGIMPImage ;$/;"	t	typeref:struct:_SGIMPImage
_GIMP_IMAGE_	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	31;"	d
_SGIMPImage	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	/^typedef struct _SGIMPImage{$/;"	s
dwBytes_per_pixel	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	/^	uint32_t dwBytes_per_pixel; \/* 3:RGB, 4:RGBA *\/ $/;"	m	struct:_SGIMPImage
dwHeight	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	/^	uint32_t dwHeight;$/;"	m	struct:_SGIMPImage
dwWidth	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	/^	uint32_t dwWidth;$/;"	m	struct:_SGIMPImage
pucPixel_data	source\infrastructure\bsp\libboard_samv7-ek\include\lcd_gimp_image.h	/^	uint8_t* pucPixel_data ;$/;"	m	struct:_SGIMPImage
LCDD_H	source\infrastructure\bsp\libboard_samv7-ek\include\lcdd.h	38;"	d
_MATH_	source\infrastructure\bsp\libboard_samv7-ek\include\math.h	31;"	d
OMNIVISION_H	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	31;"	d
OV_2640	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	50;"	d
OV_2643	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	51;"	d
OV_5640	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	52;"	d
OV_7740	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	53;"	d
OV_9740	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	54;"	d
OV_UNKNOWN	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	55;"	d
ov_reg	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	/^struct ov_reg$/;"	s
reg	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	/^	uint16_t reg;$/;"	m	struct:ov_reg
val	source\infrastructure\bsp\libboard_samv7-ek\include\omnivision.h	/^	uint8_t val;$/;"	m	struct:ov_reg
OV_H	source\infrastructure\bsp\libboard_samv7-ek\include\ov.h	33;"	d
capture_size	source\infrastructure\bsp\libboard_samv7-ek\include\ov.h	/^}capture_size;$/;"	t	typeref:struct:__anon12
height	source\infrastructure\bsp\libboard_samv7-ek\include\ov.h	/^	uint32_t height;$/;"	m	struct:__anon12
width	source\infrastructure\bsp\libboard_samv7-ek\include\ov.h	/^	uint32_t width;$/;"	m	struct:__anon12
FRAME_RATE_10	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	160;"	d
FRAME_RATE_15	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	159;"	d
FRAME_RATE_20	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	158;"	d
FRAME_RATE_30	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	157;"	d
FRAME_RATE_60	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	156;"	d
FRAME_RATE_7	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	161;"	d
FRAME_RATE_7_MCK_132	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	163;"	d
OV7740_AEC	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	140;"	d
OV7740_AHSIZE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	263;"	d
OV7740_AHSTART	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	257;"	d
OV7740_AVSIZE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	275;"	d
OV7740_AVSTART	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	269;"	d
OV7740_BLUE_AVG	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	59;"	d
OV7740_BLUE_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	47;"	d
OV7740_BPT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	312;"	d
OV7740_CLK	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	144;"	d
OV7740_CLK_DIVIDER	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	148;"	d
OV7740_CLK_DIVIDER_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	147;"	d
OV7740_CLK_DIVIDER_Pos	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	145;"	d
OV7740_CLK_PLL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	153;"	d
OV7740_CLK_PLL_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	152;"	d
OV7740_CLK_PLL_Pos	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	150;"	d
OV7740_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	44;"	d
OV7740_GREEN_AVG	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	62;"	d
OV7740_GREEN_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	53;"	d
OV7740_HAEC	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	137;"	d
OV7740_MIDH	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	281;"	d
OV7740_MIDH_DEFAULT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	282;"	d
OV7740_MIDL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	285;"	d
OV7740_MIDL_DEFAULT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	286;"	d
OV7740_PIDH	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	68;"	d
OV7740_PIDH_DEFAULT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	69;"	d
OV7740_PIDL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	72;"	d
OV7740_PIDL_DEFAULT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	73;"	d
OV7740_PIXEL_SHIFT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	278;"	d
OV7740_RED_AVG	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	65;"	d
OV7740_RED_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	50;"	d
OV7740_REG04	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	56;"	d
OV7740_REG0C	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	76;"	d
OV7740_REG0C_BYTE_SWAP_DISABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	85;"	d
OV7740_REG0C_BYTE_SWAP_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	87;"	d
OV7740_REG0C_BYTE_SWAP_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	83;"	d
OV7740_REG0C_FLIP_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	97;"	d
OV7740_REG0C_MAX_EXPOSURE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	80;"	d
OV7740_REG0C_MAX_EXPOSURE_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	79;"	d
OV7740_REG0C_MAX_EXPOSURE_Pos	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	77;"	d
OV7740_REG0C_MIRROR_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	95;"	d
OV7740_REG0C_YUV_SWAP_DISABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	91;"	d
OV7740_REG0C_YUV_SWAP_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	93;"	d
OV7740_REG0C_YUV_SWAP_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	89;"	d
OV7740_REG0D	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	100;"	d
OV7740_REG0E	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	104;"	d
OV7740_REG0E_BLC_BLUE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	126;"	d
OV7740_REG0E_BLC_BOTH	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	128;"	d
OV7740_REG0E_BLC_BOTH0	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	122;"	d
OV7740_REG0E_BLC_LINE_ELECTRICAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	132;"	d
OV7740_REG0E_BLC_LINE_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	130;"	d
OV7740_REG0E_BLC_LINE_OPTICAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	134;"	d
OV7740_REG0E_BLC_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	120;"	d
OV7740_REG0E_BLC_Pos	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	118;"	d
OV7740_REG0E_BLC_RED	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	124;"	d
OV7740_REG0E_OUTPUT_1X	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	109;"	d
OV7740_REG0E_OUTPUT_2X	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	111;"	d
OV7740_REG0E_OUTPUT_3X	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	113;"	d
OV7740_REG0E_OUTPUT_4X	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	115;"	d
OV7740_REG0E_OUTPUT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	107;"	d
OV7740_REG0E_OUTPUT_Pos	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	105;"	d
OV7740_REG0E_SLEEP_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	117;"	d
OV7740_REG12	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	167;"	d
OV7740_REG12_CC656_MODE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	170;"	d
OV7740_REG12_RAW_RGB	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	168;"	d
OV7740_REG12_RESET	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	172;"	d
OV7740_REG12_SENSOR_RAW	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	169;"	d
OV7740_REG12_VSKIP	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	171;"	d
OV7740_REG13	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	175;"	d
OV7740_REG13_AEC_FASTER	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	213;"	d
OV7740_REG13_AEC_Mask	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	209;"	d
OV7740_REG13_AEC_NORMAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	211;"	d
OV7740_REG13_AGC_AUTO	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	187;"	d
OV7740_REG13_AGC_MANUAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	186;"	d
OV7740_REG13_AGC_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	185;"	d
OV7740_REG13_BANDING_DISABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	202;"	d
OV7740_REG13_BANDING_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	203;"	d
OV7740_REG13_BANDING_Mask	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	201;"	d
OV7740_REG13_BANDING_OPT_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	199;"	d
OV7740_REG13_BANDING_OPT_LIMITED	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	196;"	d
OV7740_REG13_BANDING_OPT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	193;"	d
OV7740_REG13_EXPOSURE_AUTO	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	179;"	d
OV7740_REG13_EXPOSURE_MANUAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	178;"	d
OV7740_REG13_EXPOSURE_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	177;"	d
OV7740_REG13_FRAME_DROP_DISABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	206;"	d
OV7740_REG13_FRAME_DROP_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	207;"	d
OV7740_REG13_FRAME_DROP_Mask	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	205;"	d
OV7740_REG13_LAEC_DISABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	190;"	d
OV7740_REG13_LAEC_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	191;"	d
OV7740_REG13_LAEC_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	189;"	d
OV7740_REG13_WBAL_AUTO	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	183;"	d
OV7740_REG13_WBAL_MANUAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	182;"	d
OV7740_REG13_WBAL_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	181;"	d
OV7740_REG14	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	216;"	d
OV7740_REG15	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	219;"	d
OV7740_REG15_CEIL_0	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	238;"	d
OV7740_REG15_CEIL_1	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	240;"	d
OV7740_REG15_CEIL_2	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	242;"	d
OV7740_REG15_CEIL_3	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	244;"	d
OV7740_REG15_CEIL_7	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	246;"	d
OV7740_REG15_CEIL_Mask	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	236;"	d
OV7740_REG15_ENABLE_NIGHT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	248;"	d
OV7740_REG15_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	223;"	d
OV7740_REG15_GAIN_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	222;"	d
OV7740_REG15_GAIN_Pos	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	220;"	d
OV7740_REG15_NIGHT_16X_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	234;"	d
OV7740_REG15_NIGHT_2X_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	228;"	d
OV7740_REG15_NIGHT_4X_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	230;"	d
OV7740_REG15_NIGHT_8X_GAIN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	232;"	d
OV7740_REG15_NIGHT_Mask	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	226;"	d
OV7740_REG16	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	251;"	d
OV7740_REG1E	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	289;"	d
OV7740_REG1E	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	295;"	d
OV7740_REG1F	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	292;"	d
OV7740_REG20	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	298;"	d
OV7740_REG21	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	301;"	d
OV7740_REG27	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	318;"	d
OV7740_REG27_BLACKSUN	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	320;"	d
OV7740_REG28	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	323;"	d
OV7740_REG28_HREF_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	337;"	d
OV7740_REG28_HREF_NEGATIVE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	341;"	d
OV7740_REG28_HREF_OUTPUT_HREF	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	351;"	d
OV7740_REG28_HREF_OUTPUT_HSYNC	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	353;"	d
OV7740_REG28_HREF_OUTPUT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	349;"	d
OV7740_REG28_HREF_POSITIVE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	339;"	d
OV7740_REG28_HSYNC_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	343;"	d
OV7740_REG28_HSYNC_NEGATIVE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	347;"	d
OV7740_REG28_HSYNC_POSITIVE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	345;"	d
OV7740_REG28_OUTPUT_REVERSE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	355;"	d
OV7740_REG28_VSYNC_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	325;"	d
OV7740_REG28_VSYNC_NEGATIVE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	329;"	d
OV7740_REG28_VSYNC_OUTPUT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	331;"	d
OV7740_REG28_VSYNC_OUTPUT_NONE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	335;"	d
OV7740_REG28_VSYNC_OUTPUT_STILL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	333;"	d
OV7740_REG28_VSYNC_POSITIVE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	327;"	d
OV7740_REG65	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	358;"	d
OV7740_REG65_BIT_SWAP_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	360;"	d
OV7740_REG65_BIT_SWAP_NORMAL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	362;"	d
OV7740_REG65_BIT_SWAP_REVERSE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	364;"	d
OV7740_VPT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	315;"	d
OV7740_WPT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	306;"	d
OV7740_YUV422CTRL	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	367;"	d
OV7740_YUV422CTRL_CNV_OPT_AVERAGE	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	371;"	d
OV7740_YUV422CTRL_CNV_OPT_DROP	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	373;"	d
OV7740_YUV422CTRL_CNV_OPT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	369;"	d
OV7740_YUV422CTRL_V_FIRST_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	376;"	d
OV7740_YUV422CTRL_V_FIRST_YUYV	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	378;"	d
OV7740_YUV422CTRL_V_FIRST_YVYU	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	382;"	d
OV_I2C_SENSOR_ADDRESS	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	39;"	d
PLL_DIV_7_MCK_132	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	164;"	d
PLL_DIV_DEFAULT	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	162;"	d
_YUV_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ov_7740.h	31;"	d
_YUV_H_	source\infrastructure\bsp\libboard_samv7-ek\include\ovyuv.h	31;"	d
CORRECTION	source\infrastructure\bsp\libboard_samv7-ek\include\rtc_calib.h	/^				uint16_t CORRECTION;$/;"	m	struct:__anon13
HIGHPPM	source\infrastructure\bsp\libboard_samv7-ek\include\rtc_calib.h	/^				uint8_t HIGHPPM;$/;"	m	struct:__anon13
NEGPPM	source\infrastructure\bsp\libboard_samv7-ek\include\rtc_calib.h	/^				uint8_t NEGPPM;$/;"	m	struct:__anon13
PPM	source\infrastructure\bsp\libboard_samv7-ek\include\rtc_calib.h	/^				int16_t PPM;$/;"	m	struct:__anon13
RTC_PPMLookup	source\infrastructure\bsp\libboard_samv7-ek\include\rtc_calib.h	/^		}RTC_PPMLookup;$/;"	t	typeref:struct:__anon13
Tempr	source\infrastructure\bsp\libboard_samv7-ek\include\rtc_calib.h	/^				int8_t Tempr;$/;"	m	struct:__anon13
ATMEL_SPI_FLASH	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	186;"	d
BLOCK_ERASE_32K	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	139;"	d
BLOCK_ERASE_4K	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	137;"	d
BLOCK_ERASE_64K	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	141;"	d
BLOCK_PROTECT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	116;"	d
BYTE_PAGE_PROGRAM	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	147;"	d
BlockEraseCmd	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	52;"	d
BlockNumber	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	50;"	d
BlockSize	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	46;"	d
CHIP_ERASE_1	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	143;"	d
CHIP_ERASE_2	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	145;"	d
CHIP_PROTECT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	122;"	d
CONT_MODE_RESET	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	183;"	d
DEEP_PDOWN	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	173;"	d
ERROR_BUSY	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	61;"	d
ERROR_PROGRAM	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	63;"	d
ERROR_PROTECTED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	59;"	d
ERROR_SPI	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	65;"	d
MACRONIX_SPI_FLASH	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	189;"	d
ManId	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	48;"	d
Name	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	47;"	d
PROTECT_SECTOR	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	157;"	d
PageNumber	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	49;"	d
PagePerBlock	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	51;"	d
PageSize	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	45;"	d
READ_ARRAY	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	125;"	d
READ_ARRAY_DUAL	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	129;"	d
READ_ARRAY_DUAL_IO	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	133;"	d
READ_ARRAY_LF	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	127;"	d
READ_ARRAY_QUAD	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	131;"	d
READ_ARRAY_QUAD_IO	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	135;"	d
READ_JEDEC_ID	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	171;"	d
READ_SECTOR_PROT	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	161;"	d
READ_STATUS_1	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	163;"	d
READ_STATUS_2	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	165;"	d
READ_STATUS_3	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	167;"	d
RES_DEEP_PDOWN	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	175;"	d
S25FL1_H	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	38;"	d
SEC_PROTECT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	120;"	d
SEQUENTIAL_PROGRAM_1	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	149;"	d
SEQUENTIAL_PROGRAM_2	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	151;"	d
SOFT_RESET	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	179;"	d
SOFT_RESET_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	177;"	d
SST_SPI_FLASH	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	190;"	d
STATUS_EPE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	94;"	d
STATUS_EPE_ERROR	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	98;"	d
STATUS_EPE_SUCCESS	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	96;"	d
STATUS_LATENCY_CTRL	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	112;"	d
STATUS_QUAD_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	107;"	d
STATUS_RDYBSY	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	68;"	d
STATUS_RDYBSY_BUSY	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	72;"	d
STATUS_RDYBSY_READY	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	70;"	d
STATUS_SPRL	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	100;"	d
STATUS_SPRL_LOCKED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	104;"	d
STATUS_SPRL_UNLOCKED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	102;"	d
STATUS_SWP	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	80;"	d
STATUS_SWP_PROTALL	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	82;"	d
STATUS_SWP_PROTNONE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	86;"	d
STATUS_SWP_PROTSOME	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	84;"	d
STATUS_WEL	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	74;"	d
STATUS_WEL_DISABLED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	76;"	d
STATUS_WEL_ENABLED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	78;"	d
STATUS_WPP	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	88;"	d
STATUS_WPP_ASSERTED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	92;"	d
STATUS_WPP_NOTASSERTED	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	90;"	d
STATUS_WRAP_BYTE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	114;"	d
STATUS_WRAP_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	109;"	d
ST_SPI_FLASH	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	187;"	d
Size	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	44;"	d
TOP_BTM_PROTECT_Msk	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	118;"	d
UNPROTECT_SECTOR	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	159;"	d
USE_QSPI_DMA	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	39;"	d
WINBOND_SPI_FLASH	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	188;"	d
WRAP_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	181;"	d
WRITE_DISABLE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	155;"	d
WRITE_ENABLE	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	153;"	d
WRITE_STATUS	source\infrastructure\bsp\libboard_samv7-ek\include\s25fl1.h	169;"	d
CS2100_SLAVE_ADDRESS	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	49;"	d
WM8904_CSB_STATE	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	45;"	d
WM8904_H	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	38;"	d
WM8904_REG_ADC_DIG0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	95;"	d
WM8904_REG_ADC_DIG1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	97;"	d
WM8904_REG_ANALOGUE_HP0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	126;"	d
WM8904_REG_ANALOGUE_LIN0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	100;"	d
WM8904_REG_ANALOGUE_LIN1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	105;"	d
WM8904_REG_ANALOGUE_LOUT1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	110;"	d
WM8904_REG_ANALOGUE_LOUT2	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	115;"	d
WM8904_REG_ANALOGUE_OUT12ZC	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	120;"	d
WM8904_REG_ANALOGUE_RIN0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	102;"	d
WM8904_REG_ANALOGUE_RIN1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	107;"	d
WM8904_REG_ANALOGUE_ROUT1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	112;"	d
WM8904_REG_ANALOGUE_ROUT2	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	117;"	d
WM8904_REG_AUD_INF0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	85;"	d
WM8904_REG_AUD_INF1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	88;"	d
WM8904_REG_AUD_INF2	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	90;"	d
WM8904_REG_AUD_INF3	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	92;"	d
WM8904_REG_BIAS_CTRL0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	56;"	d
WM8904_REG_BIAS_CTRL1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	65;"	d
WM8904_REG_CHARGE_PUMP0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	129;"	d
WM8904_REG_CLASS0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	132;"	d
WM8904_REG_CLOCK_RATE0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	77;"	d
WM8904_REG_CLOCK_RATE1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	79;"	d
WM8904_REG_CLOCK_RATE2	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	82;"	d
WM8904_REG_DC_SERVO0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	123;"	d
WM8904_REG_END	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	146;"	d
WM8904_REG_FLL_CRTL1	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	135;"	d
WM8904_REG_FLL_CRTL2	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	137;"	d
WM8904_REG_FLL_CRTL3	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	139;"	d
WM8904_REG_FLL_CRTL4	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	141;"	d
WM8904_REG_FLL_CRTL5	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	143;"	d
WM8904_REG_MICBIAS_CTRL0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	62;"	d
WM8904_REG_POWER_MANG0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	68;"	d
WM8904_REG_POWER_MANG2	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	70;"	d
WM8904_REG_POWER_MANG3	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	72;"	d
WM8904_REG_POWER_MANG6	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	74;"	d
WM8904_REG_RESET	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	53;"	d
WM8904_REG_VMID_CTRL0	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	59;"	d
WM8904_SLAVE_ADDRESS	source\infrastructure\bsp\libboard_samv7-ek\include\wm8904.h	48;"	d
ACC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	112;"	d	file:
AES_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	143;"	d	file:
AFEC0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	106;"	d	file:
AFEC1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	121;"	d	file:
BusFault_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	58;"	d	file:
CCF_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	153;"	d	file:
CCW_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	154;"	d	file:
DACC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	108;"	d	file:
DebugMon_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	61;"	d	file:
Dummy_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	/^void Dummy_Handler(void)$/;"	f
EFC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	72;"	d	file:
FPU_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	148;"	d	file:
GMACQ1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	119;"	d	file:
GMACQ2_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	120;"	d	file:
GMAC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	118;"	d	file:
HSMCI_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	88;"	d	file:
HardFault_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	56;"	d	file:
ICM_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	111;"	d	file:
ISI_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	146;"	d	file:
MCAN0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	114;"	d	file:
MCAN0_Line1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	115;"	d	file:
MCAN1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	116;"	d	file:
MCAN1_Line1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	117;"	d	file:
MLB_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	142;"	d	file:
MemManage_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	57;"	d	file:
NMI_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	55;"	d	file:
PIOA_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	75;"	d	file:
PIOB_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	76;"	d	file:
PIOC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	78;"	d	file:
PIOD_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	83;"	d	file:
PIOE_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	85;"	d	file:
PMC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	71;"	d	file:
PWM0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	110;"	d	file:
PWM1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	147;"	d	file:
PendSV_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	62;"	d	file:
QSPI_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	126;"	d	file:
RSTC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	67;"	d	file:
RSWDT_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	152;"	d	file:
RTC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	68;"	d	file:
RTT_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	69;"	d	file:
Reset_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	/^void Reset_Handler(void)$/;"	f
SDRAMC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	150;"	d	file:
SPI0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	92;"	d	file:
SPI1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	125;"	d	file:
SSC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	93;"	d	file:
SUPC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	66;"	d	file:
SVC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	60;"	d	file:
SysTick_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	63;"	d	file:
TC0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	94;"	d	file:
TC10_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	140;"	d	file:
TC11_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	141;"	d	file:
TC1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	95;"	d	file:
TC2_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	96;"	d	file:
TC3_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	98;"	d	file:
TC4_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	101;"	d	file:
TC5_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	104;"	d	file:
TC6_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	131;"	d	file:
TC7_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	134;"	d	file:
TC8_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	137;"	d	file:
TC9_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	139;"	d	file:
TCM_Disable	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	/^__STATIC_INLINE void TCM_Disable(void) $/;"	f
TCM_Enable	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	/^__STATIC_INLINE void TCM_Enable(void) $/;"	f
TRNG_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	144;"	d	file:
TWIHS0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	90;"	d	file:
TWIHS1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	91;"	d	file:
TWIHS2_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	123;"	d	file:
UART0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	73;"	d	file:
UART1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	74;"	d	file:
UART2_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	127;"	d	file:
UART3_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	128;"	d	file:
UART4_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	129;"	d	file:
USART0_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	80;"	d	file:
USART1_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	81;"	d	file:
USART2_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	82;"	d	file:
USBHS_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	113;"	d	file:
UsageFault_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	59;"	d	file:
WDT_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	70;"	d	file:
XDMAC_Handler	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	145;"	d	file:
exception_table	source\infrastructure\bsp\libboard_samv7-ek\resources\gcc\startup_sam.c	/^const DeviceVectors exception_table = {$/;"	v
SYS_BOARD_MCKR	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	47;"	d	file:
SYS_BOARD_OSCOUNT	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	43;"	d	file:
SYS_BOARD_PLLAR	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	44;"	d	file:
SystemCoreClock	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	/^uint32_t SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;$/;"	v
SystemCoreClockUpdate	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	/^void SystemCoreClockUpdate( void )$/;"	f
SystemInit	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	/^ void SystemInit( void )$/;"	f
USBCLK_DIV	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	51;"	d	file:
sysclk_disable_usb	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	/^void sysclk_disable_usb(void)$/;"	f
sysclk_enable_usb	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	/^void sysclk_enable_usb(void)$/;"	f
system_init_flash	source\infrastructure\bsp\libboard_samv7-ek\resources\system_sam.c	/^void system_init_flash( uint32_t ul_clk )$/;"	f
DTCM_STACK_BASE	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	296;"	d	file:
DTCM_STACK_BASE	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	305;"	d	file:
DTCM_STACK_BASE	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	311;"	d	file:
DTCM_STACK_LIMIT	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	298;"	d	file:
DTCM_STACK_LIMIT	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	307;"	d	file:
DTCM_STACK_LIMIT	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	313;"	d	file:
LowLevelInit	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	/^extern WEAK void LowLevelInit( void )$/;"	f
SRAM_STACK_BASE	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	295;"	d	file:
SRAM_STACK_BASE	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	304;"	d	file:
SRAM_STACK_BASE	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	310;"	d	file:
SRAM_STACK_LIMIT	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	297;"	d	file:
SRAM_STACK_LIMIT	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	306;"	d	file:
SRAM_STACK_LIMIT	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	312;"	d	file:
TCM_StackInit	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	/^void TCM_StackInit(void)$/;"	f
_SetupMemoryRegion	source\infrastructure\bsp\libboard_samv7-ek\source\board_lowlevel.c	/^void _SetupMemoryRegion( void )$/;"	f
BOARD_ConfigureSdram	source\infrastructure\bsp\libboard_samv7-ek\source\board_memories.c	/^void BOARD_ConfigureSdram( void )$/;"	f
BOARD_SdramValidation	source\infrastructure\bsp\libboard_samv7-ek\source\board_memories.c	/^uint32_t BOARD_SdramValidation(uint32_t baseAddr, uint32_t size)$/;"	f
SDRAM_BA0	source\infrastructure\bsp\libboard_samv7-ek\source\board_memories.c	46;"	d	file:
SDRAM_BA1	source\infrastructure\bsp\libboard_samv7-ek\source\board_memories.c	47;"	d	file:
CS2100_Init	source\infrastructure\bsp\libboard_samv7-ek\source\cs2100.c	/^uint8_t CS2100_Init(Twid *pTwid, uint32_t device,  uint32_t PCK)$/;"	f
CS2100_PARA	source\infrastructure\bsp\libboard_samv7-ek\source\cs2100.c	/^}CS2100_PARA;$/;"	t	typeref:struct:__anon14	file:
CS2100_Read	source\infrastructure\bsp\libboard_samv7-ek\source\cs2100.c	/^uint16_t CS2100_Read(Twid *pTwid,$/;"	f
CS2100_Write	source\infrastructure\bsp\libboard_samv7-ek\source\cs2100.c	/^void CS2100_Write(Twid *pTwid,$/;"	f
address	source\infrastructure\bsp\libboard_samv7-ek\source\cs2100.c	/^	uint8_t address;$/;"	m	struct:__anon14	file:
value	source\infrastructure\bsp\libboard_samv7-ek\source\cs2100.c	/^	uint16_t value;$/;"	m	struct:__anon14	file:
CONSOLE_BAUDRATE	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	53;"	d	file:
CONSOLE_EDBG	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	57;"	d	file:
CONSOLE_ID	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	105;"	d	file:
CONSOLE_ID	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	76;"	d	file:
CONSOLE_ID	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	84;"	d	file:
CONSOLE_ON_UART	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	63;"	d	file:
CONSOLE_ON_USART	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	61;"	d	file:
CONSOLE_PINS	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	103;"	d	file:
CONSOLE_PINS	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	74;"	d	file:
CONSOLE_PINS	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	82;"	d	file:
CONSOLE_UART	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	71;"	d	file:
CONSOLE_UART	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	79;"	d	file:
CONSOLE_Usart	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	100;"	d	file:
DBG_Configure	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern void DBG_Configure( uint32_t baudrate, uint32_t masterClock)$/;"	f
DBG_DumpFrame	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern void DBG_DumpFrame( uint8_t* pucFrame, uint32_t dwSize )$/;"	f
DBG_DumpMemory	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern void DBG_DumpMemory( uint8_t* pucBuffer, uint32_t dwSize, $/;"	f
DBG_GetChar	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern uint32_t DBG_GetChar( void )$/;"	f
DBG_GetHexa32	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern uint32_t DBG_GetHexa32( uint32_t* pdwValue )$/;"	f
DBG_GetInteger	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern uint32_t DBG_GetInteger( int32_t* pdwValue )$/;"	f
DBG_GetIntegerMinMax	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern uint32_t DBG_GetIntegerMinMax(int32_t* pdwValue, int32_t dwMin,$/;"	f
DBG_IsRxReady	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern uint32_t DBG_IsRxReady( void )$/;"	f
DBG_PutChar	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern void DBG_PutChar( uint8_t c )$/;"	f
PINS_USART1	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	97;"	d	file:
PIN_USART1_RXD_DBG	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	92;"	d	file:
PIN_USART1_TXD_DBG	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	95;"	d	file:
_ucIsConsoleInitialized	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^static uint8_t _ucIsConsoleInitialized = 0;$/;"	v	file:
gets	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern WEAK char * gets(char *ptr)$/;"	f
putchar	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern WEAK signed int putchar( signed int c )$/;"	f
puts	source\infrastructure\bsp\libboard_samv7-ek\source\dbg_console.c	/^extern WEAK int puts(const char *ptr )$/;"	f
GACB_RETRY_MAX	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	46;"	d	file:
GMACB_AutoNegotiate	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^uint8_t GMACB_AutoNegotiate(GMacb *pMacb)$/;"	f
GMACB_DumpRegisters	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^void GMACB_DumpRegisters(GMacb *pMacb)$/;"	f
GMACB_FindValidPhy	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^static uint8_t GMACB_FindValidPhy(GMacb *pMacb)$/;"	f	file:
GMACB_Init	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^void GMACB_Init(GMacb *pMacb, sGmacd *pGmacd, uint8_t phyAddress)$/;"	f
GMACB_InitPhy	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^uint8_t GMACB_InitPhy(GMacb *pMacb,$/;"	f
GMACB_RETRY_MAX	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	43;"	d	file:
GMACB_ReadPhy	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^static uint8_t GMACB_ReadPhy(Gmac *pHw,$/;"	f	file:
GMACB_ResetPhy	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^uint8_t GMACB_ResetPhy(GMacb *pMacb)$/;"	f
GMACB_SetupTimeout	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^void GMACB_SetupTimeout(GMacb *pMacb, uint32_t toMax)$/;"	f
GMACB_WaitPhy	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^static uint8_t GMACB_WaitPhy( Gmac *pHw, uint32_t retry )$/;"	f	file:
GMACB_WritePhy	source\infrastructure\bsp\libboard_samv7-ek\source\gmacb_phy.c	/^static uint8_t GMACB_WritePhy(Gmac *pHw,$/;"	f	file:
ILI9488_EbiInitialize	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^uint32_t ILI9488_EbiInitialize(sXdmad * dmad)$/;"	f
ILI9488_EbiOff	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiOff( void )$/;"	f
ILI9488_EbiOn	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiOn( void )$/;"	f
ILI9488_EbiReadChipId	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^uint32_t ILI9488_EbiReadChipId (void)$/;"	f
ILI9488_EbiSetCursor	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiSetCursor(uint16_t x, uint16_t y)$/;"	f
ILI9488_EbiSetDisplayLandscape	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiSetDisplayLandscape( uint8_t dwRGB, uint8_t LandscapeMode )$/;"	f
ILI9488_EbiSetFullWindow	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiSetFullWindow(void)$/;"	f
ILI9488_EbiSetPixelFormat	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiSetPixelFormat(uint16_t format)$/;"	f
ILI9488_EbiSetWindow	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^void ILI9488_EbiSetWindow( $/;"	f
_ILI9488_EbiHW_Initialize	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^static void _ILI9488_EbiHW_Initialize(void) $/;"	f	file:
lcd_ebi_cds_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^static const Pin lcd_ebi_cds_pin = BOARD_EBI_LCD_PIN_CDS;$/;"	v	file:
lcd_ebi_pins	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^static const Pin lcd_ebi_pins[] = BOARD_EBI_LCD_PINS;$/;"	v	file:
lcd_ebi_pwm_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^static const Pin lcd_ebi_pwm_pin = BOARD_EBI_LCD_PIN_BACKLIGHT;$/;"	v	file:
lcd_ebi_reset_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi.c	/^static const Pin lcd_ebi_reset_pin = LCD_EBI_PIN_RESET;$/;"	v	file:
ILI9488_EbiDmaRxTransfer	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^uint8_t ILI9488_EbiDmaRxTransfer(uint32_t *pRxBuffer,uint32_t wRxSize)$/;"	f
ILI9488_EbiDmaTxTransfer	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^uint8_t ILI9488_EbiDmaTxTransfer( uint16_t *pTxBuffer,uint32_t wTxSize)$/;"	f
ILI9488_EbiInitializeWithDma	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^uint8_t ILI9488_EbiInitializeWithDma(sXdmad * dmad)$/;"	f
ILI9488_EbiSendCommand	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^uint8_t ILI9488_EbiSendCommand(uint16_t Instr, uint16_t *pTxData,$/;"	f
_ILI9488_ConfigureSmc	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static void _ILI9488_ConfigureSmc( void )$/;"	f	file:
_ILI9488_EbiDmaConfigChannels	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static uint8_t _ILI9488_EbiDmaConfigChannels(void)$/;"	f	file:
_ILI9488_EbiDmaConfigureRxTx	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static uint8_t _ILI9488_EbiDmaConfigureRxTx(void)$/;"	f	file:
_ILI9488_EbiDmaInitialize	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static void _ILI9488_EbiDmaInitialize(sXdmad * dmad)$/;"	f	file:
_ILI9488_EbiDmaUpdateBuffer	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static uint8_t _ILI9488_EbiDmaUpdateBuffer(uint16_t *pTxBuffer,uint32_t wTxSize, $/;"	f	file:
_ILI9488_Ebi_Rx_CB	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static void _ILI9488_Ebi_Rx_CB(void)$/;"	f	file:
_ILI9488_Ebi_Tx_CB	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static void _ILI9488_Ebi_Tx_CB(void)$/;"	f	file:
ili9488DmaCtlInEbiMode	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static sIli9488DmaCtl      ili9488DmaCtlInEbiMode;$/;"	v	file:
ili9488EbiDma	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static sIli9488Dma         ili9488EbiDma;$/;"	v	file:
lcd_ebi_cds_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_ebi_dma.c	/^static const Pin lcd_ebi_cds_pin = BOARD_EBI_LCD_PIN_CDS;$/;"	v	file:
ILI9488_SpiInitialize	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^uint32_t ILI9488_SpiInitialize( sXdmad * dmad )$/;"	f
ILI9488_SpiOff	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiOff( void )$/;"	f
ILI9488_SpiOn	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiOn( void )$/;"	f
ILI9488_SpiReadChipId	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^uint32_t ILI9488_SpiReadChipId (void)$/;"	f
ILI9488_SpiSetCursor	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiSetCursor(uint16_t x, uint16_t y)$/;"	f
ILI9488_SpiSetDisplayLandscape	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiSetDisplayLandscape( uint8_t dwRGB, uint8_t LandscapeMode )$/;"	f
ILI9488_SpiSetFullWindow	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiSetFullWindow(void)$/;"	f
ILI9488_SpiSetPixelFormat	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiSetPixelFormat(uint8_t format)$/;"	f
ILI9488_SpiSetWindow	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^void ILI9488_SpiSetWindow( uint16_t dwX, uint16_t dwY, uint16_t dwWidth, $/;"	f
_ILI9488_Spi_HW_Initialize	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^static void _ILI9488_Spi_HW_Initialize(void) $/;"	f	file:
lcd_pins	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^static const Pin lcd_pins[] = BOARD_SPI_LCD_PINS;$/;"	v	file:
lcd_spi_cds_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^static const Pin lcd_spi_cds_pin = BOARD_SPI_LCD_PIN_CDS;$/;"	v	file:
lcd_spi_pwm_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^static const Pin lcd_spi_pwm_pin = BOARD_SPI_LCD_PIN_BACKLIGHT;$/;"	v	file:
lcd_spi_reset_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi.c	/^static const Pin lcd_spi_reset_pin = LCD_SPI_PIN_RESET;$/;"	v	file:
ILI9488_SpiDmaRxTransfer	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^uint8_t ILI9488_SpiDmaRxTransfer(uint32_t *pRxBuffer,uint32_t wRxSize)$/;"	f
ILI9488_SpiDmaTxTransfer	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^uint8_t ILI9488_SpiDmaTxTransfer( uint8_t *pTxBuffer, uint32_t wTxSize)$/;"	f
ILI9488_SpiInitializeWithDma	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^uint8_t ILI9488_SpiInitializeWithDma(sXdmad * dmad)$/;"	f
ILI9488_SpiSendCommand	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^uint8_t ILI9488_SpiSendCommand(uint8_t Instr, uint8_t *pTxData,$/;"	f
_ILI9488_SpiDmaConfigChannels	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static uint8_t _ILI9488_SpiDmaConfigChannels(void)$/;"	f	file:
_ILI9488_SpiDmaConfigureRxTx	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static uint8_t _ILI9488_SpiDmaConfigureRxTx(void)$/;"	f	file:
_ILI9488_SpiDmaInitialize	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static void _ILI9488_SpiDmaInitialize(sXdmad * dmad)$/;"	f	file:
_ILI9488_SpiDmaUpdateBuffer	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static uint8_t _ILI9488_SpiDmaUpdateBuffer(uint8_t *pTxBuffer,uint32_t wTxSize,$/;"	f	file:
_ILI9488_Spi_Rx_CB	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static void _ILI9488_Spi_Rx_CB(void)$/;"	f	file:
_ILI9488_Spi_Tx_CB	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static void _ILI9488_Spi_Tx_CB(void)$/;"	f	file:
ili9488DmaCtlInSpiMode	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static sIli9488DmaCtl  ili9488DmaCtlInSpiMode;$/;"	v	file:
ili9488DmaSpiMode	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static sIli9488Dma ili9488DmaSpiMode;$/;"	v	file:
lcd_spi_cds_pin	source\infrastructure\bsp\libboard_samv7-ek\source\ili9488_spi_dma.c	/^static const Pin lcd_spi_cds_pin = BOARD_SPI_LCD_PIN_CDS;$/;"	v	file:
LCDD_BitBlt	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_BitBlt( uint16_t* pCanvasBuffer, uint32_t dst_x,uint32_t dst_y,uint32_t dst_w,uint32_t dst_h,$/;"	f
LCDD_BitBltAlphaBlend	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_BitBltAlphaBlend(uint16_t* pCanvasBuffer,$/;"	f
LCDD_DrawCircle	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^uint32_t LCDD_DrawCircle(uint16_t *pCanvasBuffer, uint32_t x, uint32_t y, uint32_t r, uint32_t color )$/;"	f
LCDD_DrawImage	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^ void LCDD_DrawImage(uint16_t* pCanvasBuffer, uint32_t dwX, uint32_t dwY, $/;"	f
LCDD_DrawLine	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_DrawLine(uint16_t* pCanvasBuffer, uint32_t dwX1, uint32_t dwY1, $/;"	f
LCDD_DrawLineBresenham	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^uint32_t LCDD_DrawLineBresenham(uint16_t* pCanvasBuffer, uint32_t dwX1, $/;"	f
LCDD_DrawPixel	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_DrawPixel(uint16_t* pCanvasBuffer, uint32_t x, uint32_t y, uint32_t color )$/;"	f
LCDD_DrawRectangle	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_DrawRectangle(uint16_t* pCanvasBuffer, uint32_t x, uint32_t y, $/;"	f
LCDD_DrawRectangleWithFill	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_DrawRectangleWithFill(uint16_t *pCanvasBuffer, uint32_t dwX, uint32_t dwY, uint32_t dwWidth, $/;"	f
LCDD_DrawStraightLine	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_DrawStraightLine(uint16_t* pCanvasBuffer, uint32_t dwX1, uint32_t dwY1, $/;"	f
LCDD_DrawString	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_DrawString( uint16_t* pCanvasBuffer, uint32_t x, uint32_t y, $/;"	f
LCDD_FillSolidRect	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^static void LCDD_FillSolidRect(uint16_t *pCanvasBuffer, rect rc, uint32_t dwColor )$/;"	f	file:
LCDD_GetStringSize	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_GetStringSize( const uint8_t *pString, uint32_t *pWidth,$/;"	f
LCDD_SetCavasBuffer	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_SetCavasBuffer( void* pCanvasBuffer, uint32_t wBufferSize)$/;"	f
LCDD_SetPixelColor	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^static void LCDD_SetPixelColor(uint32_t x, uint32_t y, uint32_t color)$/;"	f	file:
LCDD_SetUpdateWindowSize	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_SetUpdateWindowSize(rect rc)$/;"	f
LCDD_UpdatePartialWindow	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_UpdatePartialWindow(uint8_t* pCanvasBuffer,uint32_t size)$/;"	f
LCDD_UpdateWindow	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^void LCDD_UpdateWindow(void)$/;"	f
LCD_DrawFilledCircle	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^uint32_t LCD_DrawFilledCircle(uint16_t *pCanvasBuffer, uint32_t dwX, uint32_t dwY, $/;"	f
gpCanvasBuffer	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^static void* gpCanvasBuffer = NULL;$/;"	v	file:
gwCanvasBufferSize	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^static uint32_t gwCanvasBufferSize;$/;"	v	file:
gwCanvasMaxHeight	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^static uint32_t gwCanvasMaxWidth, gwCanvasMaxHeight;$/;"	v	file:
gwCanvasMaxWidth	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_draw.c	/^static uint32_t gwCanvasMaxWidth, gwCanvasMaxHeight;$/;"	v	file:
LCDD_DrawChar	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_font.c	/^extern void LCDD_DrawChar(uint16_t* pCanvasBuffer, uint32_t x, uint32_t y, $/;"	f
LCD_DrawString	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_font.c	/^extern void LCD_DrawString(uint16_t* pCanvasBuffer, uint32_t dwX, uint32_t dwY, $/;"	f
gFont	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_font.c	/^const Font gFont = {10, 14};$/;"	v
FONT6x8	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_fontsize.c	/^const uint8_t FONT6x8[97][8] = {$/;"	v
FONT8x16	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_fontsize.c	/^const uint8_t FONT8x16[97][16] = {$/;"	v
FONT8x8	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_fontsize.c	/^const uint8_t FONT8x8[97][8] = {$/;"	v
pCharset10x14	source\infrastructure\bsp\libboard_samv7-ek\source\lcd_fontsize.c	/^const uint8_t pCharset10x14[] = {$/;"	v
LCDD_Initialize	source\infrastructure\bsp\libboard_samv7-ek\source\lcdd.c	/^void LCDD_Initialize( uint8_t lcdMode, sXdmad * dmad, uint8_t cRotate)$/;"	f
LCDD_Off	source\infrastructure\bsp\libboard_samv7-ek\source\lcdd.c	/^void LCDD_Off( void)$/;"	f
LCDD_On	source\infrastructure\bsp\libboard_samv7-ek\source\lcdd.c	/^void LCDD_On( void)$/;"	f
LCDD_SpiSetBacklight	source\infrastructure\bsp\libboard_samv7-ek\source\lcdd.c	/^void LCDD_SpiSetBacklight (uint32_t level)$/;"	f
ili9488_lcdMode	source\infrastructure\bsp\libboard_samv7-ek\source\lcdd.c	/^ uint8_t ili9488_lcdMode;$/;"	v
absv	source\infrastructure\bsp\libboard_samv7-ek\source\math.c	/^extern uint32_t absv( int32_t lValue )$/;"	f
min	source\infrastructure\bsp\libboard_samv7-ek\source\math.c	/^extern uint32_t min( uint32_t dwA, uint32_t dwB )$/;"	f
power	source\infrastructure\bsp\libboard_samv7-ek\source\math.c	/^extern uint32_t power( uint32_t dwX, uint32_t dwY )$/;"	f
OV_CAPTOR_ADDRESS_1	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	36;"	d	file:
OV_CAPTOR_ADDRESS_2	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	37;"	d	file:
OV_CAPTOR_ADDRESS_3	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	38;"	d	file:
OV_CAPTOR_ADDRESS_4	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	39;"	d	file:
OV_REG_DELAY	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	43;"	d	file:
OV_REG_TERM	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	42;"	d	file:
OV_VAL_TERM	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	45;"	d	file:
isOV5640_AF_InitDone	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^void isOV5640_AF_InitDone(Twid *pTwid)$/;"	f
ov_5640_AFPause	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint32_t ov_5640_AFPause(Twid *pTwid)$/;"	f
ov_5640_AF_continue	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint32_t ov_5640_AF_continue(Twid *pTwid)$/;"	f
ov_5640_AF_single	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint32_t ov_5640_AF_single(Twid *pTwid)$/;"	f
ov_5640_AFrelease	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint32_t ov_5640_AFrelease(Twid *pTwid)$/;"	f
ov_DumpRegisters16	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^void ov_DumpRegisters16(Twid *pTwid)$/;"	f
ov_DumpRegisters8	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^void ov_DumpRegisters8(Twid *pTwid)$/;"	f
ov_id	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^static uint16_t ov_id(Twid *pTwid)$/;"	f	file:
ov_id16	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^static uint16_t ov_id16(Twid *pTwid)$/;"	f	file:
ov_id8	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^static uint16_t ov_id8(Twid *pTwid)$/;"	f	file:
ov_init	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint8_t ov_init(Twid *pTwid)$/;"	f
ov_read_reg16	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint8_t ov_read_reg16(Twid *pTwid, uint16_t reg, uint8_t *pData)$/;"	f
ov_read_reg8	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint8_t ov_read_reg8(Twid *pTwid, uint8_t reg, uint8_t *pData)$/;"	f
ov_reset	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^static void ov_reset(void)$/;"	f	file:
ov_write_reg16	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint8_t ov_write_reg16(Twid *pTwid, uint16_t reg,  uint8_t val)$/;"	f
ov_write_reg8	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint8_t ov_write_reg8(Twid *pTwid, uint8_t reg, uint8_t val)$/;"	f
ov_write_regs16	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint32_t ov_write_regs16(Twid *pTwid, const struct ov_reg* pReglist)$/;"	f
ov_write_regs8	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^uint32_t ov_write_regs8(Twid *pTwid, const struct ov_reg* pReglist)$/;"	f
pin_ISI_RST	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^static const Pin pin_ISI_RST= BOARD_ISI_RST;$/;"	v	file:
twiSlaveAddr	source\infrastructure\bsp\libboard_samv7-ek\source\omnivision.c	/^static uint8_t twiSlaveAddr = OV_CAPTOR_ADDRESS_1;$/;"	v	file:
ov_5640Afc_Firmware	source\infrastructure\bsp\libboard_samv7-ek\source\ov.c	/^void ov_5640Afc_Firmware(Twid *pTwid)$/;"	f
ov_configure	source\infrastructure\bsp\libboard_samv7-ek\source\ov.c	/^void ov_configure(Twid *pTwid, uint8_t ovType, uint32_t width, uint32_t heigth)$/;"	f
ov_sizes	source\infrastructure\bsp\libboard_samv7-ek\source\ov.c	/^const capture_size ov_sizes[] = {$/;"	v
ov2640_yuv_qvga	source\infrastructure\bsp\libboard_samv7-ek\source\ov2640_config.c	/^const struct ov_reg ov2640_yuv_qvga[]= {$/;"	v	typeref:struct:ov_reg
ov2640_yuv_vga	source\infrastructure\bsp\libboard_samv7-ek\source\ov2640_config.c	/^const struct ov_reg ov2640_yuv_vga[]= {$/;"	v	typeref:struct:ov_reg
MANUFACTURER_ID	source\infrastructure\bsp\libboard_samv7-ek\source\ov2643_config.c	43;"	d	file:
ov2643_yuv_swvga	source\infrastructure\bsp\libboard_samv7-ek\source\ov2643_config.c	/^const struct ov_reg ov2643_yuv_swvga[]= {$/;"	v	typeref:struct:ov_reg
ov2643_yuv_uxga	source\infrastructure\bsp\libboard_samv7-ek\source\ov2643_config.c	/^const struct ov_reg ov2643_yuv_uxga[]= {$/;"	v	typeref:struct:ov_reg
ov2643_yuv_vga	source\infrastructure\bsp\libboard_samv7-ek\source\ov2643_config.c	/^const struct ov_reg ov2643_yuv_vga[]= {$/;"	v	typeref:struct:ov_reg
ov5640_afc	source\infrastructure\bsp\libboard_samv7-ek\source\ov5640_config.c	/^const struct ov_reg ov5640_afc[]={$/;"	v	typeref:struct:ov_reg
ov5640_yuv_sxga	source\infrastructure\bsp\libboard_samv7-ek\source\ov5640_config.c	/^const struct ov_reg ov5640_yuv_sxga[]= {$/;"	v	typeref:struct:ov_reg
ov5640_yuv_vga	source\infrastructure\bsp\libboard_samv7-ek\source\ov5640_config.c	/^const struct ov_reg ov5640_yuv_vga[]={$/;"	v	typeref:struct:ov_reg
FRAMERATE	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	42;"	d	file:
OV7740_CIF_YUV422	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_CIF_YUV422[] = {$/;"	v	typeref:struct:ov_reg
OV7740_QQVGA_RGB888	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_QQVGA_RGB888[] = {$/;"	v	typeref:struct:ov_reg
OV7740_QQVGA_YUV422	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_QQVGA_YUV422[] = {$/;"	v	typeref:struct:ov_reg
OV7740_QVGA_RGB888	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_QVGA_RGB888[] = {$/;"	v	typeref:struct:ov_reg
OV7740_QVGA_YUV422	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_QVGA_YUV422[] = {$/;"	v	typeref:struct:ov_reg
OV7740_TEST_PATTERN	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_TEST_PATTERN[] = {$/;"	v	typeref:struct:ov_reg
OV7740_VGA_YUV422	source\infrastructure\bsp\libboard_samv7-ek\source\ov7740_config.c	/^const struct ov_reg OV7740_VGA_YUV422[] = {$/;"	v	typeref:struct:ov_reg
ov9740_yuv_sxga	source\infrastructure\bsp\libboard_samv7-ek\source\ov9740_config.c	/^const struct ov_reg ov9740_yuv_sxga[]={$/;"	v	typeref:struct:ov_reg
ov9740_yuv_vga	source\infrastructure\bsp\libboard_samv7-ek\source\ov9740_config.c	/^const struct ov_reg ov9740_yuv_vga[]={$/;"	v	typeref:struct:ov_reg
PPM_Lookup	source\infrastructure\bsp\libboard_samv7-ek\source\rtc_calib.c	/^const RTC_PPMLookup PPM_Lookup[] =$/;"	v
RTC_ClockCalibration	source\infrastructure\bsp\libboard_samv7-ek\source\rtc_calib.c	/^extern void RTC_ClockCalibration( Rtc* pRtc, int32_t CurrentTempr)$/;"	f
PAGE_SIZE	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	93;"	d	file:
READ_DEV	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	90;"	d	file:
S25FL1D_CheckProtectedAddr	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint8_t S25FL1D_CheckProtectedAddr(uint8_t Status1, uint32_t Addr)$/;"	f	file:
S25FL1D_ContReadModeReset	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void S25FL1D_ContReadModeReset(void)$/;"	f
S25FL1D_DisableWrite	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static void S25FL1D_DisableWrite(void)$/;"	f	file:
S25FL1D_EnableWrap	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void S25FL1D_EnableWrap(uint8_t ByetAlign)$/;"	f
S25FL1D_EnableWrite	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static void S25FL1D_EnableWrite(void)$/;"	f	file:
S25FL1D_Erase64KBlock	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_Erase64KBlock( unsigned int address)$/;"	f
S25FL1D_EraseChip	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_EraseChip(void)$/;"	f
S25FL1D_EraseSector	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_EraseSector(unsigned int address)$/;"	f
S25FL1D_InitFlashInterface	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void S25FL1D_InitFlashInterface(uint8_t Mode)$/;"	f
S25FL1D_IsBusy	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static void S25FL1D_IsBusy(void)$/;"	f	file:
S25FL1D_MemoryAccess	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint8_t S25FL1D_MemoryAccess(uint8_t Instr, uint32_t Addr, $/;"	f	file:
S25FL1D_Protect	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_Protect(uint32_t StartAddr, uint32_t Size)$/;"	f
S25FL1D_QuadMode	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void S25FL1D_QuadMode(uint8_t Enable)$/;"	f
S25FL1D_Read	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_Read($/;"	f
S25FL1D_ReadDual	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_ReadDual($/;"	f
S25FL1D_ReadDualIO	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_ReadDualIO($/;"	f
S25FL1D_ReadJedecId	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^uint32_t S25FL1D_ReadJedecId(void)$/;"	f
S25FL1D_ReadQuad	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_ReadQuad($/;"	f
S25FL1D_ReadQuadIO	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_ReadQuadIO($/;"	f
S25FL1D_ReadStatus	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint32_t S25FL1D_ReadStatus(void)$/;"	f	file:
S25FL1D_ReadStatus1	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint8_t S25FL1D_ReadStatus1(void)$/;"	f	file:
S25FL1D_ReadStatus2	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint8_t S25FL1D_ReadStatus2(void)$/;"	f	file:
S25FL1D_ReadStatus3	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint8_t S25FL1D_ReadStatus3(void)$/;"	f	file:
S25FL1D_SendCommand	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static uint8_t S25FL1D_SendCommand(uint8_t Instr, uint32_t *pTxData,$/;"	f	file:
S25FL1D_SetReadLatencyControl	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void S25FL1D_SetReadLatencyControl(uint8_t Latency)$/;"	f
S25FL1D_SoftReset	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void S25FL1D_SoftReset(void)$/;"	f
S25FL1D_Unprotect	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_Unprotect(void)$/;"	f
S25FL1D_Write	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^unsigned char S25FL1D_Write($/;"	f
S25FL1D_WriteStatus	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static void S25FL1D_WriteStatus( uint8_t *pStatus)$/;"	f	file:
S25FL1D_WriteVolatileStatus	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static void S25FL1D_WriteVolatileStatus( uint8_t *pStatus)$/;"	f	file:
WRITE_DEV	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	91;"	d	file:
XDMAC_Handler	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^void XDMAC_Handler(void)$/;"	f
pDev	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static QspiInstFrame_t *pDev, *pMem;$/;"	v	file:
pMem	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static QspiInstFrame_t *pDev, *pMem;$/;"	v	file:
qspiDma	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static QspiDma_t qspiDma;$/;"	v	file:
qspiDmaInst	source\infrastructure\bsp\libboard_samv7-ek\source\s25fl1.c	/^static sXdmad qspiDmaInst;$/;"	v	file:
_close	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _close( int file )$/;"	f
_exit	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern void _exit( int status )$/;"	f
_fstat	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _fstat( int file, struct stat *st )$/;"	f
_getpid	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _getpid ( void )$/;"	f
_isatty	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _isatty( int file )$/;"	f
_kill	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern void _kill( int pid, int sig )$/;"	f
_lseek	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _lseek( int file, int ptr, int dir )$/;"	f
_read	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _read(int file, char *ptr, int len)$/;"	f
_sbrk	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern caddr_t _sbrk ( int incr )$/;"	f
_write	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int _write( int file, char *ptr, int len )$/;"	f
errno	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	56;"	d	file:
link	source\infrastructure\bsp\libboard_samv7-ek\source\syscalls.c	/^extern int link( char *old, char *new )$/;"	f
TRACE_CONFIGURE	source\infrastructure\bsp\libboard_samv7-ek\source\trace.c	/^extern void TRACE_CONFIGURE( uint32_t dwBaudRate, uint32_t dwMCk )$/;"	f
dwTraceLevel	source\infrastructure\bsp\libboard_samv7-ek\source\trace.c	/^uint32_t dwTraceLevel = TRACE_LEVEL;$/;"	v
WM8904_IN2R_IN1L	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^void WM8904_IN2R_IN1L(Twid *pTwid, uint32_t device)$/;"	f
WM8904_Init	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^uint8_t WM8904_Init(Twid *pTwid, uint32_t device,  uint32_t PCK)$/;"	f
WM8904_PARA	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^		}WM8904_PARA;$/;"	t	typeref:struct:__anon15	file:
WM8904_Read	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^uint16_t WM8904_Read(Twid *pTwid,$/;"	f
WM8904_Write	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^void WM8904_Write(Twid *pTwid,$/;"	f
address	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^				uint8_t address;$/;"	m	struct:__anon15	file:
value	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^				uint16_t value;$/;"	m	struct:__anon15	file:
wm8904_access_main	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^static WM8904_PARA wm8904_access_main[] = $/;"	v	file:
wm8904_access_slow	source\infrastructure\bsp\libboard_samv7-ek\source\wm8904.c	/^static WM8904_PARA wm8904_access_slow[]=$/;"	v	file:
DISABLE_PERIPHERAL	source\infrastructure\derivative\libchip_samv7\chip.h	89;"	d
ENABLE_PERIPHERAL	source\infrastructure\derivative\libchip_samv7\chip.h	88;"	d
INNER_NORMAL_NOCACHE_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	55;"	d
INNER_NORMAL_WB_NWA_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	58;"	d
INNER_NORMAL_WB_RWA_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	56;"	d
INNER_NORMAL_WT_NWA_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	57;"	d
INNER_OUTER_NORMAL_NOCACHE_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	49;"	d
INNER_OUTER_NORMAL_WB_NWA_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	48;"	d
INNER_OUTER_NORMAL_WB_RWA_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	50;"	d
INNER_OUTER_NORMAL_WT_NWA_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	47;"	d
NON_SHAREABLE	source\infrastructure\derivative\libchip_samv7\chip.h	40;"	d
NON_SHAREABLE_DEVICE_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	51;"	d
SAMS7_CHIP_H	source\infrastructure\derivative\libchip_samv7\chip.h	31;"	d
SCB_VTOR_TBLBASE_Msk	source\infrastructure\derivative\libchip_samv7\chip.h	63;"	d
SCB_VTOR_TBLBASE_Pos	source\infrastructure\derivative\libchip_samv7\chip.h	62;"	d
SHAREABLE	source\infrastructure\derivative\libchip_samv7\chip.h	39;"	d
SHAREABLE_DEVICE_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	46;"	d
STRONGLY_ORDERED_SHAREABLE_TYPE	source\infrastructure\derivative\libchip_samv7\chip.h	45;"	d
ATPASTE2	source\infrastructure\derivative\libchip_samv7\compiler.h	120;"	d
ATPASTE3	source\infrastructure\derivative\libchip_samv7\compiler.h	121;"	d
Abs	source\infrastructure\derivative\libchip_samv7\compiler.h	205;"	d
BE32_TO_CPU	source\infrastructure\derivative\libchip_samv7\compiler.h	257;"	d
CLR	source\infrastructure\derivative\libchip_samv7\compiler.h	396;"	d
COMPILER_ALIGNED	source\infrastructure\derivative\libchip_samv7\compiler.h	163;"	d
COMPILER_ALIGNED	source\infrastructure\derivative\libchip_samv7\compiler.h	165;"	d
COMPILER_ALIGNED	source\infrastructure\derivative\libchip_samv7\compiler.h	167;"	d
COMPILER_NAME	source\infrastructure\derivative\libchip_samv7\compiler.h	60;"	d
COMPILER_NAME	source\infrastructure\derivative\libchip_samv7\compiler.h	62;"	d
COMPILER_NAME	source\infrastructure\derivative\libchip_samv7\compiler.h	64;"	d
COMPILER_PACK_RESET	source\infrastructure\derivative\libchip_samv7\compiler.h	145;"	d
COMPILER_PACK_SET	source\infrastructure\derivative\libchip_samv7\compiler.h	138;"	d
COMPILER_PRAGMA	source\infrastructure\derivative\libchip_samv7\compiler.h	131;"	d
COMPILER_SECTION	source\infrastructure\derivative\libchip_samv7\compiler.h	152;"	d
COMPILER_SECTION	source\infrastructure\derivative\libchip_samv7\compiler.h	154;"	d
COMPILER_SECTION	source\infrastructure\derivative\libchip_samv7\compiler.h	156;"	d
COMPILER_WORD_ALIGNED	source\infrastructure\derivative\libchip_samv7\compiler.h	175;"	d
COMPILER_WORD_ALIGNED	source\infrastructure\derivative\libchip_samv7\compiler.h	177;"	d
COMPILER_WORD_ALIGNED	source\infrastructure\derivative\libchip_samv7\compiler.h	179;"	d
CPU_TO_BE32	source\infrastructure\derivative\libchip_samv7\compiler.h	258;"	d
DISABLE	source\infrastructure\derivative\libchip_samv7\compiler.h	376;"	d
DISABLED	source\infrastructure\derivative\libchip_samv7\compiler.h	378;"	d
Disable_global_interrupt	source\infrastructure\derivative\libchip_samv7\compiler.h	367;"	d
ENABLE	source\infrastructure\derivative\libchip_samv7\compiler.h	377;"	d
ENABLED	source\infrastructure\derivative\libchip_samv7\compiler.h	379;"	d
Enable_global_interrupt	source\infrastructure\derivative\libchip_samv7\compiler.h	366;"	d
FAIL	source\infrastructure\derivative\libchip_samv7\compiler.h	393;"	d
FALSE	source\infrastructure\derivative\libchip_samv7\compiler.h	382;"	d
HIGH	source\infrastructure\derivative\libchip_samv7\compiler.h	395;"	d
Is_global_interrupt_enabled	source\infrastructure\derivative\libchip_samv7\compiler.h	368;"	d
KO	source\infrastructure\derivative\libchip_samv7\compiler.h	390;"	d
LOW	source\infrastructure\derivative\libchip_samv7\compiler.h	394;"	d
Max	source\infrastructure\derivative\libchip_samv7\compiler.h	227;"	d
Min	source\infrastructure\derivative\libchip_samv7\compiler.h	216;"	d
NO_INIT	source\infrastructure\derivative\libchip_samv7\compiler.h	69;"	d
NO_INIT	source\infrastructure\derivative\libchip_samv7\compiler.h	71;"	d
NO_INIT	source\infrastructure\derivative\libchip_samv7\compiler.h	73;"	d
OFF	source\infrastructure\derivative\libchip_samv7\compiler.h	380;"	d
OK	source\infrastructure\derivative\libchip_samv7\compiler.h	391;"	d
ON	source\infrastructure\derivative\libchip_samv7\compiler.h	381;"	d
PASS	source\infrastructure\derivative\libchip_samv7\compiler.h	392;"	d
SET	source\infrastructure\derivative\libchip_samv7\compiler.h	397;"	d
TPASTE2	source\infrastructure\derivative\libchip_samv7\compiler.h	106;"	d
TPASTE3	source\infrastructure\derivative\libchip_samv7\compiler.h	107;"	d
TRUE	source\infrastructure\derivative\libchip_samv7\compiler.h	383;"	d
UNUSED	source\infrastructure\derivative\libchip_samv7\compiler.h	264;"	d
WEAK	source\infrastructure\derivative\libchip_samv7\compiler.h	51;"	d
WEAK	source\infrastructure\derivative\libchip_samv7\compiler.h	53;"	d
WEAK	source\infrastructure\derivative\libchip_samv7\compiler.h	55;"	d
_COMPILER_H_	source\infrastructure\derivative\libchip_samv7\compiler.h	32;"	d
be32_to_cpu	source\infrastructure\derivative\libchip_samv7\compiler.h	255;"	d
cpu_irq_critical_section_counter	source\infrastructure\derivative\libchip_samv7\compiler.h	/^static volatile uint32_t cpu_irq_critical_section_counter;$/;"	v
cpu_irq_disable	source\infrastructure\derivative\libchip_samv7\compiler.h	322;"	d
cpu_irq_enable	source\infrastructure\derivative\libchip_samv7\compiler.h	316;"	d
cpu_irq_is_enabled	source\infrastructure\derivative\libchip_samv7\compiler.h	335;"	d
cpu_irq_is_enabled_flags	source\infrastructure\derivative\libchip_samv7\compiler.h	/^static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)$/;"	f
cpu_irq_prev_interrupt_state	source\infrastructure\derivative\libchip_samv7\compiler.h	/^static volatile bool     cpu_irq_prev_interrupt_state;$/;"	v
cpu_irq_restore	source\infrastructure\derivative\libchip_samv7\compiler.h	/^static inline void cpu_irq_restore(irqflags_t flags)$/;"	f
cpu_irq_save	source\infrastructure\derivative\libchip_samv7\compiler.h	/^static inline irqflags_t cpu_irq_save(void)$/;"	f
cpu_to_be32	source\infrastructure\derivative\libchip_samv7\compiler.h	256;"	d
ctz	source\infrastructure\derivative\libchip_samv7\compiler.h	406;"	d
false	source\infrastructure\derivative\libchip_samv7\compiler.h	386;"	d
irq_initialize_vectors	source\infrastructure\derivative\libchip_samv7\compiler.h	287;"	d
irq_register_handler	source\infrastructure\derivative\libchip_samv7\compiler.h	308;"	d
irqflags_t	source\infrastructure\derivative\libchip_samv7\compiler.h	/^typedef uint32_t irqflags_t;$/;"	t
max	source\infrastructure\derivative\libchip_samv7\compiler.h	251;"	d
memory_barrier	source\infrastructure\derivative\libchip_samv7\compiler.h	88;"	d
memory_barrier	source\infrastructure\derivative\libchip_samv7\compiler.h	90;"	d
memory_barrier	source\infrastructure\derivative\libchip_samv7\compiler.h	92;"	d
memory_sync	source\infrastructure\derivative\libchip_samv7\compiler.h	79;"	d
memory_sync	source\infrastructure\derivative\libchip_samv7\compiler.h	81;"	d
memory_sync	source\infrastructure\derivative\libchip_samv7\compiler.h	83;"	d
min	source\infrastructure\derivative\libchip_samv7\compiler.h	240;"	d
true	source\infrastructure\derivative\libchip_samv7\compiler.h	387;"	d
ARMBITREVINDEXTABLE1024_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	79;"	d
ARMBITREVINDEXTABLE2048_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	80;"	d
ARMBITREVINDEXTABLE4096_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	81;"	d
ARMBITREVINDEXTABLE_128_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	76;"	d
ARMBITREVINDEXTABLE_256_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	77;"	d
ARMBITREVINDEXTABLE_512_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	78;"	d
ARMBITREVINDEXTABLE__16_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	73;"	d
ARMBITREVINDEXTABLE__32_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	74;"	d
ARMBITREVINDEXTABLE__64_TABLE_LENGTH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	75;"	d
_ARM_COMMON_TABLES_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	42;"	d
twiddleCoef	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_common_tables.h	60;"	d
_ARM_CONST_STRUCTS_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_const_structs.h	44;"	d
A0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon29
A0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t A0;    \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon27
A0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon28
A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon29
A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t A1;$/;"	m	struct:__anon27
A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon28
A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon27
A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon29
A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t A2;$/;"	m	struct:__anon27
A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon28
ALIGN4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	344;"	d
ALIGN4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	347;"	d
ALIGN4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	349;"	d
ARM_MATH_ARGUMENT_ERROR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_ARGUMENT_ERROR = -1,        \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon16
ARM_MATH_CM0_FAMILY	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	292;"	d
ARM_MATH_CM0_FAMILY	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	295;"	d
ARM_MATH_LENGTH_ERROR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_LENGTH_ERROR = -2,          \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon16
ARM_MATH_NANINF	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_NANINF = -4,                \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon16
ARM_MATH_SINGULAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_SINGULAR = -5,              \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon16
ARM_MATH_SIZE_MISMATCH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_SIZE_MISMATCH = -3,         \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon16
ARM_MATH_SUCCESS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_SUCCESS = 0,                \/**< No error *\/$/;"	e	enum:__anon16
ARM_MATH_TEST_FAILURE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    ARM_MATH_TEST_FAILURE = -6           \/**< Test Failed  *\/$/;"	e	enum:__anon16
CMSIS_UNUSED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	403;"	d
CMSIS_UNUSED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	405;"	d
CMSIS_UNUSED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	409;"	d
CMSIS_UNUSED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	411;"	d
CONTROLLER_Q31_SHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	328;"	d
DELTA_Q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	315;"	d
DELTA_Q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	314;"	d
FAST_MATH_Q15_SHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	327;"	d
FAST_MATH_Q31_SHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	326;"	d
FAST_MATH_TABLE_SIZE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	325;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7302;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7328;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7351;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7370;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7305;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7332;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7353;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7371;"	d
INDEX_MASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	316;"	d
INPUT_SPACING	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	338;"	d
Kd	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon29
Kd	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon27
Kd	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon28
Ki	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon29
Ki	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon27
Ki	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon28
Kp	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon29
Kp	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon27
Kp	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon28
L	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon52
L	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon53
L	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon54
LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7293;"	d
LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7321;"	d
LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7347;"	d
LOW_OPTIMIZATION_ENTER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7368;"	d
LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7298;"	d
LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7325;"	d
LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7349;"	d
LOW_OPTIMIZATION_EXIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7369;"	d
M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon51
M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon49
M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon50
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon46
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon47
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon48
Nby2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon46
Nby2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon47
Nby2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon48
PI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	318;"	d
Sint	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_instance_f32 Sint;      \/**< Internal CFFT structure. *\/$/;"	m	struct:__anon45
TABLE_SIZE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	329;"	d
TABLE_SPACING_Q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	331;"	d
TABLE_SPACING_Q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	330;"	d
_ARM_MATH_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	282;"	d
_SIMD32_OFFSET	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	420;"	d
__CLZ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __CLZ($/;"	f
__CLZ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	509;"	d
__CMSIS_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	284;"	d
__CMSIS_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	301;"	d
__PACKq7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	441;"	d
__PACKq7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	447;"	d
__PKHBT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	428;"	d
__PKHTB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	430;"	d
__QADD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QADD($/;"	f
__QADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QADD16($/;"	f
__QADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QADD8($/;"	f
__QASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QASX($/;"	f
__QSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QSAX($/;"	f
__QSUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QSUB($/;"	f
__QSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QSUB16($/;"	f
__QSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __QSUB8($/;"	f
__SHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SHADD16($/;"	f
__SHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SHASX($/;"	f
__SHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SHSAX($/;"	f
__SHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SHSUB16($/;"	f
__SIMD32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	417;"	d
__SIMD32_CONST	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	418;"	d
__SIMD32_TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	402;"	d
__SIMD32_TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	406;"	d
__SIMD32_TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	408;"	d
__SIMD32_TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	412;"	d
__SIMD64	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	422;"	d
__SMLAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMLAD($/;"	f
__SMLADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMLADX($/;"	f
__SMLALD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q63_t __SMLALD($/;"	f
__SMLALDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q63_t __SMLALDX($/;"	f
__SMLSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMLSDX($/;"	f
__SMUAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMUAD($/;"	f
__SMUADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMUADX($/;"	f
__SMUSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMUSD($/;"	f
__SMUSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SMUSDX($/;"	f
__SSAT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SSAT($/;"	f
__SXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SXTB16($/;"	f
arm_bilinear_interp_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE float32_t arm_bilinear_interp_f32($/;"	f
arm_bilinear_interp_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon31
arm_bilinear_interp_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon33
arm_bilinear_interp_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon32
arm_bilinear_interp_instance_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon34
arm_bilinear_interp_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t arm_bilinear_interp_q15($/;"	f
arm_bilinear_interp_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t arm_bilinear_interp_q31($/;"	f
arm_bilinear_interp_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q7_t arm_bilinear_interp_q7($/;"	f
arm_biquad_cas_df1_32x64_ins_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon55
arm_biquad_cascade_df2T_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon56
arm_biquad_casd_df1_inst_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon23
arm_biquad_casd_df1_inst_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon21
arm_biquad_casd_df1_inst_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon22
arm_cfft_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_instance_f32;$/;"	t	typeref:struct:__anon41
arm_cfft_radix2_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix2_instance_f32;$/;"	t	typeref:struct:__anon39
arm_cfft_radix2_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix2_instance_q15;$/;"	t	typeref:struct:__anon35
arm_cfft_radix2_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix2_instance_q31;$/;"	t	typeref:struct:__anon37
arm_cfft_radix4_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon40
arm_cfft_radix4_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon36
arm_cfft_radix4_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon38
arm_circularRead_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularRead_f32($/;"	f
arm_circularRead_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularRead_q15($/;"	f
arm_circularRead_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularRead_q7($/;"	f
arm_circularWrite_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularWrite_f32($/;"	f
arm_circularWrite_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularWrite_q15($/;"	f
arm_circularWrite_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularWrite_q7($/;"	f
arm_clarke_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_clarke_f32($/;"	f
arm_clarke_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_clarke_q31($/;"	f
arm_dct4_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon46
arm_dct4_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon48
arm_dct4_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon47
arm_fir_decimate_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon51
arm_fir_decimate_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon49
arm_fir_decimate_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon50
arm_fir_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon20
arm_fir_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon18
arm_fir_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon19
arm_fir_instance_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon17
arm_fir_interpolate_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon54
arm_fir_interpolate_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon52
arm_fir_interpolate_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon53
arm_fir_lattice_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon59
arm_fir_lattice_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon57
arm_fir_lattice_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon58
arm_fir_sparse_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon69
arm_fir_sparse_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon71
arm_fir_sparse_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon70
arm_fir_sparse_instance_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon72
arm_iir_lattice_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon62
arm_iir_lattice_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon60
arm_iir_lattice_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon61
arm_inv_clarke_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_clarke_f32($/;"	f
arm_inv_clarke_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_clarke_q31($/;"	f
arm_inv_park_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_park_f32($/;"	f
arm_inv_park_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_park_q31($/;"	f
arm_linear_interp_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE float32_t arm_linear_interp_f32($/;"	f
arm_linear_interp_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon30
arm_linear_interp_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t arm_linear_interp_q15($/;"	f
arm_linear_interp_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t arm_linear_interp_q31($/;"	f
arm_linear_interp_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q7_t arm_linear_interp_q7($/;"	f
arm_lms_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon63
arm_lms_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon64
arm_lms_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon65
arm_lms_norm_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon66
arm_lms_norm_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon68
arm_lms_norm_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon67
arm_matrix_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon24
arm_matrix_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon25
arm_matrix_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon26
arm_park_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_park_f32($/;"	f
arm_park_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_park_q31($/;"	f
arm_pid_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE float32_t arm_pid_f32($/;"	f
arm_pid_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon29
arm_pid_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon27
arm_pid_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon28
arm_pid_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t arm_pid_q15($/;"	f
arm_pid_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t arm_pid_q31($/;"	f
arm_recip_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t arm_recip_q15($/;"	f
arm_recip_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t arm_recip_q31($/;"	f
arm_rfft_fast_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_rfft_fast_instance_f32 ;$/;"	t	typeref:struct:__anon45
arm_rfft_instance_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon44
arm_rfft_instance_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon42
arm_rfft_instance_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon43
arm_sqrt_f32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE arm_status arm_sqrt_f32($/;"	f
arm_status	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  } arm_status;$/;"	t	typeref:enum:__anon16
bitRevFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon39
bitRevFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon40
bitRevFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon35
bitRevFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon36
bitRevFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon37
bitRevFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon38
bitRevLength	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon41
bitReverseFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon39
bitReverseFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon40
bitReverseFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon35
bitReverseFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon36
bitReverseFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon37
bitReverseFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon38
bitReverseFlagR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlagR;                        \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon43
bitReverseFlagR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlagR;                      \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon42
bitReverseFlagR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon44
clip_q31_to_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t clip_q31_to_q15($/;"	f
clip_q31_to_q7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q7_t clip_q31_to_q7($/;"	f
clip_q63_to_q15	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t clip_q63_to_q15($/;"	f
clip_q63_to_q31	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t clip_q63_to_q31($/;"	f
energy	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon66
energy	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon68
energy	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon67
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon39
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon40
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon41
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon35
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon36
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon37
fftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon38
fftLenBy2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon44
fftLenBy2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon43
fftLenBy2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon42
fftLenRFFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t fftLenRFFT;                        \/**< length of the real sequence *\/$/;"	m	struct:__anon45
fftLenReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon43
fftLenReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon44
fftLenReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon42
float32_t	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  typedef float float32_t;$/;"	t
float64_t	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  typedef double float64_t;$/;"	t
ifftFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon39
ifftFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon40
ifftFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon35
ifftFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon36
ifftFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon37
ifftFlag	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon38
ifftFlagR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon43
ifftFlagR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon44
ifftFlagR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon42
maxDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon69
maxDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon70
maxDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon71
maxDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon72
mu	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon66
mu	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon63
mu	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon64
mu	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon68
mu	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon67
mu	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon65
mult32x64	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  static __INLINE q63_t mult32x64($/;"	f
multAcc_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7281;"	d
multAcc_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7309;"	d
multAcc_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7336;"	d
multAcc_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7357;"	d
multSub_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7285;"	d
multSub_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7313;"	d
multSub_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7340;"	d
multSub_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7361;"	d
mult_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7289;"	d
mult_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7317;"	d
mult_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7344;"	d
mult_32x32_keep32_R	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	7365;"	d
nValues	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon30
normalize	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon46
normalize	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon48
normalize	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon47
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon24
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon25
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon26
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon31
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon32
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon33
numCols	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon34
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon24
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon25
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon26
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon31
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon32
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon33
numRows	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon34
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon21
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon57
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon58
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon60
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon61
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon62
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon59
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon23
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon22
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon56
numStages	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon55
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon51
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon49
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon69
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon70
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon71
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon72
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon50
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon18
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon19
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon17
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon66
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon67
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon20
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon68
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon63
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon64
numTaps	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon65
onebyfftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon39
onebyfftLen	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon40
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon41
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon39
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon40
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon35
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon36
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon37
pBitRevTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon38
pCfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon44
pCfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon46
pCfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;          \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon42
pCfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon48
pCfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon43
pCfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon47
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon59
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon51
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon54
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon69
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon23
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon56
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon20
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon66
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon63
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon57
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon49
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon52
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon71
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon21
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon18
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon68
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon64
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon58
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon53
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon70
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon50
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon19
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon22
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon55
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon67
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon65
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon72
pCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon17
pCosFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon46
pCosFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon48
pCosFactor	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon47
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon24
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pData;   \/**< points to the data table. *\/$/;"	m	struct:__anon31
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon25
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon33
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon26
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon32
pData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q7_t *pData;                \/**< points to the data table. *\/$/;"	m	struct:__anon34
pRfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon46
pRfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon48
pRfft	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon47
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon62
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon59
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon51
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon54
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon69
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon23
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon56
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon20
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon66
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon63
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon57
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon60
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon49
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon52
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon71
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon21
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon18
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon68
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon64
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon58
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon61
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon53
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon70
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon50
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon19
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon22
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon67
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon65
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon55
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon72
pState	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon17
pTapDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon69
pTapDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon70
pTapDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon71
pTapDelay	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon72
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    const float32_t *pTwiddle;         \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon41
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon46
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon39
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon40
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddle;                     \/**< points to the Sin twiddle factor table. *\/$/;"	m	struct:__anon35
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon48
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon36
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddle;                     \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon37
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon47
pTwiddle	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon38
pTwiddleAReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon44
pTwiddleAReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddleAReal;                     \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon42
pTwiddleAReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddleAReal;                       \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon43
pTwiddleBReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon44
pTwiddleBReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddleBReal;                     \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon42
pTwiddleBReal	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddleBReal;                       \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon43
pTwiddleRFFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^	float32_t * pTwiddleRFFT;					\/**< Twiddle factors real stage  *\/$/;"	m	struct:__anon45
pYData	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon30
phaseLength	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon52
phaseLength	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon53
phaseLength	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon54
pkCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon62
pkCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon60
pkCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon61
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon21
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon64
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon65
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon22
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon55
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon67
postShift	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon68
pvCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon62
pvCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon60
pvCoeffs	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon61
q15_t	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  typedef int16_t q15_t;$/;"	t
q31_t	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  typedef int32_t q31_t;$/;"	t
q63_t	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  typedef int64_t q63_t;$/;"	t
q7_t	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^  typedef int8_t q7_t;$/;"	t
recipTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon68
recipTable	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon67
state	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon29
state	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon27
state	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon28
stateIndex	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon69
stateIndex	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon70
stateIndex	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon71
stateIndex	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon72
twidCoefModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon39
twidCoefModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon40
twidCoefModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon35
twidCoefModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon36
twidCoefModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon37
twidCoefModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon38
twidCoefRModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t twidCoefRModifier;                     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon44
twidCoefRModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon43
twidCoefRModifier	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon42
x0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon66
x0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon68
x0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon67
x1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon30
xSpacing	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon30
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon82
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon73
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon73::__anon74
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon77::__anon78
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon83
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon82
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon79
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon82
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon83
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon79::__anon80
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon77::__anon78
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon81
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon81
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon82
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon81
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon75
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon81
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon81
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon75::__anon76
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon77::__anon78
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon77::__anon78
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon83
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon73::__anon74
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon77::__anon78
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	496;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	491;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon81
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon73::__anon74
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon77::__anon78
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon82
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon81
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon82
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon81
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon81
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon81
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon81
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	494;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	390;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	389;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	393;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	392;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	396;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	395;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	387;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	386;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	384;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	383;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	492;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	410;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	409;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	413;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	412;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	346;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	345;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	340;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	339;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	349;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	348;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	352;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	351;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	343;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	342;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	374;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	373;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	371;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	370;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	356;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	355;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	368;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	367;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	365;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	364;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	362;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	361;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	359;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	358;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	380;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	379;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	377;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	376;"	d
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	400;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	399;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	403;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	402;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	406;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	405;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	417;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	416;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon82
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon82
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	489;"	d
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon82
SHP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon82
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon79::__anon80
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	495;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	490;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	461;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	460;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	464;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	463;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	467;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	466;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	443;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	442;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	440;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	439;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	449;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	448;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	446;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	445;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	453;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	452;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon83
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	457;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	456;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon77::__anon78
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon73::__anon74
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon77::__anon78
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon83
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon73::__anon74
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon77::__anon78
_BIT_SHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	524;"	d
_IP_IDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	526;"	d
_SHP_IDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	525;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	105;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	80;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	85;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	90;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	95;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	99;"	d
__CM0_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	73;"	d
__CM0_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	71;"	d
__CM0_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	72;"	d
__CM0_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	160;"	d
__CORE_CM0_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	155;"	d
__CORE_CM0_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	43;"	d
__CORTEX_M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	76;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	113;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	184;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	186;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	100;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	106;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	81;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	86;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	91;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	189;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	165;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	188;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	101;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	107;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	82;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	87;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	92;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	96;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	170;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	104;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon77::__anon78
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon75::__anon76
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon73::__anon74
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon79::__anon80
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon77::__anon78
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon77::__anon78
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon73	typeref:struct:__anon73::__anon74
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon75	typeref:struct:__anon75::__anon76
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon77	typeref:struct:__anon77::__anon78
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon79	typeref:struct:__anon79::__anon80
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon79::__anon80
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon73
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon75
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon77
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon79
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon77
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon93
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} APSR_Type;$/;"	t	typeref:union:__anon84
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon84::__anon85
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon88::__anon89
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon94
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon93
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon90
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon93
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon94
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon95
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon90::__anon91
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon88::__anon89
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon92
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon92
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon93
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon92
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon86
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon92
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon92
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon86::__anon87
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon88::__anon89
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon88::__anon89
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon94
MPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	607;"	d
MPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	606;"	d
MPU_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	528;"	d
MPU_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	527;"	d
MPU_CTRL_HFNMIENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	525;"	d
MPU_CTRL_HFNMIENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	524;"	d
MPU_CTRL_PRIVDEFENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	522;"	d
MPU_CTRL_PRIVDEFENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	521;"	d
MPU_RASR_AP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	552;"	d
MPU_RASR_AP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	551;"	d
MPU_RASR_ATTRS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	546;"	d
MPU_RASR_ATTRS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	545;"	d
MPU_RASR_B_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	564;"	d
MPU_RASR_B_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	563;"	d
MPU_RASR_C_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	561;"	d
MPU_RASR_C_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	560;"	d
MPU_RASR_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	573;"	d
MPU_RASR_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	572;"	d
MPU_RASR_SIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	570;"	d
MPU_RASR_SIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	569;"	d
MPU_RASR_SRD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	567;"	d
MPU_RASR_SRD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	566;"	d
MPU_RASR_S_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	558;"	d
MPU_RASR_S_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	557;"	d
MPU_RASR_TEX_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	555;"	d
MPU_RASR_TEX_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	554;"	d
MPU_RASR_XN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	549;"	d
MPU_RASR_XN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	548;"	d
MPU_RBAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	536;"	d
MPU_RBAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	535;"	d
MPU_RBAR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	542;"	d
MPU_RBAR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	541;"	d
MPU_RBAR_VALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	539;"	d
MPU_RBAR_VALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	538;"	d
MPU_RNR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	532;"	d
MPU_RNR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	531;"	d
MPU_TYPE_DREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	515;"	d
MPU_TYPE_DREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	514;"	d
MPU_TYPE_IREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	512;"	d
MPU_TYPE_IREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	511;"	d
MPU_TYPE_SEPARATE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	518;"	d
MPU_TYPE_SEPARATE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	517;"	d
MPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon95
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon84::__anon85
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon88::__anon89
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	603;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	598;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon92
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon84::__anon85
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon88::__anon89
RASR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon95
RBAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon95
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon93
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon92
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon93
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon92
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon92
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon92
RNR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon95
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon92
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	601;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	411;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	410;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	414;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	413;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	417;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	416;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	408;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	407;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	405;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	404;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	599;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	431;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	430;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	434;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	433;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	361;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	360;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	355;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	354;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	364;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	363;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	367;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	366;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	358;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	357;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	389;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	388;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	386;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	385;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	371;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	370;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	383;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	382;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	380;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	379;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	377;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	376;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	374;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	373;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	395;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	394;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	392;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	391;"	d
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	421;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	420;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	424;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	423;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	427;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	426;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	438;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	437;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon93
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	400;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	399;"	d
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon93
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	596;"	d
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon93
SHP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon93
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon90::__anon91
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	602;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	597;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	482;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	481;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	485;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	484;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	488;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	487;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	464;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	463;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	461;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	460;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	470;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	469;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	467;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	466;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	474;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	473;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon94
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	478;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	477;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon88::__anon89
TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon95
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon84::__anon85
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon88::__anon89
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon94
VTOR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon93
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon84::__anon85
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon88::__anon89
_BIT_SHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	635;"	d
_IP_IDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	637;"	d
_SHP_IDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	636;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	105;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	80;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	85;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	90;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	95;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	99;"	d
__CM0PLUS_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	73;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	71;"	d
__CM0PLUS_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	72;"	d
__CM0PLUS_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	160;"	d
__CORE_CM0PLUS_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	155;"	d
__CORE_CM0PLUS_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	43;"	d
__CORTEX_M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	76;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	113;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	194;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	196;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	100;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	106;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	81;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	86;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	91;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	199;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	165;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	175;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	198;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	101;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	107;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	82;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	87;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	92;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	96;"	d
__VTOR_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	170;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	180;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	104;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon88::__anon89
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon86::__anon87
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon84::__anon85
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon90::__anon91
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon88::__anon89
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon88::__anon89
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon84	typeref:struct:__anon84::__anon85
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon86	typeref:struct:__anon86::__anon87
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon88	typeref:struct:__anon88::__anon89
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon90	typeref:struct:__anon90::__anon91
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon90::__anon91
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon84
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon86
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon88
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon90
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm0plus.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon88
ACPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon111
ACTLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon106
ADR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon105
AFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon105
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon105
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon96
BFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon105
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon100::__anon101
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon96::__anon97
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon107
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon105
CFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon105
CID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon108
CID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon108
CID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon108
CID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon108
CLAIMCLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon111
CLAIMSET	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon111
COMP0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon110
COMP1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon110
COMP2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon110
COMP3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon110
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon102
CPACR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon105
CPICNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon110
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon105
CSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon111
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon110
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon107
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon112
CYCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon110
CoreDebug	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1261;"	d
CoreDebug_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1249;"	d
CoreDebug_DCRSR_REGSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1193;"	d
CoreDebug_DCRSR_REGSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1192;"	d
CoreDebug_DCRSR_REGWnR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1190;"	d
CoreDebug_DCRSR_REGWnR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1189;"	d
CoreDebug_DEMCR_MON_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1209;"	d
CoreDebug_DEMCR_MON_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1208;"	d
CoreDebug_DEMCR_MON_PEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1206;"	d
CoreDebug_DEMCR_MON_PEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1205;"	d
CoreDebug_DEMCR_MON_REQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1200;"	d
CoreDebug_DEMCR_MON_REQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1199;"	d
CoreDebug_DEMCR_MON_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1203;"	d
CoreDebug_DEMCR_MON_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1202;"	d
CoreDebug_DEMCR_TRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1197;"	d
CoreDebug_DEMCR_TRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1196;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1218;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1217;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1224;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1223;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1233;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1232;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1212;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1211;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1215;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1214;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1230;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1229;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1227;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1226;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1221;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1220;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1186;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1185;"	d
CoreDebug_DHCSR_C_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1183;"	d
CoreDebug_DHCSR_C_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1182;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1177;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1176;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1174;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1173;"	d
CoreDebug_DHCSR_C_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1180;"	d
CoreDebug_DHCSR_C_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1179;"	d
CoreDebug_DHCSR_DBGKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1153;"	d
CoreDebug_DHCSR_DBGKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1152;"	d
CoreDebug_DHCSR_S_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1168;"	d
CoreDebug_DHCSR_S_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1167;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1162;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1161;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1171;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1170;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1156;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1155;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1159;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1158;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1165;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1164;"	d
CoreDebug_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon113
DCRDR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon113
DCRSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon113
DEMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon113
DEVID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon111
DEVTYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon111
DFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon105
DFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon105
DHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon113
DWT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1259;"	d
DWT_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1247;"	d
DWT_CPICNT_CPICNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	836;"	d
DWT_CPICNT_CPICNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	835;"	d
DWT_CTRL_CPIEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	811;"	d
DWT_CTRL_CPIEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	810;"	d
DWT_CTRL_CYCCNTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	832;"	d
DWT_CTRL_CYCCNTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	831;"	d
DWT_CTRL_CYCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	796;"	d
DWT_CTRL_CYCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	795;"	d
DWT_CTRL_CYCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	823;"	d
DWT_CTRL_CYCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	822;"	d
DWT_CTRL_EXCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	808;"	d
DWT_CTRL_EXCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	807;"	d
DWT_CTRL_EXCTRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	814;"	d
DWT_CTRL_EXCTRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	813;"	d
DWT_CTRL_FOLDEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	799;"	d
DWT_CTRL_FOLDEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	798;"	d
DWT_CTRL_LSUEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	802;"	d
DWT_CTRL_LSUEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	801;"	d
DWT_CTRL_NOCYCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	790;"	d
DWT_CTRL_NOCYCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	789;"	d
DWT_CTRL_NOEXTTRIG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	787;"	d
DWT_CTRL_NOEXTTRIG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	786;"	d
DWT_CTRL_NOPRFCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	793;"	d
DWT_CTRL_NOPRFCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	792;"	d
DWT_CTRL_NOTRCPKT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	784;"	d
DWT_CTRL_NOTRCPKT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	783;"	d
DWT_CTRL_NUMCOMP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	781;"	d
DWT_CTRL_NUMCOMP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	780;"	d
DWT_CTRL_PCSAMPLENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	817;"	d
DWT_CTRL_PCSAMPLENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	816;"	d
DWT_CTRL_POSTINIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	826;"	d
DWT_CTRL_POSTINIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	825;"	d
DWT_CTRL_POSTPRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	829;"	d
DWT_CTRL_POSTPRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	828;"	d
DWT_CTRL_SLEEPEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	805;"	d
DWT_CTRL_SLEEPEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	804;"	d
DWT_CTRL_SYNCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	820;"	d
DWT_CTRL_SYNCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	819;"	d
DWT_EXCCNT_EXCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	840;"	d
DWT_EXCCNT_EXCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	839;"	d
DWT_FOLDCNT_FOLDCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	852;"	d
DWT_FOLDCNT_FOLDCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	851;"	d
DWT_FUNCTION_CYCMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	878;"	d
DWT_FUNCTION_CYCMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	877;"	d
DWT_FUNCTION_DATAVADDR0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	866;"	d
DWT_FUNCTION_DATAVADDR0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	865;"	d
DWT_FUNCTION_DATAVADDR1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	863;"	d
DWT_FUNCTION_DATAVADDR1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	862;"	d
DWT_FUNCTION_DATAVMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	875;"	d
DWT_FUNCTION_DATAVMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	874;"	d
DWT_FUNCTION_DATAVSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	869;"	d
DWT_FUNCTION_DATAVSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	868;"	d
DWT_FUNCTION_EMITRANGE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	881;"	d
DWT_FUNCTION_EMITRANGE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	880;"	d
DWT_FUNCTION_FUNCTION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	884;"	d
DWT_FUNCTION_FUNCTION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	883;"	d
DWT_FUNCTION_LNK1ENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	872;"	d
DWT_FUNCTION_LNK1ENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	871;"	d
DWT_FUNCTION_MATCHED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	860;"	d
DWT_FUNCTION_MATCHED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	859;"	d
DWT_LSUCNT_LSUCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	848;"	d
DWT_LSUCNT_LSUCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	847;"	d
DWT_MASK_MASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	856;"	d
DWT_MASK_MASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	855;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	844;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	843;"	d
DWT_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon110
EXCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon110
FFCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon111
FFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon111
FIFO0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon111
FIFO1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon111
FOLDCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon110
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon102::__anon103
FSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon111
FUNCTION0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon110
FUNCTION1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon110
FUNCTION2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon110
FUNCTION3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon110
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon100::__anon101
HFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon105
IABR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon104
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon104
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon104
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon105
ICTR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon106
IMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon108
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon104
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon98
IRR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon108
ISAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon105
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon104
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon104
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon100::__anon101
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon98::__anon99
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon100::__anon101
ITATBCTR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon111
ITATBCTR2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon111
ITCTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon111
ITM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1258;"	d
ITM_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1246;"	d
ITM_CheckChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	729;"	d
ITM_IMCR_INTEGRATION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	728;"	d
ITM_IRR_ATREADYM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	725;"	d
ITM_IRR_ATREADYM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	724;"	d
ITM_IWR_ATVALIDM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	721;"	d
ITM_IWR_ATVALIDM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	720;"	d
ITM_LSR_Access_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	736;"	d
ITM_LSR_Access_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	735;"	d
ITM_LSR_ByteAcc_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	733;"	d
ITM_LSR_ByteAcc_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	732;"	d
ITM_LSR_Present_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	739;"	d
ITM_LSR_Present_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	738;"	d
ITM_RXBUFFER_EMPTY	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1570;"	d
ITM_ReceiveChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	693;"	d
ITM_TCR_BUSY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	692;"	d
ITM_TCR_DWTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	708;"	d
ITM_TCR_DWTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	707;"	d
ITM_TCR_GTSFREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	699;"	d
ITM_TCR_GTSFREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	698;"	d
ITM_TCR_ITMENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	717;"	d
ITM_TCR_ITMENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	716;"	d
ITM_TCR_SWOENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	705;"	d
ITM_TCR_SWOENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	704;"	d
ITM_TCR_SYNCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	711;"	d
ITM_TCR_SYNCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	710;"	d
ITM_TCR_TSENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	714;"	d
ITM_TCR_TSENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	713;"	d
ITM_TCR_TSPrescale_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	702;"	d
ITM_TCR_TSPrescale_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	701;"	d
ITM_TCR_TraceBusID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	696;"	d
ITM_TCR_TraceBusID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	695;"	d
ITM_TPR_PRIVMASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	689;"	d
ITM_TPR_PRIVMASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	688;"	d
ITM_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon108
IWR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon108
LAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon108
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon107
LSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon108
LSUCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon110
MASK0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon110
MASK1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon110
MASK2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon110
MASK3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon110
MMFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon105
MMFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon105
MPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1265;"	d
MPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1264;"	d
MPU_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1084;"	d
MPU_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1083;"	d
MPU_CTRL_HFNMIENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1081;"	d
MPU_CTRL_HFNMIENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1080;"	d
MPU_CTRL_PRIVDEFENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1078;"	d
MPU_CTRL_PRIVDEFENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1077;"	d
MPU_RASR_AP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1108;"	d
MPU_RASR_AP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1107;"	d
MPU_RASR_ATTRS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1102;"	d
MPU_RASR_ATTRS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1101;"	d
MPU_RASR_B_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1120;"	d
MPU_RASR_B_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1119;"	d
MPU_RASR_C_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1117;"	d
MPU_RASR_C_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1116;"	d
MPU_RASR_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1129;"	d
MPU_RASR_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1128;"	d
MPU_RASR_SIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1126;"	d
MPU_RASR_SIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1125;"	d
MPU_RASR_SRD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1123;"	d
MPU_RASR_SRD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1122;"	d
MPU_RASR_S_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1114;"	d
MPU_RASR_S_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1113;"	d
MPU_RASR_TEX_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1111;"	d
MPU_RASR_TEX_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1110;"	d
MPU_RASR_XN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1105;"	d
MPU_RASR_XN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1104;"	d
MPU_RBAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1092;"	d
MPU_RBAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1091;"	d
MPU_RBAR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1098;"	d
MPU_RBAR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1097;"	d
MPU_RBAR_VALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1095;"	d
MPU_RBAR_VALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1094;"	d
MPU_RNR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1088;"	d
MPU_RNR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1087;"	d
MPU_TYPE_DREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1071;"	d
MPU_TYPE_DREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1070;"	d
MPU_TYPE_IREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1068;"	d
MPU_TYPE_IREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1067;"	d
MPU_TYPE_SEPARATE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1074;"	d
MPU_TYPE_SEPARATE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1073;"	d
MPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon112
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon100::__anon101
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon96::__anon97
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1257;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1251;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	326;"	d
NVIC_STIR_INTID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	325;"	d
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon104
PCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon110
PFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon105
PID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon108
PID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon108
PID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon108
PID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon108
PID4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon108
PID5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon108
PID6	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon108
PID7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon108
PORT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon108	typeref:union:__anon108::__anon109
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon100::__anon101
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon96::__anon97
RASR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon112
RASR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon112
RASR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon112
RASR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon112
RBAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon112
RBAR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon112
RBAR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon112
RBAR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon112
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon106
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon110
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon104
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon111
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon105
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon108
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon108
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon106
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon110
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon111
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon111
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon108
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon110
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon104
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon104
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon108
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon111
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon111
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon108
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon104
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon111
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon104
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon108
RESERVED7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon111
RNR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon112
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon104
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1255;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	431;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	430;"	d
SCB_AIRCR_PRIGROUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	434;"	d
SCB_AIRCR_PRIGROUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	433;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	437;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	436;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	440;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	439;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	428;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	427;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	425;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	424;"	d
SCB_AIRCR_VECTRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	443;"	d
SCB_AIRCR_VECTRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	442;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1252;"	d
SCB_CCR_BFHFNMIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	460;"	d
SCB_CCR_BFHFNMIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	459;"	d
SCB_CCR_DIV_0_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	463;"	d
SCB_CCR_DIV_0_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	462;"	d
SCB_CCR_NONBASETHRDENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	472;"	d
SCB_CCR_NONBASETHRDENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	471;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	457;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	456;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	466;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	465;"	d
SCB_CCR_USERSETMPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	469;"	d
SCB_CCR_USERSETMPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	468;"	d
SCB_CFSR_BUSFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	522;"	d
SCB_CFSR_BUSFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	521;"	d
SCB_CFSR_MEMFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	525;"	d
SCB_CFSR_MEMFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	524;"	d
SCB_CFSR_USGFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	519;"	d
SCB_CFSR_USGFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	518;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	372;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	371;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	366;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	365;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	375;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	374;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	378;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	377;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	369;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	368;"	d
SCB_DFSR_BKPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	548;"	d
SCB_DFSR_BKPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	547;"	d
SCB_DFSR_DWTTRAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	545;"	d
SCB_DFSR_DWTTRAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	544;"	d
SCB_DFSR_EXTERNAL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	539;"	d
SCB_DFSR_EXTERNAL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	538;"	d
SCB_DFSR_HALTED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	551;"	d
SCB_DFSR_HALTED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	550;"	d
SCB_DFSR_VCATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	542;"	d
SCB_DFSR_VCATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	541;"	d
SCB_HFSR_DEBUGEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	529;"	d
SCB_HFSR_DEBUGEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	528;"	d
SCB_HFSR_FORCED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	532;"	d
SCB_HFSR_FORCED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	531;"	d
SCB_HFSR_VECTTBL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	535;"	d
SCB_HFSR_VECTTBL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	534;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	400;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	399;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	397;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	396;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	382;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	381;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	394;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	393;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	391;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	390;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	388;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	387;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	385;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	384;"	d
SCB_ICSR_RETTOBASE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	406;"	d
SCB_ICSR_RETTOBASE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	405;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	409;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	408;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	403;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	402;"	d
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	447;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	446;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	450;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	449;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	453;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	452;"	d
SCB_SHCSR_BUSFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	512;"	d
SCB_SHCSR_BUSFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	511;"	d
SCB_SHCSR_BUSFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	479;"	d
SCB_SHCSR_BUSFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	478;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	488;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	487;"	d
SCB_SHCSR_MEMFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	515;"	d
SCB_SHCSR_MEMFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	514;"	d
SCB_SHCSR_MEMFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	482;"	d
SCB_SHCSR_MEMFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	481;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	491;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	490;"	d
SCB_SHCSR_MONITORACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	503;"	d
SCB_SHCSR_MONITORACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	502;"	d
SCB_SHCSR_PENDSVACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	500;"	d
SCB_SHCSR_PENDSVACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	499;"	d
SCB_SHCSR_SVCALLACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	506;"	d
SCB_SHCSR_SVCALLACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	505;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	485;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	484;"	d
SCB_SHCSR_SYSTICKACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	497;"	d
SCB_SHCSR_SYSTICKACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	496;"	d
SCB_SHCSR_USGFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	509;"	d
SCB_SHCSR_USGFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	508;"	d
SCB_SHCSR_USGFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	476;"	d
SCB_SHCSR_USGFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	475;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	494;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	493;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon105
SCB_VTOR_TBLBASE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	414;"	d
SCB_VTOR_TBLBASE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	413;"	d
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	417;"	d
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	420;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	416;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	419;"	d
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon105
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1245;"	d
SCnSCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1254;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	585;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	584;"	d
SCnSCB_ACTLR_DISFOLD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	582;"	d
SCnSCB_ACTLR_DISFOLD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	581;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	588;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	587;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	577;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	576;"	d
SCnSCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon106
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon105
SHP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon105
SLEEPCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon110
SPPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon111
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon102::__anon103
SSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon111
STIR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon104
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1256;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1250;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	632;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	631;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	635;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	634;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	638;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	637;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	614;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	613;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	611;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	610;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	620;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	619;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	617;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	616;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	624;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	623;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon107
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	628;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	627;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon100::__anon101
TCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon108
TER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon108
TPI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1260;"	d
TPI_ACPR_PRESCALER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	927;"	d
TPI_ACPR_PRESCALER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	926;"	d
TPI_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1248;"	d
TPI_DEVID_AsynClkIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1027;"	d
TPI_DEVID_AsynClkIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1026;"	d
TPI_DEVID_MANCVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1018;"	d
TPI_DEVID_MANCVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1017;"	d
TPI_DEVID_MinBufSz_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1024;"	d
TPI_DEVID_MinBufSz_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1023;"	d
TPI_DEVID_NRZVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1015;"	d
TPI_DEVID_NRZVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1014;"	d
TPI_DEVID_NrTraceInput_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1030;"	d
TPI_DEVID_NrTraceInput_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1029;"	d
TPI_DEVID_PTINVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1021;"	d
TPI_DEVID_PTINVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1020;"	d
TPI_DEVTYPE_MajorType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1037;"	d
TPI_DEVTYPE_MajorType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1036;"	d
TPI_DEVTYPE_SubType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1034;"	d
TPI_DEVTYPE_SubType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1033;"	d
TPI_FFCR_EnFCont_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	951;"	d
TPI_FFCR_EnFCont_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	950;"	d
TPI_FFCR_TrigIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	948;"	d
TPI_FFCR_TrigIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	947;"	d
TPI_FFSR_FlInProg_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	944;"	d
TPI_FFSR_FlInProg_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	943;"	d
TPI_FFSR_FtNonStop_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	935;"	d
TPI_FFSR_FtNonStop_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	934;"	d
TPI_FFSR_FtStopped_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	941;"	d
TPI_FFSR_FtStopped_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	940;"	d
TPI_FFSR_TCPresent_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	938;"	d
TPI_FFSR_TCPresent_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	937;"	d
TPI_FIFO0_ETM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	977;"	d
TPI_FIFO0_ETM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	976;"	d
TPI_FIFO0_ETM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	974;"	d
TPI_FIFO0_ETM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	973;"	d
TPI_FIFO0_ETM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	971;"	d
TPI_FIFO0_ETM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	970;"	d
TPI_FIFO0_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	965;"	d
TPI_FIFO0_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	964;"	d
TPI_FIFO0_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	968;"	d
TPI_FIFO0_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	967;"	d
TPI_FIFO0_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	959;"	d
TPI_FIFO0_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	958;"	d
TPI_FIFO0_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	962;"	d
TPI_FIFO0_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	961;"	d
TPI_FIFO1_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	991;"	d
TPI_FIFO1_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	990;"	d
TPI_FIFO1_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	994;"	d
TPI_FIFO1_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	993;"	d
TPI_FIFO1_ITM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1003;"	d
TPI_FIFO1_ITM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1002;"	d
TPI_FIFO1_ITM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1000;"	d
TPI_FIFO1_ITM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	999;"	d
TPI_FIFO1_ITM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	997;"	d
TPI_FIFO1_ITM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	996;"	d
TPI_FIFO1_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	985;"	d
TPI_FIFO1_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	984;"	d
TPI_FIFO1_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	988;"	d
TPI_FIFO1_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	987;"	d
TPI_ITATBCTR0_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1007;"	d
TPI_ITATBCTR0_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1006;"	d
TPI_ITATBCTR2_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	981;"	d
TPI_ITATBCTR2_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	980;"	d
TPI_ITCTRL_Mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1011;"	d
TPI_ITCTRL_Mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	1010;"	d
TPI_SPPR_TXMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	931;"	d
TPI_SPPR_TXMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	930;"	d
TPI_TRIGGER_TRIGGER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	955;"	d
TPI_TRIGGER_TRIGGER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	954;"	d
TPI_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon111
TPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon108
TRIGGER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon111
TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon112
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon100::__anon101
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon96::__anon97
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon107
VTOR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon105
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon100::__anon101
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon96::__anon97
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	105;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	80;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	85;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	90;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	95;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	99;"	d
__CM3_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	73;"	d
__CM3_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	71;"	d
__CM3_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	72;"	d
__CM3_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	160;"	d
__CORE_CM3_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	155;"	d
__CORE_CM3_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	43;"	d
__CORTEX_M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	76;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	113;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	189;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	191;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	100;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	106;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	81;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	86;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	91;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	194;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	165;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	170;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	193;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	101;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	107;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	82;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	87;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	92;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	96;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	175;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	104;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon100::__anon101
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon98::__anon99
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon96::__anon97
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon102::__anon103
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon100::__anon101
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon100::__anon101
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon100	typeref:struct:__anon100::__anon101
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon102	typeref:struct:__anon102::__anon103
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon96	typeref:struct:__anon96::__anon97
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon98	typeref:struct:__anon98::__anon99
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon102::__anon103
u16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon108::__anon109
u32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon108::__anon109
u8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon108::__anon109
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon100
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon102
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon96
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon98
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon100
ACPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon129
ACTLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon124
ADR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon123
AFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon123
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon123
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon114
BFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon123
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon114::__anon115
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon118::__anon119
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon125
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon123
CFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon123
CID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon126
CID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon126
CID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon126
CID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon126
CLAIMCLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon129
CLAIMSET	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon129
COMP0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon128
COMP1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon128
COMP2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon128
COMP3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon128
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon120
CPACR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon123
CPICNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon128
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon123
CSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon129
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon128
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon125
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon130
CYCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon128
CoreDebug	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1407;"	d
CoreDebug_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1395;"	d
CoreDebug_DCRSR_REGSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1339;"	d
CoreDebug_DCRSR_REGSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1338;"	d
CoreDebug_DCRSR_REGWnR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1336;"	d
CoreDebug_DCRSR_REGWnR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1335;"	d
CoreDebug_DEMCR_MON_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1355;"	d
CoreDebug_DEMCR_MON_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1354;"	d
CoreDebug_DEMCR_MON_PEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1352;"	d
CoreDebug_DEMCR_MON_PEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1351;"	d
CoreDebug_DEMCR_MON_REQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1346;"	d
CoreDebug_DEMCR_MON_REQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1345;"	d
CoreDebug_DEMCR_MON_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1349;"	d
CoreDebug_DEMCR_MON_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1348;"	d
CoreDebug_DEMCR_TRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1343;"	d
CoreDebug_DEMCR_TRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1342;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1364;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1363;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1370;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1369;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1379;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1378;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1358;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1357;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1361;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1360;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1376;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1375;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1373;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1372;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1367;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1366;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1332;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1331;"	d
CoreDebug_DHCSR_C_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1329;"	d
CoreDebug_DHCSR_C_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1328;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1323;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1322;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1320;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1319;"	d
CoreDebug_DHCSR_C_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1326;"	d
CoreDebug_DHCSR_C_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1325;"	d
CoreDebug_DHCSR_DBGKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1299;"	d
CoreDebug_DHCSR_DBGKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1298;"	d
CoreDebug_DHCSR_S_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1314;"	d
CoreDebug_DHCSR_S_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1313;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1308;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1307;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1317;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1316;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1302;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1301;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1305;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1304;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1311;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1310;"	d
CoreDebug_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon132
DCRDR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon132
DCRSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon132
DEMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon132
DEVID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon129
DEVTYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon129
DFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon123
DFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon123
DHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon132
DWT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1405;"	d
DWT_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1393;"	d
DWT_CPICNT_CPICNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	876;"	d
DWT_CPICNT_CPICNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	875;"	d
DWT_CTRL_CPIEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	851;"	d
DWT_CTRL_CPIEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	850;"	d
DWT_CTRL_CYCCNTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	872;"	d
DWT_CTRL_CYCCNTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	871;"	d
DWT_CTRL_CYCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	836;"	d
DWT_CTRL_CYCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	835;"	d
DWT_CTRL_CYCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	863;"	d
DWT_CTRL_CYCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	862;"	d
DWT_CTRL_EXCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	848;"	d
DWT_CTRL_EXCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	847;"	d
DWT_CTRL_EXCTRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	854;"	d
DWT_CTRL_EXCTRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	853;"	d
DWT_CTRL_FOLDEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	839;"	d
DWT_CTRL_FOLDEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	838;"	d
DWT_CTRL_LSUEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	842;"	d
DWT_CTRL_LSUEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	841;"	d
DWT_CTRL_NOCYCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	830;"	d
DWT_CTRL_NOCYCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	829;"	d
DWT_CTRL_NOEXTTRIG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	827;"	d
DWT_CTRL_NOEXTTRIG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	826;"	d
DWT_CTRL_NOPRFCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	833;"	d
DWT_CTRL_NOPRFCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	832;"	d
DWT_CTRL_NOTRCPKT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	824;"	d
DWT_CTRL_NOTRCPKT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	823;"	d
DWT_CTRL_NUMCOMP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	821;"	d
DWT_CTRL_NUMCOMP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	820;"	d
DWT_CTRL_PCSAMPLENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	857;"	d
DWT_CTRL_PCSAMPLENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	856;"	d
DWT_CTRL_POSTINIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	866;"	d
DWT_CTRL_POSTINIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	865;"	d
DWT_CTRL_POSTPRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	869;"	d
DWT_CTRL_POSTPRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	868;"	d
DWT_CTRL_SLEEPEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	845;"	d
DWT_CTRL_SLEEPEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	844;"	d
DWT_CTRL_SYNCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	860;"	d
DWT_CTRL_SYNCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	859;"	d
DWT_EXCCNT_EXCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	880;"	d
DWT_EXCCNT_EXCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	879;"	d
DWT_FOLDCNT_FOLDCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	892;"	d
DWT_FOLDCNT_FOLDCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	891;"	d
DWT_FUNCTION_CYCMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	918;"	d
DWT_FUNCTION_CYCMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	917;"	d
DWT_FUNCTION_DATAVADDR0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	906;"	d
DWT_FUNCTION_DATAVADDR0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	905;"	d
DWT_FUNCTION_DATAVADDR1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	903;"	d
DWT_FUNCTION_DATAVADDR1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	902;"	d
DWT_FUNCTION_DATAVMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	915;"	d
DWT_FUNCTION_DATAVMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	914;"	d
DWT_FUNCTION_DATAVSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	909;"	d
DWT_FUNCTION_DATAVSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	908;"	d
DWT_FUNCTION_EMITRANGE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	921;"	d
DWT_FUNCTION_EMITRANGE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	920;"	d
DWT_FUNCTION_FUNCTION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	924;"	d
DWT_FUNCTION_FUNCTION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	923;"	d
DWT_FUNCTION_LNK1ENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	912;"	d
DWT_FUNCTION_LNK1ENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	911;"	d
DWT_FUNCTION_MATCHED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	900;"	d
DWT_FUNCTION_MATCHED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	899;"	d
DWT_LSUCNT_LSUCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	888;"	d
DWT_LSUCNT_LSUCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	887;"	d
DWT_MASK_MASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	896;"	d
DWT_MASK_MASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	895;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	884;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	883;"	d
DWT_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon128
EXCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon128
FFCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon129
FFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon129
FIFO0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon129
FIFO1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon129
FOLDCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon128
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon120::__anon121
FPCAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon131
FPCCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon131
FPDSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon131
FPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1416;"	d
FPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1415;"	d
FPU_FPCAR_ADDRESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1224;"	d
FPU_FPCAR_ADDRESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1223;"	d
FPU_FPCCR_ASPEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1196;"	d
FPU_FPCCR_ASPEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1195;"	d
FPU_FPCCR_BFRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1205;"	d
FPU_FPCCR_BFRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1204;"	d
FPU_FPCCR_HFRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1211;"	d
FPU_FPCCR_HFRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1210;"	d
FPU_FPCCR_LSPACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1220;"	d
FPU_FPCCR_LSPACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1219;"	d
FPU_FPCCR_LSPEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1199;"	d
FPU_FPCCR_LSPEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1198;"	d
FPU_FPCCR_MMRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1208;"	d
FPU_FPCCR_MMRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1207;"	d
FPU_FPCCR_MONRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1202;"	d
FPU_FPCCR_MONRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1201;"	d
FPU_FPCCR_THREAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1214;"	d
FPU_FPCCR_THREAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1213;"	d
FPU_FPCCR_USER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1217;"	d
FPU_FPCCR_USER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1216;"	d
FPU_FPDSCR_AHP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1228;"	d
FPU_FPDSCR_AHP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1227;"	d
FPU_FPDSCR_DN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1231;"	d
FPU_FPDSCR_DN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1230;"	d
FPU_FPDSCR_FZ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1234;"	d
FPU_FPDSCR_FZ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1233;"	d
FPU_FPDSCR_RMode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1237;"	d
FPU_FPDSCR_RMode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1236;"	d
FPU_MVFR0_A_SIMD_registers_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1262;"	d
FPU_MVFR0_A_SIMD_registers_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1261;"	d
FPU_MVFR0_Divide_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1250;"	d
FPU_MVFR0_Divide_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1249;"	d
FPU_MVFR0_Double_precision_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1256;"	d
FPU_MVFR0_Double_precision_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1255;"	d
FPU_MVFR0_FP_excep_trapping_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1253;"	d
FPU_MVFR0_FP_excep_trapping_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1252;"	d
FPU_MVFR0_FP_rounding_modes_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1241;"	d
FPU_MVFR0_FP_rounding_modes_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1240;"	d
FPU_MVFR0_Short_vectors_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1244;"	d
FPU_MVFR0_Short_vectors_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1243;"	d
FPU_MVFR0_Single_precision_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1259;"	d
FPU_MVFR0_Single_precision_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1258;"	d
FPU_MVFR0_Square_root_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1247;"	d
FPU_MVFR0_Square_root_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1246;"	d
FPU_MVFR1_D_NaN_mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1272;"	d
FPU_MVFR1_D_NaN_mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1271;"	d
FPU_MVFR1_FP_HPFP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1269;"	d
FPU_MVFR1_FP_HPFP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1268;"	d
FPU_MVFR1_FP_fused_MAC_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1266;"	d
FPU_MVFR1_FP_fused_MAC_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1265;"	d
FPU_MVFR1_FtZ_mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1275;"	d
FPU_MVFR1_FtZ_mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1274;"	d
FPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon131
FSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon129
FUNCTION0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon128
FUNCTION1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon128
FUNCTION2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon128
FUNCTION3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon128
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon118::__anon119
HFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon123
IABR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon122
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon122
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon122
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon123
ICTR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon124
IMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon126
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon122
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon116
IRR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon126
ISAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon123
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon122
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon122
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon116::__anon117
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon118::__anon119
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon118::__anon119
ITATBCTR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon129
ITATBCTR2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon129
ITCTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon129
ITM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1404;"	d
ITM_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1392;"	d
ITM_CheckChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	769;"	d
ITM_IMCR_INTEGRATION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	768;"	d
ITM_IRR_ATREADYM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	765;"	d
ITM_IRR_ATREADYM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	764;"	d
ITM_IWR_ATVALIDM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	761;"	d
ITM_IWR_ATVALIDM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	760;"	d
ITM_LSR_Access_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	776;"	d
ITM_LSR_Access_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	775;"	d
ITM_LSR_ByteAcc_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	773;"	d
ITM_LSR_ByteAcc_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	772;"	d
ITM_LSR_Present_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	779;"	d
ITM_LSR_Present_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	778;"	d
ITM_RXBUFFER_EMPTY	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1722;"	d
ITM_ReceiveChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	733;"	d
ITM_TCR_BUSY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	732;"	d
ITM_TCR_DWTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	748;"	d
ITM_TCR_DWTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	747;"	d
ITM_TCR_GTSFREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	739;"	d
ITM_TCR_GTSFREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	738;"	d
ITM_TCR_ITMENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	757;"	d
ITM_TCR_ITMENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	756;"	d
ITM_TCR_SWOENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	745;"	d
ITM_TCR_SWOENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	744;"	d
ITM_TCR_SYNCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	751;"	d
ITM_TCR_SYNCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	750;"	d
ITM_TCR_TSENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	754;"	d
ITM_TCR_TSENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	753;"	d
ITM_TCR_TSPrescale_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	742;"	d
ITM_TCR_TSPrescale_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	741;"	d
ITM_TCR_TraceBusID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	736;"	d
ITM_TCR_TraceBusID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	735;"	d
ITM_TPR_PRIVMASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	729;"	d
ITM_TPR_PRIVMASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	728;"	d
ITM_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon126
IWR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon126
LAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon126
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon125
LSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon126
LSUCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon128
MASK0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon128
MASK1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon128
MASK2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon128
MASK3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon128
MMFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon123
MMFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon123
MPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1411;"	d
MPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1410;"	d
MPU_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1124;"	d
MPU_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1123;"	d
MPU_CTRL_HFNMIENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1121;"	d
MPU_CTRL_HFNMIENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1120;"	d
MPU_CTRL_PRIVDEFENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1118;"	d
MPU_CTRL_PRIVDEFENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1117;"	d
MPU_RASR_AP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1148;"	d
MPU_RASR_AP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1147;"	d
MPU_RASR_ATTRS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1142;"	d
MPU_RASR_ATTRS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1141;"	d
MPU_RASR_B_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1160;"	d
MPU_RASR_B_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1159;"	d
MPU_RASR_C_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1157;"	d
MPU_RASR_C_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1156;"	d
MPU_RASR_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1169;"	d
MPU_RASR_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1168;"	d
MPU_RASR_SIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1166;"	d
MPU_RASR_SIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1165;"	d
MPU_RASR_SRD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1163;"	d
MPU_RASR_SRD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1162;"	d
MPU_RASR_S_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1154;"	d
MPU_RASR_S_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1153;"	d
MPU_RASR_TEX_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1151;"	d
MPU_RASR_TEX_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1150;"	d
MPU_RASR_XN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1145;"	d
MPU_RASR_XN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1144;"	d
MPU_RBAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1132;"	d
MPU_RBAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1131;"	d
MPU_RBAR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1138;"	d
MPU_RBAR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1137;"	d
MPU_RBAR_VALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1135;"	d
MPU_RBAR_VALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1134;"	d
MPU_RNR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1128;"	d
MPU_RNR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1127;"	d
MPU_TYPE_DREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1111;"	d
MPU_TYPE_DREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1110;"	d
MPU_TYPE_IREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1108;"	d
MPU_TYPE_IREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1107;"	d
MPU_TYPE_SEPARATE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1114;"	d
MPU_TYPE_SEPARATE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1113;"	d
MPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon130
MVFR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon131
MVFR1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon131
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon114::__anon115
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon118::__anon119
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1403;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1397;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	373;"	d
NVIC_STIR_INTID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	372;"	d
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon122
PCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon128
PFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon123
PID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon126
PID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon126
PID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon126
PID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon126
PID4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon126
PID5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon126
PID6	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon126
PID7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon126
PORT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon126	typeref:union:__anon126::__anon127
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon114::__anon115
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon118::__anon119
RASR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon130
RASR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon130
RASR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon130
RASR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon130
RBAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon130
RBAR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon130
RBAR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon130
RBAR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon130
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon124
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon128
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon131
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon122
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon129
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon123
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon126
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon126
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon128
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon129
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon129
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon126
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon128
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon122
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon122
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon126
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon129
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon129
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon126
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon122
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon129
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon122
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon126
RESERVED7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon129
RNR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon130
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon122
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1401;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	470;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	469;"	d
SCB_AIRCR_PRIGROUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	473;"	d
SCB_AIRCR_PRIGROUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	472;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	476;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	475;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	479;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	478;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	467;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	466;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	464;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	463;"	d
SCB_AIRCR_VECTRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	482;"	d
SCB_AIRCR_VECTRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	481;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1398;"	d
SCB_CCR_BFHFNMIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	499;"	d
SCB_CCR_BFHFNMIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	498;"	d
SCB_CCR_DIV_0_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	502;"	d
SCB_CCR_DIV_0_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	501;"	d
SCB_CCR_NONBASETHRDENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	511;"	d
SCB_CCR_NONBASETHRDENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	510;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	496;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	495;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	505;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	504;"	d
SCB_CCR_USERSETMPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	508;"	d
SCB_CCR_USERSETMPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	507;"	d
SCB_CFSR_BUSFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	561;"	d
SCB_CFSR_BUSFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	560;"	d
SCB_CFSR_MEMFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	564;"	d
SCB_CFSR_MEMFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	563;"	d
SCB_CFSR_USGFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	558;"	d
SCB_CFSR_USGFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	557;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	419;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	418;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	413;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	412;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	422;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	421;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	425;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	424;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	416;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	415;"	d
SCB_DFSR_BKPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	587;"	d
SCB_DFSR_BKPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	586;"	d
SCB_DFSR_DWTTRAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	584;"	d
SCB_DFSR_DWTTRAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	583;"	d
SCB_DFSR_EXTERNAL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	578;"	d
SCB_DFSR_EXTERNAL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	577;"	d
SCB_DFSR_HALTED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	590;"	d
SCB_DFSR_HALTED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	589;"	d
SCB_DFSR_VCATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	581;"	d
SCB_DFSR_VCATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	580;"	d
SCB_HFSR_DEBUGEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	568;"	d
SCB_HFSR_DEBUGEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	567;"	d
SCB_HFSR_FORCED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	571;"	d
SCB_HFSR_FORCED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	570;"	d
SCB_HFSR_VECTTBL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	574;"	d
SCB_HFSR_VECTTBL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	573;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	447;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	446;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	444;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	443;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	429;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	428;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	441;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	440;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	438;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	437;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	435;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	434;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	432;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	431;"	d
SCB_ICSR_RETTOBASE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	453;"	d
SCB_ICSR_RETTOBASE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	452;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	456;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	455;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	450;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	449;"	d
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	486;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	485;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	489;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	488;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	492;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	491;"	d
SCB_SHCSR_BUSFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	551;"	d
SCB_SHCSR_BUSFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	550;"	d
SCB_SHCSR_BUSFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	518;"	d
SCB_SHCSR_BUSFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	517;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	527;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	526;"	d
SCB_SHCSR_MEMFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	554;"	d
SCB_SHCSR_MEMFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	553;"	d
SCB_SHCSR_MEMFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	521;"	d
SCB_SHCSR_MEMFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	520;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	530;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	529;"	d
SCB_SHCSR_MONITORACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	542;"	d
SCB_SHCSR_MONITORACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	541;"	d
SCB_SHCSR_PENDSVACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	539;"	d
SCB_SHCSR_PENDSVACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	538;"	d
SCB_SHCSR_SVCALLACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	545;"	d
SCB_SHCSR_SVCALLACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	544;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	524;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	523;"	d
SCB_SHCSR_SYSTICKACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	536;"	d
SCB_SHCSR_SYSTICKACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	535;"	d
SCB_SHCSR_USGFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	548;"	d
SCB_SHCSR_USGFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	547;"	d
SCB_SHCSR_USGFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	515;"	d
SCB_SHCSR_USGFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	514;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	533;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	532;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon123
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	460;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	459;"	d
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon123
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1391;"	d
SCnSCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1400;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	625;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	624;"	d
SCnSCB_ACTLR_DISFOLD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	622;"	d
SCnSCB_ACTLR_DISFOLD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	621;"	d
SCnSCB_ACTLR_DISFPCA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	619;"	d
SCnSCB_ACTLR_DISFPCA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	618;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	628;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	627;"	d
SCnSCB_ACTLR_DISOOFP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	616;"	d
SCnSCB_ACTLR_DISOOFP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	615;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	612;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	611;"	d
SCnSCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon124
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon123
SHP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon123
SLEEPCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon128
SPPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon129
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon120::__anon121
SSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon129
STIR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon122
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1402;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1396;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	672;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	671;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	675;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	674;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	678;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	677;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	654;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	653;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	651;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	650;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	660;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	659;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	657;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	656;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	664;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	663;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon125
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	668;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	667;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon118::__anon119
TCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon126
TER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon126
TPI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1406;"	d
TPI_ACPR_PRESCALER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	967;"	d
TPI_ACPR_PRESCALER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	966;"	d
TPI_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1394;"	d
TPI_DEVID_AsynClkIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1067;"	d
TPI_DEVID_AsynClkIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1066;"	d
TPI_DEVID_MANCVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1058;"	d
TPI_DEVID_MANCVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1057;"	d
TPI_DEVID_MinBufSz_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1064;"	d
TPI_DEVID_MinBufSz_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1063;"	d
TPI_DEVID_NRZVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1055;"	d
TPI_DEVID_NRZVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1054;"	d
TPI_DEVID_NrTraceInput_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1070;"	d
TPI_DEVID_NrTraceInput_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1069;"	d
TPI_DEVID_PTINVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1061;"	d
TPI_DEVID_PTINVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1060;"	d
TPI_DEVTYPE_MajorType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1077;"	d
TPI_DEVTYPE_MajorType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1076;"	d
TPI_DEVTYPE_SubType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1074;"	d
TPI_DEVTYPE_SubType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1073;"	d
TPI_FFCR_EnFCont_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	991;"	d
TPI_FFCR_EnFCont_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	990;"	d
TPI_FFCR_TrigIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	988;"	d
TPI_FFCR_TrigIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	987;"	d
TPI_FFSR_FlInProg_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	984;"	d
TPI_FFSR_FlInProg_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	983;"	d
TPI_FFSR_FtNonStop_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	975;"	d
TPI_FFSR_FtNonStop_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	974;"	d
TPI_FFSR_FtStopped_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	981;"	d
TPI_FFSR_FtStopped_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	980;"	d
TPI_FFSR_TCPresent_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	978;"	d
TPI_FFSR_TCPresent_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	977;"	d
TPI_FIFO0_ETM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1017;"	d
TPI_FIFO0_ETM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1016;"	d
TPI_FIFO0_ETM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1014;"	d
TPI_FIFO0_ETM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1013;"	d
TPI_FIFO0_ETM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1011;"	d
TPI_FIFO0_ETM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1010;"	d
TPI_FIFO0_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1005;"	d
TPI_FIFO0_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1004;"	d
TPI_FIFO0_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1008;"	d
TPI_FIFO0_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1007;"	d
TPI_FIFO0_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	999;"	d
TPI_FIFO0_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	998;"	d
TPI_FIFO0_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1002;"	d
TPI_FIFO0_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1001;"	d
TPI_FIFO1_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1031;"	d
TPI_FIFO1_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1030;"	d
TPI_FIFO1_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1034;"	d
TPI_FIFO1_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1033;"	d
TPI_FIFO1_ITM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1043;"	d
TPI_FIFO1_ITM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1042;"	d
TPI_FIFO1_ITM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1040;"	d
TPI_FIFO1_ITM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1039;"	d
TPI_FIFO1_ITM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1037;"	d
TPI_FIFO1_ITM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1036;"	d
TPI_FIFO1_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1025;"	d
TPI_FIFO1_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1024;"	d
TPI_FIFO1_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1028;"	d
TPI_FIFO1_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1027;"	d
TPI_ITATBCTR0_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1047;"	d
TPI_ITATBCTR0_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1046;"	d
TPI_ITATBCTR2_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1021;"	d
TPI_ITATBCTR2_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1020;"	d
TPI_ITCTRL_Mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1051;"	d
TPI_ITCTRL_Mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	1050;"	d
TPI_SPPR_TXMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	971;"	d
TPI_SPPR_TXMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	970;"	d
TPI_TRIGGER_TRIGGER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	995;"	d
TPI_TRIGGER_TRIGGER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	994;"	d
TPI_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon129
TPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon126
TRIGGER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon129
TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon130
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon114::__anon115
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon118::__anon119
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon125
VTOR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon123
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon114::__anon115
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon118::__anon119
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	105;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	80;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	85;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	90;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	95;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	99;"	d
__CM4_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	73;"	d
__CM4_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	71;"	d
__CM4_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	72;"	d
__CM4_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	201;"	d
__CORE_CM4_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	196;"	d
__CORE_CM4_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	43;"	d
__CORTEX_M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	76;"	d
__FPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	206;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	116;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	119;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	122;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	128;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	131;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	134;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	140;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	143;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	146;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	152;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	155;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	158;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	164;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	167;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	170;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	176;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	179;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	182;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	235;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	237;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	100;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	106;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	81;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	86;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	91;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	240;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	211;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	216;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	239;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	101;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	107;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	82;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	87;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	92;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	96;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	221;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	104;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon118::__anon119
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon116::__anon117
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon114::__anon115
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon120::__anon121
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon118::__anon119
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon118::__anon119
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon114	typeref:struct:__anon114::__anon115
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon116	typeref:struct:__anon116::__anon117
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon118	typeref:struct:__anon118::__anon119
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon120	typeref:struct:__anon120::__anon121
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon120::__anon121
u16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon126::__anon127
u32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon126::__anon127
u8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon126::__anon127
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon114
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon116
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon118
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon120
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon118
__CORE_CM4_SIMD_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	43;"	d
__PKHBT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	123;"	d
__PKHBT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	643;"	d
__PKHTB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	126;"	d
__PKHTB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	650;"	d
__QADD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	120;"	d
__QADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	76;"	d
__QADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	64;"	d
__QASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	88;"	d
__QSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	94;"	d
__QSUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	121;"	d
__QSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	82;"	d
__QSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	70;"	d
__SADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	75;"	d
__SADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	63;"	d
__SASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	87;"	d
__SEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	119;"	d
__SHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	77;"	d
__SHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	65;"	d
__SHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	89;"	d
__SHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	95;"	d
__SHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	83;"	d
__SHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	71;"	d
__SMLAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	109;"	d
__SMLADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	110;"	d
__SMLALD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	111;"	d
__SMLALDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	112;"	d
__SMLSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	115;"	d
__SMLSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	116;"	d
__SMLSLD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	117;"	d
__SMLSLDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	118;"	d
__SMMLA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	129;"	d
__SMUAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	107;"	d
__SMUADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	108;"	d
__SMUSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	113;"	d
__SMUSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	114;"	d
__SSAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	101;"	d
__SSAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	441;"	d
__SSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	93;"	d
__SSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	81;"	d
__SSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	69;"	d
__SXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	106;"	d
__SXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	105;"	d
__UADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	78;"	d
__UADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	66;"	d
__UASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	90;"	d
__UHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	80;"	d
__UHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	68;"	d
__UHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	92;"	d
__UHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	98;"	d
__UHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	86;"	d
__UHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	74;"	d
__UQADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	79;"	d
__UQADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	67;"	d
__UQASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	91;"	d
__UQSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	97;"	d
__UQSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	85;"	d
__UQSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	73;"	d
__USAD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	99;"	d
__USADA8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	100;"	d
__USAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	102;"	d
__USAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	448;"	d
__USAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	96;"	d
__USUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	84;"	d
__USUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	72;"	d
__UXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	104;"	d
__UXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm4_simd.h	103;"	d
ABFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ABFSR;                   \/*!< Offset: 0x2A8 (R\/W)  Auxiliary Bus Fault Status Register                   *\/$/;"	m	struct:__anon142
ACPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon148
ACTLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon143
AFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon142
AHBPCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t AHBPCR;                  \/*!< Offset: 0x298 (R\/W)  AHBP Control Register                                 *\/$/;"	m	struct:__anon142
AHBSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t AHBSCR;                  \/*!< Offset: 0x2A0 (R\/W)  AHB Slave Control Register                            *\/$/;"	m	struct:__anon142
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon142
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} APSR_Type;$/;"	t	typeref:union:__anon133
BFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon142
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon133::__anon134
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon137::__anon138
CACR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CACR;                    \/*!< Offset: 0x29C (R\/W)  L1 Cache Control Register                             *\/$/;"	m	struct:__anon142
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon144
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon142
CCSIDR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CCSIDR;                  \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register                                *\/$/;"	m	struct:__anon142
CCSIDR_LSSHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1862;"	d
CCSIDR_SETS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1861;"	d
CCSIDR_WAYS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1860;"	d
CFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon142
CID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon145
CID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon145
CID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon145
CID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon145
CLAIMCLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon148
CLAIMSET	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon148
CLIDR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CLIDR;                   \/*!< Offset: 0x078 (R\/ )  Cache Level ID register                               *\/$/;"	m	struct:__anon142
COMP0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon147
COMP1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon147
COMP2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon147
COMP3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon147
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon139
CPACR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon142
CPICNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon147
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon142
CSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon148
CSSELR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CSSELR;                  \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Register                         *\/$/;"	m	struct:__anon142
CTR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t CTR;                     \/*!< Offset: 0x07C (R\/ )  Cache Type register                                   *\/$/;"	m	struct:__anon142
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon147
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon144
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon149
CYCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon147
CoreDebug	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1589;"	d
CoreDebug_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1577;"	d
CoreDebug_DCRSR_REGSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1521;"	d
CoreDebug_DCRSR_REGSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1520;"	d
CoreDebug_DCRSR_REGWnR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1518;"	d
CoreDebug_DCRSR_REGWnR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1517;"	d
CoreDebug_DEMCR_MON_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1537;"	d
CoreDebug_DEMCR_MON_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1536;"	d
CoreDebug_DEMCR_MON_PEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1534;"	d
CoreDebug_DEMCR_MON_PEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1533;"	d
CoreDebug_DEMCR_MON_REQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1528;"	d
CoreDebug_DEMCR_MON_REQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1527;"	d
CoreDebug_DEMCR_MON_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1531;"	d
CoreDebug_DEMCR_MON_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1530;"	d
CoreDebug_DEMCR_TRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1525;"	d
CoreDebug_DEMCR_TRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1524;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1546;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1545;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1552;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1551;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1561;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1560;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1540;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1539;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1543;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1542;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1558;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1557;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1555;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1554;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1549;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1548;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1514;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1513;"	d
CoreDebug_DHCSR_C_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1511;"	d
CoreDebug_DHCSR_C_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1510;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1505;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1504;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1502;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1501;"	d
CoreDebug_DHCSR_C_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1508;"	d
CoreDebug_DHCSR_C_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1507;"	d
CoreDebug_DHCSR_DBGKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1481;"	d
CoreDebug_DHCSR_DBGKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1480;"	d
CoreDebug_DHCSR_S_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1496;"	d
CoreDebug_DHCSR_S_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1495;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1490;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1489;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1499;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1498;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1484;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1483;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1487;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1486;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1493;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1492;"	d
CoreDebug_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon151
DCCIMVAC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCCIMVAC;                \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidate by MVA to PoC            *\/$/;"	m	struct:__anon142
DCCISW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCCISW;                  \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidate by Set-way               *\/$/;"	m	struct:__anon142
DCCMVAC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCCMVAC;                 \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC                           *\/$/;"	m	struct:__anon142
DCCMVAU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCCMVAU;                 \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU                           *\/$/;"	m	struct:__anon142
DCCSW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCCSW;                   \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way                              *\/$/;"	m	struct:__anon142
DCIMVAU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCIMVAU;                 \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA to PoC                      *\/$/;"	m	struct:__anon142
DCISW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCISW;                   \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-way                         *\/$/;"	m	struct:__anon142
DCRDR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon151
DCRSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon151
DEMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon151
DEVID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon148
DEVTYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon148
DFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon142
DHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon151
DTCMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t DTCMCR;                  \/*!< Offset: 0x294 (R\/W)  Data Tightly-Coupled Memory Control Registers         *\/$/;"	m	struct:__anon142
DWT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1587;"	d
DWT_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1575;"	d
DWT_CPICNT_CPICNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1058;"	d
DWT_CPICNT_CPICNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1057;"	d
DWT_CTRL_CPIEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1033;"	d
DWT_CTRL_CPIEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1032;"	d
DWT_CTRL_CYCCNTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1054;"	d
DWT_CTRL_CYCCNTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1053;"	d
DWT_CTRL_CYCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1018;"	d
DWT_CTRL_CYCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1017;"	d
DWT_CTRL_CYCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1045;"	d
DWT_CTRL_CYCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1044;"	d
DWT_CTRL_EXCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1030;"	d
DWT_CTRL_EXCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1029;"	d
DWT_CTRL_EXCTRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1036;"	d
DWT_CTRL_EXCTRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1035;"	d
DWT_CTRL_FOLDEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1021;"	d
DWT_CTRL_FOLDEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1020;"	d
DWT_CTRL_LSUEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1024;"	d
DWT_CTRL_LSUEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1023;"	d
DWT_CTRL_NOCYCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1012;"	d
DWT_CTRL_NOCYCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1011;"	d
DWT_CTRL_NOEXTTRIG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1009;"	d
DWT_CTRL_NOEXTTRIG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1008;"	d
DWT_CTRL_NOPRFCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1015;"	d
DWT_CTRL_NOPRFCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1014;"	d
DWT_CTRL_NOTRCPKT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1006;"	d
DWT_CTRL_NOTRCPKT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1005;"	d
DWT_CTRL_NUMCOMP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1003;"	d
DWT_CTRL_NUMCOMP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1002;"	d
DWT_CTRL_PCSAMPLENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1039;"	d
DWT_CTRL_PCSAMPLENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1038;"	d
DWT_CTRL_POSTINIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1048;"	d
DWT_CTRL_POSTINIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1047;"	d
DWT_CTRL_POSTPRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1051;"	d
DWT_CTRL_POSTPRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1050;"	d
DWT_CTRL_SLEEPEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1027;"	d
DWT_CTRL_SLEEPEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1026;"	d
DWT_CTRL_SYNCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1042;"	d
DWT_CTRL_SYNCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1041;"	d
DWT_EXCCNT_EXCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1062;"	d
DWT_EXCCNT_EXCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1061;"	d
DWT_FOLDCNT_FOLDCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1074;"	d
DWT_FOLDCNT_FOLDCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1073;"	d
DWT_FUNCTION_CYCMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1100;"	d
DWT_FUNCTION_CYCMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1099;"	d
DWT_FUNCTION_DATAVADDR0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1088;"	d
DWT_FUNCTION_DATAVADDR0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1087;"	d
DWT_FUNCTION_DATAVADDR1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1085;"	d
DWT_FUNCTION_DATAVADDR1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1084;"	d
DWT_FUNCTION_DATAVMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1097;"	d
DWT_FUNCTION_DATAVMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1096;"	d
DWT_FUNCTION_DATAVSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1091;"	d
DWT_FUNCTION_DATAVSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1090;"	d
DWT_FUNCTION_EMITRANGE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1103;"	d
DWT_FUNCTION_EMITRANGE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1102;"	d
DWT_FUNCTION_FUNCTION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1106;"	d
DWT_FUNCTION_FUNCTION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1105;"	d
DWT_FUNCTION_LNK1ENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1094;"	d
DWT_FUNCTION_LNK1ENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1093;"	d
DWT_FUNCTION_MATCHED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1082;"	d
DWT_FUNCTION_MATCHED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1081;"	d
DWT_LSUCNT_LSUCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1070;"	d
DWT_LSUCNT_LSUCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1069;"	d
DWT_MASK_MASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1078;"	d
DWT_MASK_MASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1077;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1066;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1065;"	d
DWT_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon147
EXCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon147
FFCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon148
FFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon148
FIFO0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon148
FIFO1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon148
FOLDCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon147
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon139::__anon140
FPCAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon150
FPCCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon150
FPDSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon150
FPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1598;"	d
FPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1597;"	d
FPU_FPCAR_ADDRESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1406;"	d
FPU_FPCAR_ADDRESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1405;"	d
FPU_FPCCR_ASPEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1378;"	d
FPU_FPCCR_ASPEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1377;"	d
FPU_FPCCR_BFRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1387;"	d
FPU_FPCCR_BFRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1386;"	d
FPU_FPCCR_HFRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1393;"	d
FPU_FPCCR_HFRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1392;"	d
FPU_FPCCR_LSPACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1402;"	d
FPU_FPCCR_LSPACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1401;"	d
FPU_FPCCR_LSPEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1381;"	d
FPU_FPCCR_LSPEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1380;"	d
FPU_FPCCR_MMRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1390;"	d
FPU_FPCCR_MMRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1389;"	d
FPU_FPCCR_MONRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1384;"	d
FPU_FPCCR_MONRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1383;"	d
FPU_FPCCR_THREAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1396;"	d
FPU_FPCCR_THREAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1395;"	d
FPU_FPCCR_USER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1399;"	d
FPU_FPCCR_USER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1398;"	d
FPU_FPDSCR_AHP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1410;"	d
FPU_FPDSCR_AHP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1409;"	d
FPU_FPDSCR_DN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1413;"	d
FPU_FPDSCR_DN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1412;"	d
FPU_FPDSCR_FZ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1416;"	d
FPU_FPDSCR_FZ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1415;"	d
FPU_FPDSCR_RMode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1419;"	d
FPU_FPDSCR_RMode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1418;"	d
FPU_MVFR0_A_SIMD_registers_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1444;"	d
FPU_MVFR0_A_SIMD_registers_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1443;"	d
FPU_MVFR0_Divide_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1432;"	d
FPU_MVFR0_Divide_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1431;"	d
FPU_MVFR0_Double_precision_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1438;"	d
FPU_MVFR0_Double_precision_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1437;"	d
FPU_MVFR0_FP_excep_trapping_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1435;"	d
FPU_MVFR0_FP_excep_trapping_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1434;"	d
FPU_MVFR0_FP_rounding_modes_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1423;"	d
FPU_MVFR0_FP_rounding_modes_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1422;"	d
FPU_MVFR0_Short_vectors_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1426;"	d
FPU_MVFR0_Short_vectors_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1425;"	d
FPU_MVFR0_Single_precision_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1441;"	d
FPU_MVFR0_Single_precision_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1440;"	d
FPU_MVFR0_Square_root_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1429;"	d
FPU_MVFR0_Square_root_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1428;"	d
FPU_MVFR1_D_NaN_mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1454;"	d
FPU_MVFR1_D_NaN_mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1453;"	d
FPU_MVFR1_FP_HPFP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1451;"	d
FPU_MVFR1_FP_HPFP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1450;"	d
FPU_MVFR1_FP_fused_MAC_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1448;"	d
FPU_MVFR1_FP_fused_MAC_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1447;"	d
FPU_MVFR1_FtZ_mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1457;"	d
FPU_MVFR1_FtZ_mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1456;"	d
FPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon150
FSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon148
FUNCTION0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon147
FUNCTION1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon147
FUNCTION2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon147
FUNCTION3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon147
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon137::__anon138
HFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon142
IABR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon141
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon141
ICIALLU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t ICIALLU;                 \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to PoU                         *\/$/;"	m	struct:__anon142
ICIMVAU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t ICIMVAU;                 \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA to PoU                      *\/$/;"	m	struct:__anon142
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon141
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon142
ICTR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon143
ID_AFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ID_AFR;                  \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon142
ID_DFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ID_DFR;                  \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon142
ID_ISAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ID_ISAR[5];              \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon142
ID_MFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ID_MFR[4];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon142
ID_PFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ID_PFR[2];               \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon142
IMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon145
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon141
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon135
IRR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon145
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon141
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon141
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon135::__anon136
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon137::__anon138
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon137::__anon138
ITATBCTR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon148
ITATBCTR2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon148
ITCMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ITCMCR;                  \/*!< Offset: 0x290 (R\/W)  Instruction Tightly-Coupled Memory Control Register   *\/$/;"	m	struct:__anon142
ITCTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon148
ITM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1586;"	d
ITM_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1574;"	d
ITM_CheckChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	948;"	d
ITM_IMCR_INTEGRATION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	947;"	d
ITM_IRR_ATREADYM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	944;"	d
ITM_IRR_ATREADYM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	943;"	d
ITM_IWR_ATVALIDM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	940;"	d
ITM_IWR_ATVALIDM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	939;"	d
ITM_LSR_Access_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	955;"	d
ITM_LSR_Access_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	954;"	d
ITM_LSR_ByteAcc_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	952;"	d
ITM_LSR_ByteAcc_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	951;"	d
ITM_LSR_Present_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	958;"	d
ITM_LSR_Present_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	957;"	d
ITM_RXBUFFER_EMPTY	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	2136;"	d
ITM_ReceiveChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	912;"	d
ITM_TCR_BUSY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	911;"	d
ITM_TCR_DWTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	927;"	d
ITM_TCR_DWTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	926;"	d
ITM_TCR_GTSFREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	918;"	d
ITM_TCR_GTSFREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	917;"	d
ITM_TCR_ITMENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	936;"	d
ITM_TCR_ITMENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	935;"	d
ITM_TCR_SWOENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	924;"	d
ITM_TCR_SWOENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	923;"	d
ITM_TCR_SYNCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	930;"	d
ITM_TCR_SYNCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	929;"	d
ITM_TCR_TSENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	933;"	d
ITM_TCR_TSENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	932;"	d
ITM_TCR_TSPrescale_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	921;"	d
ITM_TCR_TSPrescale_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	920;"	d
ITM_TCR_TraceBusID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	915;"	d
ITM_TCR_TraceBusID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	914;"	d
ITM_TPR_PRIVMASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	908;"	d
ITM_TPR_PRIVMASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	907;"	d
ITM_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon145
IWR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon145
LAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 (  W)  Lock Access Register                      *\/$/;"	m	struct:__anon147
LAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon145
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon144
LSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R  )  Lock Status Register                      *\/$/;"	m	struct:__anon147
LSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon145
LSUCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon147
MASK0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon147
MASK1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon147
MASK2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon147
MASK3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon147
MMFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon142
MPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1593;"	d
MPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1592;"	d
MPU_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1306;"	d
MPU_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1305;"	d
MPU_CTRL_HFNMIENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1303;"	d
MPU_CTRL_HFNMIENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1302;"	d
MPU_CTRL_PRIVDEFENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1300;"	d
MPU_CTRL_PRIVDEFENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1299;"	d
MPU_RASR_AP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1330;"	d
MPU_RASR_AP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1329;"	d
MPU_RASR_ATTRS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1324;"	d
MPU_RASR_ATTRS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1323;"	d
MPU_RASR_B_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1342;"	d
MPU_RASR_B_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1341;"	d
MPU_RASR_C_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1339;"	d
MPU_RASR_C_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1338;"	d
MPU_RASR_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1351;"	d
MPU_RASR_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1350;"	d
MPU_RASR_SIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1348;"	d
MPU_RASR_SIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1347;"	d
MPU_RASR_SRD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1345;"	d
MPU_RASR_SRD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1344;"	d
MPU_RASR_S_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1336;"	d
MPU_RASR_S_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1335;"	d
MPU_RASR_TEX_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1333;"	d
MPU_RASR_TEX_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1332;"	d
MPU_RASR_XN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1327;"	d
MPU_RASR_XN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1326;"	d
MPU_RBAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1314;"	d
MPU_RBAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1313;"	d
MPU_RBAR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1320;"	d
MPU_RBAR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1319;"	d
MPU_RBAR_VALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1317;"	d
MPU_RBAR_VALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1316;"	d
MPU_RNR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1310;"	d
MPU_RNR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1309;"	d
MPU_TYPE_DREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1293;"	d
MPU_TYPE_DREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1292;"	d
MPU_TYPE_IREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1290;"	d
MPU_TYPE_IREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1289;"	d
MPU_TYPE_SEPARATE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1296;"	d
MPU_TYPE_SEPARATE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1295;"	d
MPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon149
MVFR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon150
MVFR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Register 0                      *\/$/;"	m	struct:__anon142
MVFR1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon150
MVFR1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Register 1                      *\/$/;"	m	struct:__anon142
MVFR2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t MVFR2;                   \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Register 1                      *\/$/;"	m	struct:__anon142
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon133::__anon134
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon137::__anon138
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1585;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1579;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	385;"	d
NVIC_STIR_INTID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	384;"	d
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon141
PCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon147
PID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon145
PID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon145
PID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon145
PID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon145
PID4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon145
PID5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon145
PID6	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon145
PID7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon145
PORT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon145	typeref:union:__anon145::__anon146
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon133::__anon134
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon137::__anon138
RASR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon149
RASR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon149
RASR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon149
RASR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon149
RBAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon149
RBAR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon149
RBAR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon149
RBAR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon149
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon142
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon143
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon147
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon150
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon141
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon148
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon145
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon145
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon147
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon148
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon148
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon145
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon147
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon141
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon141
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon145
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon148
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED3[93];$/;"	m	struct:__anon142
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED3[981];$/;"	m	struct:__anon147
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED4[15];$/;"	m	struct:__anon142
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon148
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon145
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon141
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED5[1];$/;"	m	struct:__anon142
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon148
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon141
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon145
RESERVED6	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED6[1];$/;"	m	struct:__anon142
RESERVED7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED7[6];$/;"	m	struct:__anon142
RESERVED7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon148
RESERVED8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RESERVED8[1];$/;"	m	struct:__anon142
RNR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon149
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon141
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1583;"	d
SCB_ABFSR_AHBP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	763;"	d
SCB_ABFSR_AHBP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	762;"	d
SCB_ABFSR_AXIMTYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	754;"	d
SCB_ABFSR_AXIMTYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	753;"	d
SCB_ABFSR_AXIM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	760;"	d
SCB_ABFSR_AXIM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	759;"	d
SCB_ABFSR_DTCM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	766;"	d
SCB_ABFSR_DTCM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	765;"	d
SCB_ABFSR_EPPB_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	757;"	d
SCB_ABFSR_EPPB_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	756;"	d
SCB_ABFSR_ITCM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	769;"	d
SCB_ABFSR_ITCM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	768;"	d
SCB_AHBPCR_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	730;"	d
SCB_AHBPCR_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	729;"	d
SCB_AHBPCR_SZ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	727;"	d
SCB_AHBPCR_SZ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	726;"	d
SCB_AHBSCR_CTL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	750;"	d
SCB_AHBSCR_CTL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	749;"	d
SCB_AHBSCR_INITCOUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	744;"	d
SCB_AHBSCR_INITCOUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	743;"	d
SCB_AHBSCR_TPRI_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	747;"	d
SCB_AHBSCR_TPRI_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	746;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	511;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	510;"	d
SCB_AIRCR_PRIGROUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	514;"	d
SCB_AIRCR_PRIGROUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	513;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	517;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	516;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	520;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	519;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	508;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	507;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	505;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	504;"	d
SCB_AIRCR_VECTRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	523;"	d
SCB_AIRCR_VECTRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	522;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1580;"	d
SCB_CACR_ECCEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	737;"	d
SCB_CACR_ECCEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	736;"	d
SCB_CACR_FORCEWT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	734;"	d
SCB_CACR_FORCEWT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	733;"	d
SCB_CACR_SIWT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	740;"	d
SCB_CACR_SIWT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	739;"	d
SCB_CCR_BFHFNMIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	549;"	d
SCB_CCR_BFHFNMIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	548;"	d
SCB_CCR_BP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	537;"	d
SCB_CCR_BP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	536;"	d
SCB_CCR_DC_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	543;"	d
SCB_CCR_DC_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	542;"	d
SCB_CCR_DIV_0_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	552;"	d
SCB_CCR_DIV_0_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	551;"	d
SCB_CCR_IC_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	540;"	d
SCB_CCR_IC_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	539;"	d
SCB_CCR_NONBASETHRDENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	561;"	d
SCB_CCR_NONBASETHRDENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	560;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	546;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	545;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	555;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	554;"	d
SCB_CCR_USERSETMPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	558;"	d
SCB_CCR_USERSETMPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	557;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	682;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	681;"	d
SCB_CCSIDR_LINESIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	685;"	d
SCB_CCSIDR_LINESIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	684;"	d
SCB_CCSIDR_NUMSETS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	679;"	d
SCB_CCSIDR_NUMSETS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	678;"	d
SCB_CCSIDR_RA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	673;"	d
SCB_CCSIDR_RA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	672;"	d
SCB_CCSIDR_WA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	676;"	d
SCB_CCSIDR_WA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	675;"	d
SCB_CCSIDR_WB_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	670;"	d
SCB_CCSIDR_WB_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	669;"	d
SCB_CCSIDR_WT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	667;"	d
SCB_CCSIDR_WT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	666;"	d
SCB_CFSR_BUSFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	611;"	d
SCB_CFSR_BUSFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	610;"	d
SCB_CFSR_MEMFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	614;"	d
SCB_CFSR_MEMFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	613;"	d
SCB_CFSR_USGFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	608;"	d
SCB_CFSR_USGFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	607;"	d
SCB_CLIDR_LOC_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	647;"	d
SCB_CLIDR_LOC_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	646;"	d
SCB_CLIDR_LOUU_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	644;"	d
SCB_CLIDR_LOUU_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	643;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	460;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	459;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	454;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	453;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	463;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	462;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	466;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	465;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	457;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	456;"	d
SCB_CSSELR_IND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	692;"	d
SCB_CSSELR_IND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	691;"	d
SCB_CSSELR_LEVEL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	689;"	d
SCB_CSSELR_LEVEL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	688;"	d
SCB_CTR_CWG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	654;"	d
SCB_CTR_CWG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	653;"	d
SCB_CTR_DMINLINE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	660;"	d
SCB_CTR_DMINLINE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	659;"	d
SCB_CTR_ERG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	657;"	d
SCB_CTR_ERG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	656;"	d
SCB_CTR_FORMAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	651;"	d
SCB_CTR_FORMAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	650;"	d
SCB_CTR_IMINLINE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	663;"	d
SCB_CTR_IMINLINE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	662;"	d
SCB_CleanDCache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_CleanDCache(void)$/;"	f
SCB_CleanInvalidateDCache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_CleanInvalidateDCache(void)$/;"	f
SCB_DFSR_BKPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	637;"	d
SCB_DFSR_BKPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	636;"	d
SCB_DFSR_DWTTRAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	634;"	d
SCB_DFSR_DWTTRAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	633;"	d
SCB_DFSR_EXTERNAL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	628;"	d
SCB_DFSR_EXTERNAL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	627;"	d
SCB_DFSR_HALTED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	640;"	d
SCB_DFSR_HALTED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	639;"	d
SCB_DFSR_VCATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	631;"	d
SCB_DFSR_VCATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	630;"	d
SCB_DTCMCR_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	723;"	d
SCB_DTCMCR_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	722;"	d
SCB_DTCMCR_RETEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	717;"	d
SCB_DTCMCR_RETEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	716;"	d
SCB_DTCMCR_RMW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	720;"	d
SCB_DTCMCR_RMW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	719;"	d
SCB_DTCMCR_SZ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	714;"	d
SCB_DTCMCR_SZ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	713;"	d
SCB_DisableDCache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_DisableDCache(void)$/;"	f
SCB_DisableICache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_DisableICache(void)$/;"	f
SCB_EnableDCache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_EnableDCache(void)$/;"	f
SCB_EnableICache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_EnableICache(void)$/;"	f
SCB_HFSR_DEBUGEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	618;"	d
SCB_HFSR_DEBUGEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	617;"	d
SCB_HFSR_FORCED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	621;"	d
SCB_HFSR_FORCED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	620;"	d
SCB_HFSR_VECTTBL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	624;"	d
SCB_HFSR_VECTTBL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	623;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	488;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	487;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	485;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	484;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	470;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	469;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	482;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	481;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	479;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	478;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	476;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	475;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	473;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	472;"	d
SCB_ICSR_RETTOBASE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	494;"	d
SCB_ICSR_RETTOBASE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	493;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	497;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	496;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	491;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	490;"	d
SCB_ITCMCR_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	709;"	d
SCB_ITCMCR_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	708;"	d
SCB_ITCMCR_RETEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	703;"	d
SCB_ITCMCR_RETEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	702;"	d
SCB_ITCMCR_RMW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	706;"	d
SCB_ITCMCR_RMW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	705;"	d
SCB_ITCMCR_SZ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	700;"	d
SCB_ITCMCR_SZ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	699;"	d
SCB_InvalidateDCache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateDCache(void)$/;"	f
SCB_InvalidateICache	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateICache(void)$/;"	f
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	527;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	526;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	530;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	529;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	533;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	532;"	d
SCB_SHCSR_BUSFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	601;"	d
SCB_SHCSR_BUSFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	600;"	d
SCB_SHCSR_BUSFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	568;"	d
SCB_SHCSR_BUSFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	567;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	577;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	576;"	d
SCB_SHCSR_MEMFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	604;"	d
SCB_SHCSR_MEMFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	603;"	d
SCB_SHCSR_MEMFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	571;"	d
SCB_SHCSR_MEMFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	570;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	580;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	579;"	d
SCB_SHCSR_MONITORACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	592;"	d
SCB_SHCSR_MONITORACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	591;"	d
SCB_SHCSR_PENDSVACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	589;"	d
SCB_SHCSR_PENDSVACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	588;"	d
SCB_SHCSR_SVCALLACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	595;"	d
SCB_SHCSR_SVCALLACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	594;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	574;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	573;"	d
SCB_SHCSR_SYSTICKACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	586;"	d
SCB_SHCSR_SYSTICKACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	585;"	d
SCB_SHCSR_USGFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	598;"	d
SCB_SHCSR_USGFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	597;"	d
SCB_SHCSR_USGFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	565;"	d
SCB_SHCSR_USGFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	564;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	583;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	582;"	d
SCB_STIR_INTID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	696;"	d
SCB_STIR_INTID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	695;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon142
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	501;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	500;"	d
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon142
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1573;"	d
SCnSCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1582;"	d
SCnSCB_ACTLR_DISFOLD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	804;"	d
SCnSCB_ACTLR_DISFOLD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	803;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	795;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	794;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	807;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	806;"	d
SCnSCB_ACTLR_DISRAMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	798;"	d
SCnSCB_ACTLR_DISRAMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	797;"	d
SCnSCB_ACTLR_FPEXCODIS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	801;"	d
SCnSCB_ACTLR_FPEXCODIS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	800;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	791;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	790;"	d
SCnSCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon143
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon142
SHPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint8_t  SHPR[12];                \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon142
SLEEPCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon147
SPPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon148
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon139::__anon140
SSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon148
STIR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrupt Register                 *\/$/;"	m	struct:__anon142
STIR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon141
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1584;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1578;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	851;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	850;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	854;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	853;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	857;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	856;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	833;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	832;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	830;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	829;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	839;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	838;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	836;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	835;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	843;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	842;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon144
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	847;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	846;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon137::__anon138
TCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon145
TER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon145
TPI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1588;"	d
TPI_ACPR_PRESCALER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1149;"	d
TPI_ACPR_PRESCALER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1148;"	d
TPI_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1576;"	d
TPI_DEVID_AsynClkIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1249;"	d
TPI_DEVID_AsynClkIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1248;"	d
TPI_DEVID_MANCVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1240;"	d
TPI_DEVID_MANCVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1239;"	d
TPI_DEVID_MinBufSz_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1246;"	d
TPI_DEVID_MinBufSz_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1245;"	d
TPI_DEVID_NRZVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1237;"	d
TPI_DEVID_NRZVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1236;"	d
TPI_DEVID_NrTraceInput_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1252;"	d
TPI_DEVID_NrTraceInput_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1251;"	d
TPI_DEVID_PTINVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1243;"	d
TPI_DEVID_PTINVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1242;"	d
TPI_DEVTYPE_MajorType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1259;"	d
TPI_DEVTYPE_MajorType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1258;"	d
TPI_DEVTYPE_SubType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1256;"	d
TPI_DEVTYPE_SubType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1255;"	d
TPI_FFCR_EnFCont_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1173;"	d
TPI_FFCR_EnFCont_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1172;"	d
TPI_FFCR_TrigIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1170;"	d
TPI_FFCR_TrigIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1169;"	d
TPI_FFSR_FlInProg_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1166;"	d
TPI_FFSR_FlInProg_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1165;"	d
TPI_FFSR_FtNonStop_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1157;"	d
TPI_FFSR_FtNonStop_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1156;"	d
TPI_FFSR_FtStopped_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1163;"	d
TPI_FFSR_FtStopped_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1162;"	d
TPI_FFSR_TCPresent_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1160;"	d
TPI_FFSR_TCPresent_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1159;"	d
TPI_FIFO0_ETM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1199;"	d
TPI_FIFO0_ETM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1198;"	d
TPI_FIFO0_ETM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1196;"	d
TPI_FIFO0_ETM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1195;"	d
TPI_FIFO0_ETM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1193;"	d
TPI_FIFO0_ETM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1192;"	d
TPI_FIFO0_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1187;"	d
TPI_FIFO0_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1186;"	d
TPI_FIFO0_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1190;"	d
TPI_FIFO0_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1189;"	d
TPI_FIFO0_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1181;"	d
TPI_FIFO0_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1180;"	d
TPI_FIFO0_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1184;"	d
TPI_FIFO0_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1183;"	d
TPI_FIFO1_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1213;"	d
TPI_FIFO1_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1212;"	d
TPI_FIFO1_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1216;"	d
TPI_FIFO1_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1215;"	d
TPI_FIFO1_ITM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1225;"	d
TPI_FIFO1_ITM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1224;"	d
TPI_FIFO1_ITM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1222;"	d
TPI_FIFO1_ITM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1221;"	d
TPI_FIFO1_ITM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1219;"	d
TPI_FIFO1_ITM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1218;"	d
TPI_FIFO1_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1207;"	d
TPI_FIFO1_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1206;"	d
TPI_FIFO1_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1210;"	d
TPI_FIFO1_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1209;"	d
TPI_ITATBCTR0_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1229;"	d
TPI_ITATBCTR0_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1228;"	d
TPI_ITATBCTR2_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1203;"	d
TPI_ITATBCTR2_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1202;"	d
TPI_ITCTRL_Mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1233;"	d
TPI_ITCTRL_Mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1232;"	d
TPI_SPPR_TXMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1153;"	d
TPI_SPPR_TXMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1152;"	d
TPI_TRIGGER_TRIGGER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1177;"	d
TPI_TRIGGER_TRIGGER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	1176;"	d
TPI_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon148
TPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon145
TRIGGER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon148
TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon149
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon133::__anon134
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon137::__anon138
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon144
VTOR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon142
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon133::__anon134
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon137::__anon138
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	100;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	106;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	81;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	86;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	91;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	96;"	d
__CM7_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	74;"	d
__CM7_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	72;"	d
__CM7_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	73;"	d
__CM7_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	203;"	d
__CORE_CM7_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	198;"	d
__CORE_CM7_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	48;"	d
__CORTEX_M	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	77;"	d
__DCACHE_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	223;"	d
__FPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	208;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	118;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	121;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	124;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	130;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	133;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	136;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	142;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	145;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	148;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	154;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	157;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	160;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	166;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	169;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	172;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	178;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	181;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	184;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	247;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	249;"	d
__ICACHE_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	218;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	101;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	107;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	82;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	87;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	92;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	252;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	213;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	228;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	251;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	102;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	108;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	83;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	88;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	93;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	97;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	233;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	105;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon137::__anon138
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon135::__anon136
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon133::__anon134
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon139::__anon140
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon137::__anon138
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon137::__anon138
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon133	typeref:struct:__anon133::__anon134
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon135	typeref:struct:__anon135::__anon136
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon137	typeref:struct:__anon137::__anon138
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon139	typeref:struct:__anon139::__anon140
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon139::__anon140
u16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon145::__anon146
u32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon145::__anon146
u8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon145::__anon146
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon133
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon135
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon137
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon139
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cm7.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon137
__CORE_CMFUNC_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	39;"	d
__disable_fault_irq	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	216;"	d
__disable_irq	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	208;"	d
__enable_irq	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__set_BASEPRI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__CLREX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	229;"	d
__CLZ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	261;"	d
__CORE_CMINSTR_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	25;"	d
__DMB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	94;"	d
__DSB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	86;"	d
__ISB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	78;"	d
__LDREXB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	165;"	d
__LDREXH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	175;"	d
__LDREXW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	185;"	d
__NOP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	46;"	d
__RBIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	155;"	d
__REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	104;"	d
__REV16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	143;"	d
__SEV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	69;"	d
__SSAT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	240;"	d
__SSAT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	561;"	d
__STREXB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	197;"	d
__STREXH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	209;"	d
__STREXW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	221;"	d
__USAT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	251;"	d
__USAT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	577;"	d
__WFE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	62;"	d
__WFI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmInstr.h	54;"	d
__CORE_CMSIMD_H	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	43;"	d
__PKHBT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	121;"	d
__PKHBT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	666;"	d
__PKHTB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	124;"	d
__PKHTB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	673;"	d
__QADD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	118;"	d
__QADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	74;"	d
__QADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	62;"	d
__QASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	86;"	d
__QSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	92;"	d
__QSUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	119;"	d
__QSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	80;"	d
__QSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	68;"	d
__SADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	73;"	d
__SADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	61;"	d
__SASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	85;"	d
__SEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	117;"	d
__SHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	75;"	d
__SHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	63;"	d
__SHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	87;"	d
__SHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	93;"	d
__SHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	81;"	d
__SHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	69;"	d
__SMLAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	107;"	d
__SMLADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	108;"	d
__SMLALD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	109;"	d
__SMLALDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	110;"	d
__SMLSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	113;"	d
__SMLSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	114;"	d
__SMLSLD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	115;"	d
__SMLSLDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	116;"	d
__SMMLA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	127;"	d
__SMUAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	105;"	d
__SMUADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	106;"	d
__SMUSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	111;"	d
__SMUSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	112;"	d
__SSAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	464;"	d
__SSAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	99;"	d
__SSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	91;"	d
__SSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	79;"	d
__SSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	67;"	d
__SXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	104;"	d
__SXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	103;"	d
__UADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	76;"	d
__UADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	64;"	d
__UASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	88;"	d
__UHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	78;"	d
__UHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	66;"	d
__UHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	90;"	d
__UHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	96;"	d
__UHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	84;"	d
__UHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	72;"	d
__UQADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	77;"	d
__UQADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	65;"	d
__UQASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	89;"	d
__UQSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	95;"	d
__UQSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	83;"	d
__UQSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	71;"	d
__USAD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	97;"	d
__USADA8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	98;"	d
__USAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	100;"	d
__USAT16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	471;"	d
__USAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	94;"	d
__USUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	82;"	d
__USUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	70;"	d
__UXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	102;"	d
__UXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_cmSimd.h	101;"	d
ACTLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon162
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon161
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} APSR_Type;$/;"	t	typeref:union:__anon152
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon152::__anon153
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon156::__anon157
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon163
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon161
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon158
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon161
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon163
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon164
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon158::__anon159
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon156::__anon157
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon160
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon160
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon161
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon160
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon154
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon160
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon160
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon154::__anon155
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon156::__anon157
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon156::__anon157
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon163
MPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	627;"	d
MPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	626;"	d
MPU_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	547;"	d
MPU_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	546;"	d
MPU_CTRL_HFNMIENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	544;"	d
MPU_CTRL_HFNMIENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	543;"	d
MPU_CTRL_PRIVDEFENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	541;"	d
MPU_CTRL_PRIVDEFENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	540;"	d
MPU_RASR_AP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	571;"	d
MPU_RASR_AP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	570;"	d
MPU_RASR_ATTRS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	565;"	d
MPU_RASR_ATTRS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	564;"	d
MPU_RASR_B_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	583;"	d
MPU_RASR_B_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	582;"	d
MPU_RASR_C_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	580;"	d
MPU_RASR_C_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	579;"	d
MPU_RASR_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	592;"	d
MPU_RASR_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	591;"	d
MPU_RASR_SIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	589;"	d
MPU_RASR_SIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	588;"	d
MPU_RASR_SRD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	586;"	d
MPU_RASR_SRD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	585;"	d
MPU_RASR_S_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	577;"	d
MPU_RASR_S_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	576;"	d
MPU_RASR_TEX_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	574;"	d
MPU_RASR_TEX_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	573;"	d
MPU_RASR_XN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	568;"	d
MPU_RASR_XN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	567;"	d
MPU_RBAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	555;"	d
MPU_RBAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	554;"	d
MPU_RBAR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	561;"	d
MPU_RBAR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	560;"	d
MPU_RBAR_VALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	558;"	d
MPU_RBAR_VALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	557;"	d
MPU_RNR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	551;"	d
MPU_RNR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	550;"	d
MPU_TYPE_DREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	534;"	d
MPU_TYPE_DREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	533;"	d
MPU_TYPE_IREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	531;"	d
MPU_TYPE_IREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	530;"	d
MPU_TYPE_SEPARATE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	537;"	d
MPU_TYPE_SEPARATE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	536;"	d
MPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon164
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon152::__anon153
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon156::__anon157
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	623;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	617;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon160
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon152::__anon153
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon156::__anon157
RASR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon164
RBAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon164
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon161
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon162
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon160
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED1[154];$/;"	m	struct:__anon161
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon160
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon160
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon160
RNR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon164
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon160
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	621;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	402;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	401;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	405;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	404;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	408;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	407;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	399;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	398;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	396;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	395;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	618;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	422;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	421;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	425;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	424;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	354;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	353;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	348;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	347;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	357;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	356;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	360;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	359;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	351;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	350;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	382;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	381;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	379;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	378;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	364;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	363;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	376;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	375;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	373;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	372;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	370;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	369;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	367;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	366;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	388;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	387;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	385;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	384;"	d
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	412;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	411;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	415;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	414;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	418;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	417;"	d
SCB_SFCR_SECKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	436;"	d
SCB_SFCR_SECKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	435;"	d
SCB_SFCR_UNIBRTIMING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	433;"	d
SCB_SFCR_UNIBRTIMING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	432;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	429;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	428;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon161
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	392;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	391;"	d
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon161
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	615;"	d
SCnSCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	620;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	457;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	456;"	d
SCnSCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon162
SFCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t SFCR;                    \/*!< Offset: 0x290 (R\/W)  Security Features Register                            *\/$/;"	m	struct:__anon161
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon161
SHP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon161
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon158::__anon159
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	622;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	616;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	501;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	500;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	504;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	503;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	507;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	506;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	483;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	482;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	480;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	479;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	489;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	488;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	486;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	485;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	493;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	492;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon163
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	497;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	496;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon156::__anon157
TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon164
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon152::__anon153
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon156::__anon157
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon163
VTOR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon161
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon152::__anon153
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon156::__anon157
_BIT_SHIFT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	655;"	d
_IP_IDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	657;"	d
_SHP_IDX	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	656;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	105;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	80;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	85;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	90;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	95;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	99;"	d
__CORE_SC000_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	155;"	d
__CORE_SC000_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	43;"	d
__CORTEX_SC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	76;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	113;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	189;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	191;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	100;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	106;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	81;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	86;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	91;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	194;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	165;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	170;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	193;"	d
__SC000_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	73;"	d
__SC000_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	71;"	d
__SC000_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	72;"	d
__SC000_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	160;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	101;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	107;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	82;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	87;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	92;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	96;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	175;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	104;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon156::__anon157
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon154::__anon155
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon152::__anon153
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon158::__anon159
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon156::__anon157
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon156::__anon157
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon152	typeref:struct:__anon152::__anon153
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon154	typeref:struct:__anon154::__anon155
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon156	typeref:struct:__anon156::__anon157
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon158	typeref:struct:__anon158::__anon159
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon158::__anon159
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon152
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon154
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon156
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon158
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc000.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon156
ACPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon180
ADR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon174
AFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon174
AIRCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon174
APSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} APSR_Type;$/;"	t	typeref:union:__anon165
BFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon174
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon165::__anon166
C	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon169::__anon170
CALIB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon176
CCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon174
CFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon174
CID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon177
CID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon177
CID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon177
CID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon177
CLAIMCLR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon180
CLAIMSET	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon180
COMP0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon179
COMP1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon179
COMP2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon179
COMP3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon179
CONTROL_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon171
CPACR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon174
CPICNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon179
CPUID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon174
CSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon180
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon179
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon176
CTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon181
CYCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon179
CoreDebug	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1241;"	d
CoreDebug_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1229;"	d
CoreDebug_DCRSR_REGSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1173;"	d
CoreDebug_DCRSR_REGSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1172;"	d
CoreDebug_DCRSR_REGWnR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1170;"	d
CoreDebug_DCRSR_REGWnR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1169;"	d
CoreDebug_DEMCR_MON_EN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1189;"	d
CoreDebug_DEMCR_MON_EN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1188;"	d
CoreDebug_DEMCR_MON_PEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1186;"	d
CoreDebug_DEMCR_MON_PEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1185;"	d
CoreDebug_DEMCR_MON_REQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1180;"	d
CoreDebug_DEMCR_MON_REQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1179;"	d
CoreDebug_DEMCR_MON_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1183;"	d
CoreDebug_DEMCR_MON_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1182;"	d
CoreDebug_DEMCR_TRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1177;"	d
CoreDebug_DEMCR_TRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1176;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1198;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1197;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1204;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1203;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1213;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1212;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1192;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1191;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1195;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1194;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1210;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1209;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1207;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1206;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1201;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1200;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1166;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1165;"	d
CoreDebug_DHCSR_C_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1163;"	d
CoreDebug_DHCSR_C_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1162;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1157;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1156;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1154;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1153;"	d
CoreDebug_DHCSR_C_STEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1160;"	d
CoreDebug_DHCSR_C_STEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1159;"	d
CoreDebug_DHCSR_DBGKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1133;"	d
CoreDebug_DHCSR_DBGKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1132;"	d
CoreDebug_DHCSR_S_HALT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1148;"	d
CoreDebug_DHCSR_S_HALT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1147;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1142;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1141;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1151;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1150;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1136;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1135;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1139;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1138;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1145;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1144;"	d
CoreDebug_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon182
DCRDR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon182
DCRSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon182
DEMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon182
DEVID	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon180
DEVTYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon180
DFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon174
DFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon174
DHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon182
DWT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1239;"	d
DWT_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1227;"	d
DWT_CPICNT_CPICNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	816;"	d
DWT_CPICNT_CPICNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	815;"	d
DWT_CTRL_CPIEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	791;"	d
DWT_CTRL_CPIEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	790;"	d
DWT_CTRL_CYCCNTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	812;"	d
DWT_CTRL_CYCCNTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	811;"	d
DWT_CTRL_CYCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	776;"	d
DWT_CTRL_CYCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	775;"	d
DWT_CTRL_CYCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	803;"	d
DWT_CTRL_CYCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	802;"	d
DWT_CTRL_EXCEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	788;"	d
DWT_CTRL_EXCEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	787;"	d
DWT_CTRL_EXCTRCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	794;"	d
DWT_CTRL_EXCTRCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	793;"	d
DWT_CTRL_FOLDEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	779;"	d
DWT_CTRL_FOLDEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	778;"	d
DWT_CTRL_LSUEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	782;"	d
DWT_CTRL_LSUEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	781;"	d
DWT_CTRL_NOCYCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	770;"	d
DWT_CTRL_NOCYCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	769;"	d
DWT_CTRL_NOEXTTRIG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	767;"	d
DWT_CTRL_NOEXTTRIG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	766;"	d
DWT_CTRL_NOPRFCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	773;"	d
DWT_CTRL_NOPRFCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	772;"	d
DWT_CTRL_NOTRCPKT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	764;"	d
DWT_CTRL_NOTRCPKT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	763;"	d
DWT_CTRL_NUMCOMP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	761;"	d
DWT_CTRL_NUMCOMP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	760;"	d
DWT_CTRL_PCSAMPLENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	797;"	d
DWT_CTRL_PCSAMPLENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	796;"	d
DWT_CTRL_POSTINIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	806;"	d
DWT_CTRL_POSTINIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	805;"	d
DWT_CTRL_POSTPRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	809;"	d
DWT_CTRL_POSTPRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	808;"	d
DWT_CTRL_SLEEPEVTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	785;"	d
DWT_CTRL_SLEEPEVTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	784;"	d
DWT_CTRL_SYNCTAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	800;"	d
DWT_CTRL_SYNCTAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	799;"	d
DWT_EXCCNT_EXCCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	820;"	d
DWT_EXCCNT_EXCCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	819;"	d
DWT_FOLDCNT_FOLDCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	832;"	d
DWT_FOLDCNT_FOLDCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	831;"	d
DWT_FUNCTION_CYCMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	858;"	d
DWT_FUNCTION_CYCMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	857;"	d
DWT_FUNCTION_DATAVADDR0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	846;"	d
DWT_FUNCTION_DATAVADDR0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	845;"	d
DWT_FUNCTION_DATAVADDR1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	843;"	d
DWT_FUNCTION_DATAVADDR1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	842;"	d
DWT_FUNCTION_DATAVMATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	855;"	d
DWT_FUNCTION_DATAVMATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	854;"	d
DWT_FUNCTION_DATAVSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	849;"	d
DWT_FUNCTION_DATAVSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	848;"	d
DWT_FUNCTION_EMITRANGE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	861;"	d
DWT_FUNCTION_EMITRANGE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	860;"	d
DWT_FUNCTION_FUNCTION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	864;"	d
DWT_FUNCTION_FUNCTION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	863;"	d
DWT_FUNCTION_LNK1ENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	852;"	d
DWT_FUNCTION_LNK1ENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	851;"	d
DWT_FUNCTION_MATCHED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	840;"	d
DWT_FUNCTION_MATCHED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	839;"	d
DWT_LSUCNT_LSUCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	828;"	d
DWT_LSUCNT_LSUCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	827;"	d
DWT_MASK_MASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	836;"	d
DWT_MASK_MASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	835;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	824;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	823;"	d
DWT_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon179
EXCCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon179
FFCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon180
FFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon180
FIFO0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon180
FIFO1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon180
FOLDCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon179
FPCA	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon171::__anon172
FSCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon180
FUNCTION0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon179
FUNCTION1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon179
FUNCTION2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon179
FUNCTION3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon179
GE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon169::__anon170
HFSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon174
IABR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon173
ICER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon173
ICPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon173
ICSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon174
ICTR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon175
IMCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon177
IP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon173
IPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon167
IRR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon177
ISAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon174
ISER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon173
ISPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon173
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon167::__anon168
ISR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon169::__anon170
IT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon169::__anon170
ITATBCTR0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon180
ITATBCTR2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon180
ITCTRL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon180
ITM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1238;"	d
ITM_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1226;"	d
ITM_CheckChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	709;"	d
ITM_IMCR_INTEGRATION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	708;"	d
ITM_IRR_ATREADYM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	705;"	d
ITM_IRR_ATREADYM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	704;"	d
ITM_IWR_ATVALIDM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	701;"	d
ITM_IWR_ATVALIDM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	700;"	d
ITM_LSR_Access_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	716;"	d
ITM_LSR_Access_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	715;"	d
ITM_LSR_ByteAcc_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	713;"	d
ITM_LSR_ByteAcc_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	712;"	d
ITM_LSR_Present_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	719;"	d
ITM_LSR_Present_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	718;"	d
ITM_RXBUFFER_EMPTY	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1550;"	d
ITM_ReceiveChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	673;"	d
ITM_TCR_BUSY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	672;"	d
ITM_TCR_DWTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	688;"	d
ITM_TCR_DWTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	687;"	d
ITM_TCR_GTSFREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	679;"	d
ITM_TCR_GTSFREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	678;"	d
ITM_TCR_ITMENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	697;"	d
ITM_TCR_ITMENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	696;"	d
ITM_TCR_SWOENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	685;"	d
ITM_TCR_SWOENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	684;"	d
ITM_TCR_SYNCENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	691;"	d
ITM_TCR_SYNCENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	690;"	d
ITM_TCR_TSENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	694;"	d
ITM_TCR_TSENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	693;"	d
ITM_TCR_TSPrescale_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	682;"	d
ITM_TCR_TSPrescale_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	681;"	d
ITM_TCR_TraceBusID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	676;"	d
ITM_TCR_TraceBusID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	675;"	d
ITM_TPR_PRIVMASK_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	669;"	d
ITM_TPR_PRIVMASK_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	668;"	d
ITM_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon177
IWR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon177
LAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon177
LOAD	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon176
LSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon177
LSUCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon179
MASK0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon179
MASK1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon179
MASK2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon179
MASK3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon179
MMFAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon174
MMFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon174
MPU	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1245;"	d
MPU_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1244;"	d
MPU_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1064;"	d
MPU_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1063;"	d
MPU_CTRL_HFNMIENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1061;"	d
MPU_CTRL_HFNMIENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1060;"	d
MPU_CTRL_PRIVDEFENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1058;"	d
MPU_CTRL_PRIVDEFENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1057;"	d
MPU_RASR_AP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1088;"	d
MPU_RASR_AP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1087;"	d
MPU_RASR_ATTRS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1082;"	d
MPU_RASR_ATTRS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1081;"	d
MPU_RASR_B_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1100;"	d
MPU_RASR_B_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1099;"	d
MPU_RASR_C_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1097;"	d
MPU_RASR_C_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1096;"	d
MPU_RASR_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1109;"	d
MPU_RASR_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1108;"	d
MPU_RASR_SIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1106;"	d
MPU_RASR_SIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1105;"	d
MPU_RASR_SRD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1103;"	d
MPU_RASR_SRD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1102;"	d
MPU_RASR_S_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1094;"	d
MPU_RASR_S_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1093;"	d
MPU_RASR_TEX_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1091;"	d
MPU_RASR_TEX_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1090;"	d
MPU_RASR_XN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1085;"	d
MPU_RASR_XN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1084;"	d
MPU_RBAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1072;"	d
MPU_RBAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1071;"	d
MPU_RBAR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1078;"	d
MPU_RBAR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1077;"	d
MPU_RBAR_VALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1075;"	d
MPU_RBAR_VALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1074;"	d
MPU_RNR_REGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1068;"	d
MPU_RNR_REGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1067;"	d
MPU_TYPE_DREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1051;"	d
MPU_TYPE_DREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1050;"	d
MPU_TYPE_IREGION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1048;"	d
MPU_TYPE_IREGION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1047;"	d
MPU_TYPE_SEPARATE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1054;"	d
MPU_TYPE_SEPARATE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1053;"	d
MPU_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon181
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon165::__anon166
N	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon169::__anon170
NVIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1237;"	d
NVIC_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1231;"	d
NVIC_ClearPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	326;"	d
NVIC_STIR_INTID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	325;"	d
NVIC_SetPendingIRQ	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon173
PCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon179
PFR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon174
PID0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon177
PID1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon177
PID2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon177
PID3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon177
PID4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon177
PID5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon177
PID6	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon177
PID7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon177
PORT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon177	typeref:union:__anon177::__anon178
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon165::__anon166
Q	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon169::__anon170
RASR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon181
RASR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon181
RASR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon181
RASR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon181
RBAR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon181
RBAR_A1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon181
RBAR_A2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon181
RBAR_A3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon181
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon175
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon179
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon173
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon180
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon174
RESERVED0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon177
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon177
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon175
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon179
RESERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon180
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon180
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon177
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon179
RESERVED2	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon173
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon173
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon177
RESERVED3	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon180
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon180
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon177
RESERVED4	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon173
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon180
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon173
RESERVED5	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon177
RESERVED7	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon180
RNR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon181
RSERVED1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon173
SCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1235;"	d
SCB_AIRCR_ENDIANESS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	426;"	d
SCB_AIRCR_ENDIANESS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	425;"	d
SCB_AIRCR_PRIGROUP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	429;"	d
SCB_AIRCR_PRIGROUP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	428;"	d
SCB_AIRCR_SYSRESETREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	432;"	d
SCB_AIRCR_SYSRESETREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	431;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	435;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	434;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	423;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	422;"	d
SCB_AIRCR_VECTKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	420;"	d
SCB_AIRCR_VECTKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	419;"	d
SCB_AIRCR_VECTRESET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	438;"	d
SCB_AIRCR_VECTRESET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	437;"	d
SCB_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1232;"	d
SCB_CCR_BFHFNMIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	455;"	d
SCB_CCR_BFHFNMIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	454;"	d
SCB_CCR_DIV_0_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	458;"	d
SCB_CCR_DIV_0_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	457;"	d
SCB_CCR_NONBASETHRDENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	467;"	d
SCB_CCR_NONBASETHRDENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	466;"	d
SCB_CCR_STKALIGN_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	452;"	d
SCB_CCR_STKALIGN_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	451;"	d
SCB_CCR_UNALIGN_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	461;"	d
SCB_CCR_UNALIGN_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	460;"	d
SCB_CCR_USERSETMPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	464;"	d
SCB_CCR_USERSETMPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	463;"	d
SCB_CFSR_BUSFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	517;"	d
SCB_CFSR_BUSFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	516;"	d
SCB_CFSR_MEMFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	520;"	d
SCB_CFSR_MEMFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	519;"	d
SCB_CFSR_USGFAULTSR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	514;"	d
SCB_CFSR_USGFAULTSR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	513;"	d
SCB_CPUID_ARCHITECTURE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	372;"	d
SCB_CPUID_ARCHITECTURE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	371;"	d
SCB_CPUID_IMPLEMENTER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	366;"	d
SCB_CPUID_IMPLEMENTER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	365;"	d
SCB_CPUID_PARTNO_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	375;"	d
SCB_CPUID_PARTNO_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	374;"	d
SCB_CPUID_REVISION_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	378;"	d
SCB_CPUID_REVISION_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	377;"	d
SCB_CPUID_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	369;"	d
SCB_CPUID_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	368;"	d
SCB_DFSR_BKPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	543;"	d
SCB_DFSR_BKPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	542;"	d
SCB_DFSR_DWTTRAP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	540;"	d
SCB_DFSR_DWTTRAP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	539;"	d
SCB_DFSR_EXTERNAL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	534;"	d
SCB_DFSR_EXTERNAL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	533;"	d
SCB_DFSR_HALTED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	546;"	d
SCB_DFSR_HALTED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	545;"	d
SCB_DFSR_VCATCH_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	537;"	d
SCB_DFSR_VCATCH_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	536;"	d
SCB_HFSR_DEBUGEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	524;"	d
SCB_HFSR_DEBUGEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	523;"	d
SCB_HFSR_FORCED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	527;"	d
SCB_HFSR_FORCED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	526;"	d
SCB_HFSR_VECTTBL_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	530;"	d
SCB_HFSR_VECTTBL_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	529;"	d
SCB_ICSR_ISRPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	400;"	d
SCB_ICSR_ISRPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	399;"	d
SCB_ICSR_ISRPREEMPT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	397;"	d
SCB_ICSR_ISRPREEMPT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	396;"	d
SCB_ICSR_NMIPENDSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	382;"	d
SCB_ICSR_NMIPENDSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	381;"	d
SCB_ICSR_PENDSTCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	394;"	d
SCB_ICSR_PENDSTCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	393;"	d
SCB_ICSR_PENDSTSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	391;"	d
SCB_ICSR_PENDSTSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	390;"	d
SCB_ICSR_PENDSVCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	388;"	d
SCB_ICSR_PENDSVCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	387;"	d
SCB_ICSR_PENDSVSET_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	385;"	d
SCB_ICSR_PENDSVSET_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	384;"	d
SCB_ICSR_RETTOBASE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	406;"	d
SCB_ICSR_RETTOBASE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	405;"	d
SCB_ICSR_VECTACTIVE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	409;"	d
SCB_ICSR_VECTACTIVE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	408;"	d
SCB_ICSR_VECTPENDING_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	403;"	d
SCB_ICSR_VECTPENDING_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	402;"	d
SCB_SCR_SEVONPEND_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	442;"	d
SCB_SCR_SEVONPEND_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	441;"	d
SCB_SCR_SLEEPDEEP_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	445;"	d
SCB_SCR_SLEEPDEEP_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	444;"	d
SCB_SCR_SLEEPONEXIT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	448;"	d
SCB_SCR_SLEEPONEXIT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	447;"	d
SCB_SHCSR_BUSFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	507;"	d
SCB_SHCSR_BUSFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	506;"	d
SCB_SHCSR_BUSFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	474;"	d
SCB_SHCSR_BUSFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	473;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	483;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	482;"	d
SCB_SHCSR_MEMFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	510;"	d
SCB_SHCSR_MEMFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	509;"	d
SCB_SHCSR_MEMFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	477;"	d
SCB_SHCSR_MEMFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	476;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	486;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	485;"	d
SCB_SHCSR_MONITORACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	498;"	d
SCB_SHCSR_MONITORACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	497;"	d
SCB_SHCSR_PENDSVACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	495;"	d
SCB_SHCSR_PENDSVACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	494;"	d
SCB_SHCSR_SVCALLACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	501;"	d
SCB_SHCSR_SVCALLACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	500;"	d
SCB_SHCSR_SVCALLPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	480;"	d
SCB_SHCSR_SVCALLPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	479;"	d
SCB_SHCSR_SYSTICKACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	492;"	d
SCB_SHCSR_SYSTICKACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	491;"	d
SCB_SHCSR_USGFAULTACT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	504;"	d
SCB_SHCSR_USGFAULTACT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	503;"	d
SCB_SHCSR_USGFAULTENA_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	471;"	d
SCB_SHCSR_USGFAULTENA_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	470;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	489;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	488;"	d
SCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon174
SCB_VTOR_TBLBASE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	413;"	d
SCB_VTOR_TBLBASE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	412;"	d
SCB_VTOR_TBLOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	416;"	d
SCB_VTOR_TBLOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	415;"	d
SCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon174
SCS_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1225;"	d
SCnSCB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1234;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	568;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	567;"	d
SCnSCB_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon175
SHCSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon174
SHP	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon174
SLEEPCNT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon179
SPPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon180
SPSEL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon171::__anon172
SSPSR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon180
STIR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon173
SysTick	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1236;"	d
SysTick_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1230;"	d
SysTick_CALIB_NOREF_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	612;"	d
SysTick_CALIB_NOREF_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	611;"	d
SysTick_CALIB_SKEW_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	615;"	d
SysTick_CALIB_SKEW_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	614;"	d
SysTick_CALIB_TENMS_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	618;"	d
SysTick_CALIB_TENMS_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	617;"	d
SysTick_CTRL_CLKSOURCE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	594;"	d
SysTick_CTRL_CLKSOURCE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	593;"	d
SysTick_CTRL_COUNTFLAG_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	591;"	d
SysTick_CTRL_COUNTFLAG_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	590;"	d
SysTick_CTRL_ENABLE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	600;"	d
SysTick_CTRL_ENABLE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	599;"	d
SysTick_CTRL_TICKINT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	597;"	d
SysTick_CTRL_TICKINT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	596;"	d
SysTick_Config	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	604;"	d
SysTick_LOAD_RELOAD_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	603;"	d
SysTick_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon176
SysTick_VAL_CURRENT_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	608;"	d
SysTick_VAL_CURRENT_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	607;"	d
T	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon169::__anon170
TCR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon177
TER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon177
TPI	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1240;"	d
TPI_ACPR_PRESCALER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	907;"	d
TPI_ACPR_PRESCALER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	906;"	d
TPI_BASE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1228;"	d
TPI_DEVID_AsynClkIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1007;"	d
TPI_DEVID_AsynClkIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1006;"	d
TPI_DEVID_MANCVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	998;"	d
TPI_DEVID_MANCVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	997;"	d
TPI_DEVID_MinBufSz_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1004;"	d
TPI_DEVID_MinBufSz_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1003;"	d
TPI_DEVID_NRZVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	995;"	d
TPI_DEVID_NRZVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	994;"	d
TPI_DEVID_NrTraceInput_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1010;"	d
TPI_DEVID_NrTraceInput_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1009;"	d
TPI_DEVID_PTINVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1001;"	d
TPI_DEVID_PTINVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1000;"	d
TPI_DEVTYPE_MajorType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1017;"	d
TPI_DEVTYPE_MajorType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1016;"	d
TPI_DEVTYPE_SubType_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1014;"	d
TPI_DEVTYPE_SubType_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	1013;"	d
TPI_FFCR_EnFCont_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	931;"	d
TPI_FFCR_EnFCont_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	930;"	d
TPI_FFCR_TrigIn_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	928;"	d
TPI_FFCR_TrigIn_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	927;"	d
TPI_FFSR_FlInProg_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	924;"	d
TPI_FFSR_FlInProg_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	923;"	d
TPI_FFSR_FtNonStop_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	915;"	d
TPI_FFSR_FtNonStop_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	914;"	d
TPI_FFSR_FtStopped_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	921;"	d
TPI_FFSR_FtStopped_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	920;"	d
TPI_FFSR_TCPresent_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	918;"	d
TPI_FFSR_TCPresent_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	917;"	d
TPI_FIFO0_ETM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	957;"	d
TPI_FIFO0_ETM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	956;"	d
TPI_FIFO0_ETM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	954;"	d
TPI_FIFO0_ETM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	953;"	d
TPI_FIFO0_ETM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	951;"	d
TPI_FIFO0_ETM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	950;"	d
TPI_FIFO0_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	945;"	d
TPI_FIFO0_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	944;"	d
TPI_FIFO0_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	948;"	d
TPI_FIFO0_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	947;"	d
TPI_FIFO0_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	939;"	d
TPI_FIFO0_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	938;"	d
TPI_FIFO0_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	942;"	d
TPI_FIFO0_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	941;"	d
TPI_FIFO1_ETM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	971;"	d
TPI_FIFO1_ETM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	970;"	d
TPI_FIFO1_ETM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	974;"	d
TPI_FIFO1_ETM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	973;"	d
TPI_FIFO1_ITM0_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	983;"	d
TPI_FIFO1_ITM0_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	982;"	d
TPI_FIFO1_ITM1_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	980;"	d
TPI_FIFO1_ITM1_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	979;"	d
TPI_FIFO1_ITM2_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	977;"	d
TPI_FIFO1_ITM2_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	976;"	d
TPI_FIFO1_ITM_ATVALID_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	965;"	d
TPI_FIFO1_ITM_ATVALID_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	964;"	d
TPI_FIFO1_ITM_bytecount_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	968;"	d
TPI_FIFO1_ITM_bytecount_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	967;"	d
TPI_ITATBCTR0_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	987;"	d
TPI_ITATBCTR0_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	986;"	d
TPI_ITATBCTR2_ATREADY_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	961;"	d
TPI_ITATBCTR2_ATREADY_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	960;"	d
TPI_ITCTRL_Mode_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	991;"	d
TPI_ITCTRL_Mode_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	990;"	d
TPI_SPPR_TXMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	911;"	d
TPI_SPPR_TXMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	910;"	d
TPI_TRIGGER_TRIGGER_Msk	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	935;"	d
TPI_TRIGGER_TRIGGER_Pos	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	934;"	d
TPI_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon180
TPR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon177
TRIGGER	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon180
TYPE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon181
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon165::__anon166
V	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon169::__anon170
VAL	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon176
VTOR	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon174
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon165::__anon166
Z	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon169::__anon170
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	105;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	80;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	85;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	90;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	95;"	d
__ASM	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	99;"	d
__CORE_SC300_H_DEPENDANT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	155;"	d
__CORE_SC300_H_GENERIC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	43;"	d
__CORTEX_SC	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	76;"	d
__FPU_USED	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	113;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	189;"	d
__I	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	191;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	100;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	106;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	81;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	86;"	d
__INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	91;"	d
__IO	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	194;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	165;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	170;"	d
__O	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	193;"	d
__SC300_CMSIS_VERSION	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	73;"	d
__SC300_CMSIS_VERSION_MAIN	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	71;"	d
__SC300_CMSIS_VERSION_SUB	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	72;"	d
__SC300_REV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	160;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	101;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	107;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	82;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	87;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	92;"	d
__STATIC_INLINE	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	96;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	175;"	d
__packed	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	104;"	d
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon169::__anon170
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon167::__anon168
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon165::__anon166
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon171::__anon172
_reserved0	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon169::__anon170
_reserved1	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon169::__anon170
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon165	typeref:struct:__anon165::__anon166
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon167	typeref:struct:__anon167::__anon168
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon169	typeref:struct:__anon169::__anon170
b	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon171	typeref:struct:__anon171::__anon172
nPRIV	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon171::__anon172
u16	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon177::__anon178
u32	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon177::__anon178
u8	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon177::__anon178
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon165
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon167
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon169
w	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon171
xPSR_Type	source\infrastructure\derivative\libchip_samv7\include\cmsis\CMSIS\Include\core_sc300.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon169
ACC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __IO uint32_t ACC_ACR;       \/**< \\brief (Acc Offset: 0x94) Analog Control Register *\/$/;"	m	struct:__anon183
ACC_ACR_HYST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	115;"	d
ACC_ACR_HYST_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	114;"	d
ACC_ACR_HYST_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	113;"	d
ACC_ACR_ISEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	110;"	d
ACC_ACR_ISEL_HISP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	112;"	d
ACC_ACR_ISEL_LOPW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	111;"	d
ACC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __O  uint32_t ACC_CR;        \/**< \\brief (Acc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon183
ACC_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	57;"	d
ACC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __O  uint32_t ACC_IDR;       \/**< \\brief (Acc Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon183
ACC_IDR_CE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	102;"	d
ACC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __O  uint32_t ACC_IER;       \/**< \\brief (Acc Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon183
ACC_IER_CE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	100;"	d
ACC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __I  uint32_t ACC_IMR;       \/**< \\brief (Acc Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon183
ACC_IMR_CE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	104;"	d
ACC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __I  uint32_t ACC_ISR;       \/**< \\brief (Acc Offset: 0x30) Interrupt Status Register *\/$/;"	m	struct:__anon183
ACC_ISR_CE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	106;"	d
ACC_ISR_MASK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	108;"	d
ACC_ISR_SCO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	107;"	d
ACC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __IO uint32_t ACC_MR;        \/**< \\brief (Acc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon183
ACC_MR_ACEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	81;"	d
ACC_MR_ACEN_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	82;"	d
ACC_MR_ACEN_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	83;"	d
ACC_MR_EDGETYP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	86;"	d
ACC_MR_EDGETYP_ANY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	89;"	d
ACC_MR_EDGETYP_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	88;"	d
ACC_MR_EDGETYP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	85;"	d
ACC_MR_EDGETYP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	84;"	d
ACC_MR_EDGETYP_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	87;"	d
ACC_MR_FE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	96;"	d
ACC_MR_FE_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	97;"	d
ACC_MR_FE_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	98;"	d
ACC_MR_INV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	90;"	d
ACC_MR_INV_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	91;"	d
ACC_MR_INV_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	92;"	d
ACC_MR_SELFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	93;"	d
ACC_MR_SELFS_CE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	94;"	d
ACC_MR_SELFS_OUTPUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	95;"	d
ACC_MR_SELMINUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	61;"	d
ACC_MR_SELMINUS_ADVREFP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	63;"	d
ACC_MR_SELMINUS_AFE0_AD0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	66;"	d
ACC_MR_SELMINUS_AFE0_AD1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	67;"	d
ACC_MR_SELMINUS_AFE0_AD2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	68;"	d
ACC_MR_SELMINUS_AFE0_AD3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	69;"	d
ACC_MR_SELMINUS_DAC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	64;"	d
ACC_MR_SELMINUS_DAC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	65;"	d
ACC_MR_SELMINUS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	60;"	d
ACC_MR_SELMINUS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	59;"	d
ACC_MR_SELMINUS_TS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	62;"	d
ACC_MR_SELPLUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	72;"	d
ACC_MR_SELPLUS_AFE0_AD0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	73;"	d
ACC_MR_SELPLUS_AFE0_AD1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	74;"	d
ACC_MR_SELPLUS_AFE0_AD2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	75;"	d
ACC_MR_SELPLUS_AFE0_AD3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	76;"	d
ACC_MR_SELPLUS_AFE0_AD4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	77;"	d
ACC_MR_SELPLUS_AFE0_AD5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	78;"	d
ACC_MR_SELPLUS_AFE1_AD0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	79;"	d
ACC_MR_SELPLUS_AFE1_AD1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	80;"	d
ACC_MR_SELPLUS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	71;"	d
ACC_MR_SELPLUS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	70;"	d
ACC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __IO uint32_t ACC_WPMR;      \/**< \\brief (Acc Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon183
ACC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	117;"	d
ACC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	120;"	d
ACC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	119;"	d
ACC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	121;"	d
ACC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	118;"	d
ACC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __I  uint32_t ACC_WPSR;      \/**< \\brief (Acc Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon183
ACC_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	123;"	d
Acc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^} Acc;$/;"	t	typeref:struct:__anon183
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __I  uint32_t Reserved1[7];$/;"	m	struct:__anon183
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __I  uint32_t Reserved2[24];$/;"	m	struct:__anon183
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	/^  __I  uint32_t Reserved3[19];$/;"	m	struct:__anon183
_SAMV71_ACC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_acc.h	31;"	d
AES_AADLENR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __IO uint32_t AES_AADLENR;   \/**< \\brief (Aes Offset: 0x70) Additional Authenticated Data Length Register *\/$/;"	m	struct:__anon184
AES_AADLENR_AADLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	149;"	d
AES_AADLENR_AADLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	148;"	d
AES_AADLENR_AADLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	147;"	d
AES_CLENR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __IO uint32_t AES_CLENR;     \/**< \\brief (Aes Offset: 0x74) Plaintext\/Ciphertext Length Register *\/$/;"	m	struct:__anon184
AES_CLENR_CLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	153;"	d
AES_CLENR_CLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	152;"	d
AES_CLENR_CLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	151;"	d
AES_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __O  uint32_t AES_CR;        \/**< \\brief (Aes Offset: 0x00) Control Register *\/$/;"	m	struct:__anon184
AES_CR_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	62;"	d
AES_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	63;"	d
AES_CTRR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __I  uint32_t AES_CTRR;      \/**< \\brief (Aes Offset: 0x98) GCM Encryption Counter Value Register *\/$/;"	m	struct:__anon184
AES_CTRR_CTR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	163;"	d
AES_CTRR_CTR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	162;"	d
AES_GCMHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __IO uint32_t AES_GCMHR[4];  \/**< \\brief (Aes Offset: 0x9C) GCM H Word Register *\/$/;"	m	struct:__anon184
AES_GCMHR_H	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	167;"	d
AES_GCMHR_H_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	166;"	d
AES_GCMHR_H_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	165;"	d
AES_GHASHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __IO uint32_t AES_GHASHR[4]; \/**< \\brief (Aes Offset: 0x78) GCM Intermediate Hash Word Register *\/$/;"	m	struct:__anon184
AES_GHASHR_GHASH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	157;"	d
AES_GHASHR_GHASH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	156;"	d
AES_GHASHR_GHASH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	155;"	d
AES_IDATAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __O  uint32_t AES_IDATAR[4]; \/**< \\brief (Aes Offset: 0x40) Input Data Register *\/$/;"	m	struct:__anon184
AES_IDATAR_IDATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	138;"	d
AES_IDATAR_IDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	137;"	d
AES_IDATAR_IDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	136;"	d
AES_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __O  uint32_t AES_IDR;       \/**< \\brief (Aes Offset: 0x14) Interrupt Disable Register *\/$/;"	m	struct:__anon184
AES_IDR_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	112;"	d
AES_IDR_TAGRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	114;"	d
AES_IDR_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	113;"	d
AES_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __O  uint32_t AES_IER;       \/**< \\brief (Aes Offset: 0x10) Interrupt Enable Register *\/$/;"	m	struct:__anon184
AES_IER_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	108;"	d
AES_IER_TAGRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	110;"	d
AES_IER_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	109;"	d
AES_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __I  uint32_t AES_IMR;       \/**< \\brief (Aes Offset: 0x18) Interrupt Mask Register *\/$/;"	m	struct:__anon184
AES_IMR_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	116;"	d
AES_IMR_TAGRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	118;"	d
AES_IMR_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	117;"	d
AES_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __I  uint32_t AES_ISR;       \/**< \\brief (Aes Offset: 0x1C) Interrupt Status Register *\/$/;"	m	struct:__anon184
AES_ISR_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	120;"	d
AES_ISR_TAGRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	130;"	d
AES_ISR_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	121;"	d
AES_ISR_URAT_IDR_WR_PROCESSING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	124;"	d
AES_ISR_URAT_MR_WR_PROCESSING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	126;"	d
AES_ISR_URAT_MR_WR_SUBKGEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	128;"	d
AES_ISR_URAT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	123;"	d
AES_ISR_URAT_ODR_RD_PROCESSING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	125;"	d
AES_ISR_URAT_ODR_RD_SUBKGEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	127;"	d
AES_ISR_URAT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	122;"	d
AES_ISR_URAT_WOR_RD_ACCESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	129;"	d
AES_IVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __O  uint32_t AES_IVR[4];    \/**< \\brief (Aes Offset: 0x60) Initialization Vector Register *\/$/;"	m	struct:__anon184
AES_IVR_IV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	145;"	d
AES_IVR_IV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	144;"	d
AES_IVR_IV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	143;"	d
AES_KEYWR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __O  uint32_t AES_KEYWR[8];  \/**< \\brief (Aes Offset: 0x20) Key Word Register *\/$/;"	m	struct:__anon184
AES_KEYWR_KEYW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	134;"	d
AES_KEYWR_KEYW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	133;"	d
AES_KEYWR_KEYW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	132;"	d
AES_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __IO uint32_t AES_MR;        \/**< \\brief (Aes Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon184
AES_MR_CFBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	97;"	d
AES_MR_CFBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	96;"	d
AES_MR_CFBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	95;"	d
AES_MR_CFBS_SIZE_128BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	98;"	d
AES_MR_CFBS_SIZE_16BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	101;"	d
AES_MR_CFBS_SIZE_32BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	100;"	d
AES_MR_CFBS_SIZE_64BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	99;"	d
AES_MR_CFBS_SIZE_8BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	102;"	d
AES_MR_CIPHER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	65;"	d
AES_MR_CKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	105;"	d
AES_MR_CKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	104;"	d
AES_MR_CKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	106;"	d
AES_MR_CKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	103;"	d
AES_MR_DUALBUFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	67;"	d
AES_MR_DUALBUFF_ACTIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	69;"	d
AES_MR_DUALBUFF_INACTIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	68;"	d
AES_MR_GTAGEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	66;"	d
AES_MR_KEYSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	81;"	d
AES_MR_KEYSIZE_AES128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	82;"	d
AES_MR_KEYSIZE_AES192	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	83;"	d
AES_MR_KEYSIZE_AES256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	84;"	d
AES_MR_KEYSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	80;"	d
AES_MR_KEYSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	79;"	d
AES_MR_LOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	94;"	d
AES_MR_OPMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	87;"	d
AES_MR_OPMOD_CBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	89;"	d
AES_MR_OPMOD_CFB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	91;"	d
AES_MR_OPMOD_CTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	92;"	d
AES_MR_OPMOD_ECB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	88;"	d
AES_MR_OPMOD_GCM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	93;"	d
AES_MR_OPMOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	86;"	d
AES_MR_OPMOD_OFB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	90;"	d
AES_MR_OPMOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	85;"	d
AES_MR_PROCDLY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	72;"	d
AES_MR_PROCDLY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	71;"	d
AES_MR_PROCDLY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	70;"	d
AES_MR_SMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	75;"	d
AES_MR_SMOD_AUTO_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	77;"	d
AES_MR_SMOD_IDATAR0_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	78;"	d
AES_MR_SMOD_MANUAL_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	76;"	d
AES_MR_SMOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	74;"	d
AES_MR_SMOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	73;"	d
AES_ODATAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __I  uint32_t AES_ODATAR[4]; \/**< \\brief (Aes Offset: 0x50) Output Data Register *\/$/;"	m	struct:__anon184
AES_ODATAR_ODATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	141;"	d
AES_ODATAR_ODATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	140;"	d
AES_TAGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __I  uint32_t AES_TAGR[4];   \/**< \\brief (Aes Offset: 0x88) GCM Authentication Tag Word Register *\/$/;"	m	struct:__anon184
AES_TAGR_TAG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	160;"	d
AES_TAGR_TAG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	159;"	d
Aes	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^} Aes;$/;"	t	typeref:struct:__anon184
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	/^  __I  uint32_t Reserved1[2];$/;"	m	struct:__anon184
_SAMV71_AES_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_aes.h	31;"	d
AFEC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_ACR;      \/**< \\brief (Afec Offset: 0x94) AFEC Analog Control Register *\/$/;"	m	struct:__anon185
AFEC_ACR_IBCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	433;"	d
AFEC_ACR_IBCTL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	432;"	d
AFEC_ACR_IBCTL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	431;"	d
AFEC_ACR_PGA0EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	429;"	d
AFEC_ACR_PGA1EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	430;"	d
AFEC_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_CDR;      \/**< \\brief (Afec Offset: 0x68) AFEC Channel Data Register *\/$/;"	m	struct:__anon185
AFEC_CDR_DATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	407;"	d
AFEC_CDR_DATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	406;"	d
AFEC_CECR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_CECR;     \/**< \\brief (Afec Offset: 0xD8) AFEC Channel Error Correction Register *\/$/;"	m	struct:__anon185
AFEC_CECR_ECORR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	457;"	d
AFEC_CECR_ECORR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	458;"	d
AFEC_CECR_ECORR10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	467;"	d
AFEC_CECR_ECORR11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	468;"	d
AFEC_CECR_ECORR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	459;"	d
AFEC_CECR_ECORR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	460;"	d
AFEC_CECR_ECORR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	461;"	d
AFEC_CECR_ECORR5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	462;"	d
AFEC_CECR_ECORR6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	463;"	d
AFEC_CECR_ECORR7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	464;"	d
AFEC_CECR_ECORR8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	465;"	d
AFEC_CECR_ECORR9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	466;"	d
AFEC_CGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_CGR;      \/**< \\brief (Afec Offset: 0x54) AFEC Channel Gain Register *\/$/;"	m	struct:__anon185
AFEC_CGR_GAIN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	354;"	d
AFEC_CGR_GAIN0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	353;"	d
AFEC_CGR_GAIN0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	352;"	d
AFEC_CGR_GAIN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	357;"	d
AFEC_CGR_GAIN10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	384;"	d
AFEC_CGR_GAIN10_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	383;"	d
AFEC_CGR_GAIN10_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	382;"	d
AFEC_CGR_GAIN11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	387;"	d
AFEC_CGR_GAIN11_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	386;"	d
AFEC_CGR_GAIN11_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	385;"	d
AFEC_CGR_GAIN1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	356;"	d
AFEC_CGR_GAIN1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	355;"	d
AFEC_CGR_GAIN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	360;"	d
AFEC_CGR_GAIN2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	359;"	d
AFEC_CGR_GAIN2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	358;"	d
AFEC_CGR_GAIN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	363;"	d
AFEC_CGR_GAIN3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	362;"	d
AFEC_CGR_GAIN3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	361;"	d
AFEC_CGR_GAIN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	366;"	d
AFEC_CGR_GAIN4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	365;"	d
AFEC_CGR_GAIN4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	364;"	d
AFEC_CGR_GAIN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	369;"	d
AFEC_CGR_GAIN5_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	368;"	d
AFEC_CGR_GAIN5_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	367;"	d
AFEC_CGR_GAIN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	372;"	d
AFEC_CGR_GAIN6_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	371;"	d
AFEC_CGR_GAIN6_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	370;"	d
AFEC_CGR_GAIN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	375;"	d
AFEC_CGR_GAIN7_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	374;"	d
AFEC_CGR_GAIN7_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	373;"	d
AFEC_CGR_GAIN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	378;"	d
AFEC_CGR_GAIN8_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	377;"	d
AFEC_CGR_GAIN8_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	376;"	d
AFEC_CGR_GAIN9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	381;"	d
AFEC_CGR_GAIN9_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	380;"	d
AFEC_CGR_GAIN9_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	379;"	d
AFEC_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __O  uint32_t AFEC_CHDR;     \/**< \\brief (Afec Offset: 0x18) AFEC Channel Disable Register *\/$/;"	m	struct:__anon185
AFEC_CHDR_CH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	233;"	d
AFEC_CHDR_CH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	234;"	d
AFEC_CHDR_CH10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	243;"	d
AFEC_CHDR_CH11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	244;"	d
AFEC_CHDR_CH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	235;"	d
AFEC_CHDR_CH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	236;"	d
AFEC_CHDR_CH4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	237;"	d
AFEC_CHDR_CH5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	238;"	d
AFEC_CHDR_CH6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	239;"	d
AFEC_CHDR_CH7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	240;"	d
AFEC_CHDR_CH8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	241;"	d
AFEC_CHDR_CH9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	242;"	d
AFEC_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __O  uint32_t AFEC_CHER;     \/**< \\brief (Afec Offset: 0x14) AFEC Channel Enable Register *\/$/;"	m	struct:__anon185
AFEC_CHER_CH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	220;"	d
AFEC_CHER_CH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	221;"	d
AFEC_CHER_CH10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	230;"	d
AFEC_CHER_CH11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	231;"	d
AFEC_CHER_CH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	222;"	d
AFEC_CHER_CH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	223;"	d
AFEC_CHER_CH4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	224;"	d
AFEC_CHER_CH5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	225;"	d
AFEC_CHER_CH6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	226;"	d
AFEC_CHER_CH7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	227;"	d
AFEC_CHER_CH8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	228;"	d
AFEC_CHER_CH9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	229;"	d
AFEC_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_CHSR;     \/**< \\brief (Afec Offset: 0x1C) AFEC Channel Status Register *\/$/;"	m	struct:__anon185
AFEC_CHSR_CH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	246;"	d
AFEC_CHSR_CH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	247;"	d
AFEC_CHSR_CH10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	256;"	d
AFEC_CHSR_CH11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	257;"	d
AFEC_CHSR_CH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	248;"	d
AFEC_CHSR_CH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	249;"	d
AFEC_CHSR_CH4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	250;"	d
AFEC_CHSR_CH5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	251;"	d
AFEC_CHSR_CH6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	252;"	d
AFEC_CHSR_CH7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	253;"	d
AFEC_CHSR_CH8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	254;"	d
AFEC_CHSR_CH9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	255;"	d
AFEC_COCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_COCR;     \/**< \\brief (Afec Offset: 0x6C) AFEC Channel Offset Compensation Register *\/$/;"	m	struct:__anon185
AFEC_COCR_AOFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	411;"	d
AFEC_COCR_AOFF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	410;"	d
AFEC_COCR_AOFF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	409;"	d
AFEC_COSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_COSR;     \/**< \\brief (Afec Offset: 0xD0) AFEC Correction Select Register *\/$/;"	m	struct:__anon185
AFEC_COSR_CSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	448;"	d
AFEC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __O  uint32_t AFEC_CR;       \/**< \\brief (Afec Offset: 0x00) AFEC Control Register *\/$/;"	m	struct:__anon185
AFEC_CR_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	81;"	d
AFEC_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	80;"	d
AFEC_CSELR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_CSELR;    \/**< \\brief (Afec Offset: 0x64) AFEC Channel Selection Register *\/$/;"	m	struct:__anon185
AFEC_CSELR_CSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	404;"	d
AFEC_CSELR_CSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	403;"	d
AFEC_CSELR_CSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	402;"	d
AFEC_CVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_CVR;      \/**< \\brief (Afec Offset: 0xD4) AFEC Correction Values Register *\/$/;"	m	struct:__anon185
AFEC_CVR_GAINCORR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	455;"	d
AFEC_CVR_GAINCORR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	454;"	d
AFEC_CVR_GAINCORR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	453;"	d
AFEC_CVR_OFFSETCORR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	452;"	d
AFEC_CVR_OFFSETCORR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	451;"	d
AFEC_CVR_OFFSETCORR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	450;"	d
AFEC_CWR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_CWR;      \/**< \\brief (Afec Offset: 0x50) AFEC Compare Window Register *\/$/;"	m	struct:__anon185
AFEC_CWR_HIGHTHRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	350;"	d
AFEC_CWR_HIGHTHRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	349;"	d
AFEC_CWR_HIGHTHRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	348;"	d
AFEC_CWR_LOWTHRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	347;"	d
AFEC_CWR_LOWTHRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	346;"	d
AFEC_CWR_LOWTHRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	345;"	d
AFEC_DIFFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_DIFFR;    \/**< \\brief (Afec Offset: 0x60) AFEC Channel Differential Register *\/$/;"	m	struct:__anon185
AFEC_DIFFR_DIFF0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	389;"	d
AFEC_DIFFR_DIFF1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	390;"	d
AFEC_DIFFR_DIFF10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	399;"	d
AFEC_DIFFR_DIFF11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	400;"	d
AFEC_DIFFR_DIFF2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	391;"	d
AFEC_DIFFR_DIFF3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	392;"	d
AFEC_DIFFR_DIFF4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	393;"	d
AFEC_DIFFR_DIFF5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	394;"	d
AFEC_DIFFR_DIFF6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	395;"	d
AFEC_DIFFR_DIFF7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	396;"	d
AFEC_DIFFR_DIFF8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	397;"	d
AFEC_DIFFR_DIFF9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	398;"	d
AFEC_EMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_EMR;      \/**< \\brief (Afec Offset: 0x08) AFEC Extended Mode Register *\/$/;"	m	struct:__anon185
AFEC_EMR_CMPALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	148;"	d
AFEC_EMR_CMPFILTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	151;"	d
AFEC_EMR_CMPFILTER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	150;"	d
AFEC_EMR_CMPFILTER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	149;"	d
AFEC_EMR_CMPMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	140;"	d
AFEC_EMR_CMPMODE_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	142;"	d
AFEC_EMR_CMPMODE_IN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	143;"	d
AFEC_EMR_CMPMODE_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	141;"	d
AFEC_EMR_CMPMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	139;"	d
AFEC_EMR_CMPMODE_OUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	144;"	d
AFEC_EMR_CMPMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	138;"	d
AFEC_EMR_CMPSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	147;"	d
AFEC_EMR_CMPSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	146;"	d
AFEC_EMR_CMPSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	145;"	d
AFEC_EMR_RES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	154;"	d
AFEC_EMR_RES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	153;"	d
AFEC_EMR_RES_NO_AVERAGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	155;"	d
AFEC_EMR_RES_OSR16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	157;"	d
AFEC_EMR_RES_OSR256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	159;"	d
AFEC_EMR_RES_OSR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	156;"	d
AFEC_EMR_RES_OSR64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	158;"	d
AFEC_EMR_RES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	152;"	d
AFEC_EMR_SIGNMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	164;"	d
AFEC_EMR_SIGNMODE_ALL_SIGNED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	168;"	d
AFEC_EMR_SIGNMODE_ALL_UNSIGNED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	167;"	d
AFEC_EMR_SIGNMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	163;"	d
AFEC_EMR_SIGNMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	162;"	d
AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	166;"	d
AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	165;"	d
AFEC_EMR_STM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	161;"	d
AFEC_EMR_TAG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	160;"	d
AFEC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __O  uint32_t AFEC_IDR;      \/**< \\brief (Afec Offset: 0x28) AFEC Interrupt Disable Register *\/$/;"	m	struct:__anon185
AFEC_IDR_COMPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	295;"	d
AFEC_IDR_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	293;"	d
AFEC_IDR_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	281;"	d
AFEC_IDR_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	282;"	d
AFEC_IDR_EOC10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	291;"	d
AFEC_IDR_EOC11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	292;"	d
AFEC_IDR_EOC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	283;"	d
AFEC_IDR_EOC3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	284;"	d
AFEC_IDR_EOC4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	285;"	d
AFEC_IDR_EOC5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	286;"	d
AFEC_IDR_EOC6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	287;"	d
AFEC_IDR_EOC7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	288;"	d
AFEC_IDR_EOC8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	289;"	d
AFEC_IDR_EOC9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	290;"	d
AFEC_IDR_GOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	294;"	d
AFEC_IDR_TEMPCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	296;"	d
AFEC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __O  uint32_t AFEC_IER;      \/**< \\brief (Afec Offset: 0x24) AFEC Interrupt Enable Register *\/$/;"	m	struct:__anon185
AFEC_IER_COMPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	278;"	d
AFEC_IER_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	276;"	d
AFEC_IER_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	264;"	d
AFEC_IER_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	265;"	d
AFEC_IER_EOC10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	274;"	d
AFEC_IER_EOC11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	275;"	d
AFEC_IER_EOC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	266;"	d
AFEC_IER_EOC3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	267;"	d
AFEC_IER_EOC4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	268;"	d
AFEC_IER_EOC5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	269;"	d
AFEC_IER_EOC6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	270;"	d
AFEC_IER_EOC7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	271;"	d
AFEC_IER_EOC8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	272;"	d
AFEC_IER_EOC9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	273;"	d
AFEC_IER_GOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	277;"	d
AFEC_IER_TEMPCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	279;"	d
AFEC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_IMR;      \/**< \\brief (Afec Offset: 0x2C) AFEC Interrupt Mask Register *\/$/;"	m	struct:__anon185
AFEC_IMR_COMPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	312;"	d
AFEC_IMR_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	310;"	d
AFEC_IMR_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	298;"	d
AFEC_IMR_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	299;"	d
AFEC_IMR_EOC10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	308;"	d
AFEC_IMR_EOC11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	309;"	d
AFEC_IMR_EOC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	300;"	d
AFEC_IMR_EOC3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	301;"	d
AFEC_IMR_EOC4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	302;"	d
AFEC_IMR_EOC5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	303;"	d
AFEC_IMR_EOC6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	304;"	d
AFEC_IMR_EOC7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	305;"	d
AFEC_IMR_EOC8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	306;"	d
AFEC_IMR_EOC9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	307;"	d
AFEC_IMR_GOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	311;"	d
AFEC_IMR_TEMPCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	313;"	d
AFEC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_ISR;      \/**< \\brief (Afec Offset: 0x30) AFEC Interrupt Status Register *\/$/;"	m	struct:__anon185
AFEC_ISR_COMPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	329;"	d
AFEC_ISR_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	327;"	d
AFEC_ISR_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	315;"	d
AFEC_ISR_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	316;"	d
AFEC_ISR_EOC10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	325;"	d
AFEC_ISR_EOC11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	326;"	d
AFEC_ISR_EOC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	317;"	d
AFEC_ISR_EOC3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	318;"	d
AFEC_ISR_EOC4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	319;"	d
AFEC_ISR_EOC5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	320;"	d
AFEC_ISR_EOC6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	321;"	d
AFEC_ISR_EOC7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	322;"	d
AFEC_ISR_EOC8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	323;"	d
AFEC_ISR_EOC9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	324;"	d
AFEC_ISR_GOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	328;"	d
AFEC_ISR_TEMPCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	330;"	d
AFEC_LCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_LCDR;     \/**< \\brief (Afec Offset: 0x20) AFEC Last Converted Data Register *\/$/;"	m	struct:__anon185
AFEC_LCDR_CHNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	262;"	d
AFEC_LCDR_CHNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	261;"	d
AFEC_LCDR_LDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	260;"	d
AFEC_LCDR_LDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	259;"	d
AFEC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_MR;       \/**< \\brief (Afec Offset: 0x04) AFEC Mode Register *\/$/;"	m	struct:__anon185
AFEC_MR_FREERUN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	102;"	d
AFEC_MR_FREERUN_OFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	103;"	d
AFEC_MR_FREERUN_ON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	104;"	d
AFEC_MR_FWUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	99;"	d
AFEC_MR_FWUP_OFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	100;"	d
AFEC_MR_FWUP_ON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	101;"	d
AFEC_MR_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	127;"	d
AFEC_MR_PRESCAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	107;"	d
AFEC_MR_PRESCAL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	106;"	d
AFEC_MR_PRESCAL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	105;"	d
AFEC_MR_SLEEP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	96;"	d
AFEC_MR_SLEEP_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	97;"	d
AFEC_MR_SLEEP_SLEEP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	98;"	d
AFEC_MR_STARTUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	110;"	d
AFEC_MR_STARTUP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	109;"	d
AFEC_MR_STARTUP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	108;"	d
AFEC_MR_STARTUP_SUT0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	111;"	d
AFEC_MR_STARTUP_SUT112	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	118;"	d
AFEC_MR_STARTUP_SUT16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	113;"	d
AFEC_MR_STARTUP_SUT24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	114;"	d
AFEC_MR_STARTUP_SUT512	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	119;"	d
AFEC_MR_STARTUP_SUT576	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	120;"	d
AFEC_MR_STARTUP_SUT64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	115;"	d
AFEC_MR_STARTUP_SUT640	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	121;"	d
AFEC_MR_STARTUP_SUT704	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	122;"	d
AFEC_MR_STARTUP_SUT768	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	123;"	d
AFEC_MR_STARTUP_SUT8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	112;"	d
AFEC_MR_STARTUP_SUT80	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	116;"	d
AFEC_MR_STARTUP_SUT832	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	124;"	d
AFEC_MR_STARTUP_SUT896	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	125;"	d
AFEC_MR_STARTUP_SUT96	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	117;"	d
AFEC_MR_STARTUP_SUT960	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	126;"	d
AFEC_MR_TRACKTIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	130;"	d
AFEC_MR_TRACKTIM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	129;"	d
AFEC_MR_TRACKTIM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	128;"	d
AFEC_MR_TRANSFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	133;"	d
AFEC_MR_TRANSFER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	132;"	d
AFEC_MR_TRANSFER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	131;"	d
AFEC_MR_TRGEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	83;"	d
AFEC_MR_TRGEN_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	84;"	d
AFEC_MR_TRGEN_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	85;"	d
AFEC_MR_TRGSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	88;"	d
AFEC_MR_TRGSEL_AFEC_TRIG0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	89;"	d
AFEC_MR_TRGSEL_AFEC_TRIG1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	90;"	d
AFEC_MR_TRGSEL_AFEC_TRIG2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	91;"	d
AFEC_MR_TRGSEL_AFEC_TRIG3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	92;"	d
AFEC_MR_TRGSEL_AFEC_TRIG4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	93;"	d
AFEC_MR_TRGSEL_AFEC_TRIG5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	94;"	d
AFEC_MR_TRGSEL_AFEC_TRIG6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	95;"	d
AFEC_MR_TRGSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	87;"	d
AFEC_MR_TRGSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	86;"	d
AFEC_MR_USEQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	134;"	d
AFEC_MR_USEQ_NUM_ORDER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	135;"	d
AFEC_MR_USEQ_REG_ORDER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	136;"	d
AFEC_OVER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_OVER;     \/**< \\brief (Afec Offset: 0x4C) AFEC Overrun Status Register *\/$/;"	m	struct:__anon185
AFEC_OVER_OVRE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	332;"	d
AFEC_OVER_OVRE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	333;"	d
AFEC_OVER_OVRE10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	342;"	d
AFEC_OVER_OVRE11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	343;"	d
AFEC_OVER_OVRE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	334;"	d
AFEC_OVER_OVRE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	335;"	d
AFEC_OVER_OVRE4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	336;"	d
AFEC_OVER_OVRE5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	337;"	d
AFEC_OVER_OVRE6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	338;"	d
AFEC_OVER_OVRE7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	339;"	d
AFEC_OVER_OVRE8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	340;"	d
AFEC_OVER_OVRE9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	341;"	d
AFEC_SEQ1R	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_SEQ1R;    \/**< \\brief (Afec Offset: 0x0C) AFEC Channel Sequence 1 Register *\/$/;"	m	struct:__anon185
AFEC_SEQ1R_USCH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	172;"	d
AFEC_SEQ1R_USCH0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	171;"	d
AFEC_SEQ1R_USCH0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	170;"	d
AFEC_SEQ1R_USCH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	175;"	d
AFEC_SEQ1R_USCH1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	174;"	d
AFEC_SEQ1R_USCH1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	173;"	d
AFEC_SEQ1R_USCH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	178;"	d
AFEC_SEQ1R_USCH2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	177;"	d
AFEC_SEQ1R_USCH2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	176;"	d
AFEC_SEQ1R_USCH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	181;"	d
AFEC_SEQ1R_USCH3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	180;"	d
AFEC_SEQ1R_USCH3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	179;"	d
AFEC_SEQ1R_USCH4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	184;"	d
AFEC_SEQ1R_USCH4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	183;"	d
AFEC_SEQ1R_USCH4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	182;"	d
AFEC_SEQ1R_USCH5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	187;"	d
AFEC_SEQ1R_USCH5_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	186;"	d
AFEC_SEQ1R_USCH5_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	185;"	d
AFEC_SEQ1R_USCH6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	190;"	d
AFEC_SEQ1R_USCH6_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	189;"	d
AFEC_SEQ1R_USCH6_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	188;"	d
AFEC_SEQ1R_USCH7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	193;"	d
AFEC_SEQ1R_USCH7_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	192;"	d
AFEC_SEQ1R_USCH7_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	191;"	d
AFEC_SEQ2R	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_SEQ2R;    \/**< \\brief (Afec Offset: 0x10) AFEC Channel Sequence 2 Register *\/$/;"	m	struct:__anon185
AFEC_SEQ2R_USCH10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	203;"	d
AFEC_SEQ2R_USCH10_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	202;"	d
AFEC_SEQ2R_USCH10_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	201;"	d
AFEC_SEQ2R_USCH11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	206;"	d
AFEC_SEQ2R_USCH11_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	205;"	d
AFEC_SEQ2R_USCH11_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	204;"	d
AFEC_SEQ2R_USCH12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	209;"	d
AFEC_SEQ2R_USCH12_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	208;"	d
AFEC_SEQ2R_USCH12_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	207;"	d
AFEC_SEQ2R_USCH13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	212;"	d
AFEC_SEQ2R_USCH13_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	211;"	d
AFEC_SEQ2R_USCH13_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	210;"	d
AFEC_SEQ2R_USCH14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	215;"	d
AFEC_SEQ2R_USCH14_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	214;"	d
AFEC_SEQ2R_USCH14_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	213;"	d
AFEC_SEQ2R_USCH15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	218;"	d
AFEC_SEQ2R_USCH15_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	217;"	d
AFEC_SEQ2R_USCH15_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	216;"	d
AFEC_SEQ2R_USCH8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	197;"	d
AFEC_SEQ2R_USCH8_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	196;"	d
AFEC_SEQ2R_USCH8_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	195;"	d
AFEC_SEQ2R_USCH9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	200;"	d
AFEC_SEQ2R_USCH9_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	199;"	d
AFEC_SEQ2R_USCH9_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	198;"	d
AFEC_SHMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_SHMR;     \/**< \\brief (Afec Offset: 0xA0) AFEC Sample & Hold Mode Register *\/$/;"	m	struct:__anon185
AFEC_SHMR_DUAL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	435;"	d
AFEC_SHMR_DUAL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	436;"	d
AFEC_SHMR_DUAL10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	445;"	d
AFEC_SHMR_DUAL11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	446;"	d
AFEC_SHMR_DUAL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	437;"	d
AFEC_SHMR_DUAL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	438;"	d
AFEC_SHMR_DUAL4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	439;"	d
AFEC_SHMR_DUAL5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	440;"	d
AFEC_SHMR_DUAL6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	441;"	d
AFEC_SHMR_DUAL7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	442;"	d
AFEC_SHMR_DUAL8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	443;"	d
AFEC_SHMR_DUAL9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	444;"	d
AFEC_TEMPCWR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_TEMPCWR;  \/**< \\brief (Afec Offset: 0x74) AFEC Temperature Compare Window Register *\/$/;"	m	struct:__anon185
AFEC_TEMPCWR_THIGHTHRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	427;"	d
AFEC_TEMPCWR_THIGHTHRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	426;"	d
AFEC_TEMPCWR_THIGHTHRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	425;"	d
AFEC_TEMPCWR_TLOWTHRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	424;"	d
AFEC_TEMPCWR_TLOWTHRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	423;"	d
AFEC_TEMPCWR_TLOWTHRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	422;"	d
AFEC_TEMPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_TEMPMR;   \/**< \\brief (Afec Offset: 0x70) AFEC Temperature Sensor Mode Register *\/$/;"	m	struct:__anon185
AFEC_TEMPMR_RTCT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	413;"	d
AFEC_TEMPMR_TEMPCMPMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	416;"	d
AFEC_TEMPMR_TEMPCMPMOD_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	418;"	d
AFEC_TEMPMR_TEMPCMPMOD_IN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	419;"	d
AFEC_TEMPMR_TEMPCMPMOD_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	417;"	d
AFEC_TEMPMR_TEMPCMPMOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	415;"	d
AFEC_TEMPMR_TEMPCMPMOD_OUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	420;"	d
AFEC_TEMPMR_TEMPCMPMOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	414;"	d
AFEC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __IO uint32_t AFEC_WPMR;     \/**< \\brief (Afec Offset: 0xE4) AFEC Write Protection Mode Register *\/$/;"	m	struct:__anon185
AFEC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	470;"	d
AFEC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	473;"	d
AFEC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	472;"	d
AFEC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	474;"	d
AFEC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	471;"	d
AFEC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t AFEC_WPSR;     \/**< \\brief (Afec Offset: 0xE8) AFEC Write Protection Status Register *\/$/;"	m	struct:__anon185
AFEC_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	476;"	d
AFEC_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	478;"	d
AFEC_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	477;"	d
Afec	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^} Afec;$/;"	t	typeref:struct:__anon185
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t Reserved1[6];$/;"	m	struct:__anon185
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t Reserved2[2];$/;"	m	struct:__anon185
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t Reserved3[7];$/;"	m	struct:__anon185
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t Reserved4[2];$/;"	m	struct:__anon185
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t Reserved5[11];$/;"	m	struct:__anon185
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	/^  __I  uint32_t Reserved6[2];$/;"	m	struct:__anon185
_SAMV71_AFEC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_afec.h	31;"	d
CHIPID_CIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	/^  __I uint32_t CHIPID_CIDR; \/**< \\brief (Chipid Offset: 0x0) Chip ID Register *\/$/;"	m	struct:__anon186
CHIPID_CIDR_ARCH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	103;"	d
CHIPID_CIDR_ARCH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	102;"	d
CHIPID_CIDR_ARCH_SAME70	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	104;"	d
CHIPID_CIDR_ARCH_SAMS70	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	105;"	d
CHIPID_CIDR_ARCH_SAMV70	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	107;"	d
CHIPID_CIDR_ARCH_SAMV71	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	106;"	d
CHIPID_CIDR_EPROC_ARM7TDMI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	53;"	d
CHIPID_CIDR_EPROC_ARM920T	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	55;"	d
CHIPID_CIDR_EPROC_ARM926EJS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	56;"	d
CHIPID_CIDR_EPROC_ARM946ES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	52;"	d
CHIPID_CIDR_EPROC_CA5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	57;"	d
CHIPID_CIDR_EPROC_CM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	54;"	d
CHIPID_CIDR_EPROC_CM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	58;"	d
CHIPID_CIDR_EPROC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	50;"	d
CHIPID_CIDR_EPROC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	49;"	d
CHIPID_CIDR_EPROC_SAMx7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	51;"	d
CHIPID_CIDR_EXT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	115;"	d
CHIPID_CIDR_NVPSIZ2_1024K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	82;"	d
CHIPID_CIDR_NVPSIZ2_128K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	79;"	d
CHIPID_CIDR_NVPSIZ2_16K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	76;"	d
CHIPID_CIDR_NVPSIZ2_2048K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	83;"	d
CHIPID_CIDR_NVPSIZ2_256K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	80;"	d
CHIPID_CIDR_NVPSIZ2_32K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	77;"	d
CHIPID_CIDR_NVPSIZ2_512K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	81;"	d
CHIPID_CIDR_NVPSIZ2_64K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	78;"	d
CHIPID_CIDR_NVPSIZ2_8K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	75;"	d
CHIPID_CIDR_NVPSIZ2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	73;"	d
CHIPID_CIDR_NVPSIZ2_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	74;"	d
CHIPID_CIDR_NVPSIZ2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	72;"	d
CHIPID_CIDR_NVPSIZ_1024K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	70;"	d
CHIPID_CIDR_NVPSIZ_128K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	66;"	d
CHIPID_CIDR_NVPSIZ_160K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	67;"	d
CHIPID_CIDR_NVPSIZ_16K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	63;"	d
CHIPID_CIDR_NVPSIZ_2048K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	71;"	d
CHIPID_CIDR_NVPSIZ_256K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	68;"	d
CHIPID_CIDR_NVPSIZ_32K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	64;"	d
CHIPID_CIDR_NVPSIZ_512K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	69;"	d
CHIPID_CIDR_NVPSIZ_64K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	65;"	d
CHIPID_CIDR_NVPSIZ_8K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	62;"	d
CHIPID_CIDR_NVPSIZ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	60;"	d
CHIPID_CIDR_NVPSIZ_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	61;"	d
CHIPID_CIDR_NVPSIZ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	59;"	d
CHIPID_CIDR_NVPTYP_FLASH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	112;"	d
CHIPID_CIDR_NVPTYP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	109;"	d
CHIPID_CIDR_NVPTYP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	108;"	d
CHIPID_CIDR_NVPTYP_ROM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	110;"	d
CHIPID_CIDR_NVPTYP_ROMLESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	111;"	d
CHIPID_CIDR_NVPTYP_ROM_FLASH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	113;"	d
CHIPID_CIDR_NVPTYP_SRAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	114;"	d
CHIPID_CIDR_SRAMSIZ_128K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	98;"	d
CHIPID_CIDR_SRAMSIZ_160K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	93;"	d
CHIPID_CIDR_SRAMSIZ_16K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	95;"	d
CHIPID_CIDR_SRAMSIZ_192K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	87;"	d
CHIPID_CIDR_SRAMSIZ_24K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	90;"	d
CHIPID_CIDR_SRAMSIZ_256K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	99;"	d
CHIPID_CIDR_SRAMSIZ_32K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	96;"	d
CHIPID_CIDR_SRAMSIZ_384K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	88;"	d
CHIPID_CIDR_SRAMSIZ_48K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	86;"	d
CHIPID_CIDR_SRAMSIZ_4K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	91;"	d
CHIPID_CIDR_SRAMSIZ_512K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	101;"	d
CHIPID_CIDR_SRAMSIZ_64K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	97;"	d
CHIPID_CIDR_SRAMSIZ_6K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	89;"	d
CHIPID_CIDR_SRAMSIZ_80K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	92;"	d
CHIPID_CIDR_SRAMSIZ_8K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	94;"	d
CHIPID_CIDR_SRAMSIZ_96K	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	100;"	d
CHIPID_CIDR_SRAMSIZ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	85;"	d
CHIPID_CIDR_SRAMSIZ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	84;"	d
CHIPID_CIDR_VERSION_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	48;"	d
CHIPID_CIDR_VERSION_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	47;"	d
CHIPID_EXID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	/^  __I uint32_t CHIPID_EXID; \/**< \\brief (Chipid Offset: 0x4) Chip ID Extension Register *\/$/;"	m	struct:__anon186
CHIPID_EXID_EXID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	118;"	d
CHIPID_EXID_EXID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	117;"	d
Chipid	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	/^} Chipid;$/;"	t	typeref:struct:__anon186
_SAMV71_CHIPID_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_chipid.h	31;"	d
DACC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __IO uint32_t DACC_ACR;      \/**< \\brief (Dacc Offset: 0x94) Analog Current Register *\/$/;"	m	struct:__anon187
DACC_ACR_IBCTLCH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	184;"	d
DACC_ACR_IBCTLCH0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	183;"	d
DACC_ACR_IBCTLCH0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	182;"	d
DACC_ACR_IBCTLCH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	187;"	d
DACC_ACR_IBCTLCH1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	186;"	d
DACC_ACR_IBCTLCH1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	185;"	d
DACC_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __O  uint32_t DACC_CDR[2];   \/**< \\brief (Dacc Offset: 0x1C) Conversion Data Register *\/$/;"	m	struct:__anon187
DACC_CDR_DATA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	141;"	d
DACC_CDR_DATA0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	140;"	d
DACC_CDR_DATA0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	139;"	d
DACC_CDR_DATA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	144;"	d
DACC_CDR_DATA1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	143;"	d
DACC_CDR_DATA1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	142;"	d
DACC_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __O  uint32_t DACC_CHDR;     \/**< \\brief (Dacc Offset: 0x14) Channel Disable Register *\/$/;"	m	struct:__anon187
DACC_CHDR_CH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	131;"	d
DACC_CHDR_CH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	132;"	d
DACC_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __O  uint32_t DACC_CHER;     \/**< \\brief (Dacc Offset: 0x10) Channel Enable Register *\/$/;"	m	struct:__anon187
DACC_CHER_CH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	128;"	d
DACC_CHER_CH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	129;"	d
DACC_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t DACC_CHSR;     \/**< \\brief (Dacc Offset: 0x18) Channel Status Register *\/$/;"	m	struct:__anon187
DACC_CHSR_CH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	134;"	d
DACC_CHSR_CH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	135;"	d
DACC_CHSR_DACRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	136;"	d
DACC_CHSR_DACRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	137;"	d
DACC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __O  uint32_t DACC_CR;       \/**< \\brief (Dacc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon187
DACC_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	62;"	d
DACC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __O  uint32_t DACC_IDR;      \/**< \\brief (Dacc Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon187
DACC_IDR_ENDTX0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	159;"	d
DACC_IDR_ENDTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	160;"	d
DACC_IDR_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	157;"	d
DACC_IDR_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	158;"	d
DACC_IDR_TXBUFE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	161;"	d
DACC_IDR_TXBUFE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	162;"	d
DACC_IDR_TXRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	155;"	d
DACC_IDR_TXRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	156;"	d
DACC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __O  uint32_t DACC_IER;      \/**< \\brief (Dacc Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon187
DACC_IER_ENDTX0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	150;"	d
DACC_IER_ENDTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	151;"	d
DACC_IER_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	148;"	d
DACC_IER_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	149;"	d
DACC_IER_TXBUFE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	152;"	d
DACC_IER_TXBUFE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	153;"	d
DACC_IER_TXRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	146;"	d
DACC_IER_TXRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	147;"	d
DACC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t DACC_IMR;      \/**< \\brief (Dacc Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon187
DACC_IMR_ENDTX0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	168;"	d
DACC_IMR_ENDTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	169;"	d
DACC_IMR_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	166;"	d
DACC_IMR_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	167;"	d
DACC_IMR_TXBUFE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	170;"	d
DACC_IMR_TXBUFE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	171;"	d
DACC_IMR_TXRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	164;"	d
DACC_IMR_TXRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	165;"	d
DACC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t DACC_ISR;      \/**< \\brief (Dacc Offset: 0x30) Interrupt Status Register *\/$/;"	m	struct:__anon187
DACC_ISR_ENDTX0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	177;"	d
DACC_ISR_ENDTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	178;"	d
DACC_ISR_EOC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	175;"	d
DACC_ISR_EOC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	176;"	d
DACC_ISR_TXBUFE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	179;"	d
DACC_ISR_TXBUFE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	180;"	d
DACC_ISR_TXRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	173;"	d
DACC_ISR_TXRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	174;"	d
DACC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __IO uint32_t DACC_MR;       \/**< \\brief (Dacc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon187
DACC_MR_DIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	76;"	d
DACC_MR_DIFF_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	77;"	d
DACC_MR_DIFF_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	78;"	d
DACC_MR_MAXS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	64;"	d
DACC_MR_MAXS0_MAXIMUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	66;"	d
DACC_MR_MAXS0_TRIG_EVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	65;"	d
DACC_MR_MAXS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	67;"	d
DACC_MR_MAXS1_MAXIMUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	69;"	d
DACC_MR_MAXS1_TRIG_EVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	68;"	d
DACC_MR_PRESCALER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	81;"	d
DACC_MR_PRESCALER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	80;"	d
DACC_MR_PRESCALER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	79;"	d
DACC_MR_REFRESH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	75;"	d
DACC_MR_REFRESH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	74;"	d
DACC_MR_REFRESH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	73;"	d
DACC_MR_WORD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	70;"	d
DACC_MR_WORD_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	71;"	d
DACC_MR_WORD_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	72;"	d
DACC_TRIGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __IO uint32_t DACC_TRIGR;    \/**< \\brief (Dacc Offset: 0x08) Trigger Register *\/$/;"	m	struct:__anon187
DACC_TRIGR_OSR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	111;"	d
DACC_TRIGR_OSR0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	110;"	d
DACC_TRIGR_OSR0_OSR_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	112;"	d
DACC_TRIGR_OSR0_OSR_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	116;"	d
DACC_TRIGR_OSR0_OSR_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	113;"	d
DACC_TRIGR_OSR0_OSR_32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	117;"	d
DACC_TRIGR_OSR0_OSR_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	114;"	d
DACC_TRIGR_OSR0_OSR_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	115;"	d
DACC_TRIGR_OSR0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	109;"	d
DACC_TRIGR_OSR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	120;"	d
DACC_TRIGR_OSR1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	119;"	d
DACC_TRIGR_OSR1_OSR_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	121;"	d
DACC_TRIGR_OSR1_OSR_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	125;"	d
DACC_TRIGR_OSR1_OSR_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	122;"	d
DACC_TRIGR_OSR1_OSR_32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	126;"	d
DACC_TRIGR_OSR1_OSR_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	123;"	d
DACC_TRIGR_OSR1_OSR_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	124;"	d
DACC_TRIGR_OSR1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	118;"	d
DACC_TRIGR_TRGEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	83;"	d
DACC_TRIGR_TRGEN0_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	84;"	d
DACC_TRIGR_TRGEN0_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	85;"	d
DACC_TRIGR_TRGEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	86;"	d
DACC_TRIGR_TRGEN1_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	87;"	d
DACC_TRIGR_TRGEN1_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	88;"	d
DACC_TRIGR_TRGSEL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	91;"	d
DACC_TRIGR_TRGSEL0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	90;"	d
DACC_TRIGR_TRGSEL0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	89;"	d
DACC_TRIGR_TRGSEL0_TRGSEL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	92;"	d
DACC_TRIGR_TRGSEL0_TRGSEL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	93;"	d
DACC_TRIGR_TRGSEL0_TRGSEL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	94;"	d
DACC_TRIGR_TRGSEL0_TRGSEL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	95;"	d
DACC_TRIGR_TRGSEL0_TRGSEL4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	96;"	d
DACC_TRIGR_TRGSEL0_TRGSEL5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	97;"	d
DACC_TRIGR_TRGSEL0_TRGSEL6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	98;"	d
DACC_TRIGR_TRGSEL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	101;"	d
DACC_TRIGR_TRGSEL1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	100;"	d
DACC_TRIGR_TRGSEL1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	99;"	d
DACC_TRIGR_TRGSEL1_TRGSEL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	102;"	d
DACC_TRIGR_TRGSEL1_TRGSEL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	103;"	d
DACC_TRIGR_TRGSEL1_TRGSEL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	104;"	d
DACC_TRIGR_TRGSEL1_TRGSEL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	105;"	d
DACC_TRIGR_TRGSEL1_TRGSEL4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	106;"	d
DACC_TRIGR_TRGSEL1_TRGSEL5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	107;"	d
DACC_TRIGR_TRGSEL1_TRGSEL6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	108;"	d
DACC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __IO uint32_t DACC_WPMR;     \/**< \\brief (Dacc Offset: 0xE4) Write Protection Mode register *\/$/;"	m	struct:__anon187
DACC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	189;"	d
DACC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	192;"	d
DACC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	191;"	d
DACC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	193;"	d
DACC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	190;"	d
DACC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t DACC_WPSR;     \/**< \\brief (Dacc Offset: 0xE8) Write Protection Status register *\/$/;"	m	struct:__anon187
DACC_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	195;"	d
DACC_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	197;"	d
DACC_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	196;"	d
Dacc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^} Dacc;$/;"	t	typeref:struct:__anon187
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t Reserved1[1];$/;"	m	struct:__anon187
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t Reserved2[24];$/;"	m	struct:__anon187
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	/^  __I  uint32_t Reserved3[19];$/;"	m	struct:__anon187
_SAMV71_DACC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_dacc.h	31;"	d
EEFC_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __O  uint32_t EEFC_FCR;      \/**< \\brief (Efc Offset: 0x04) EEFC Flash Command Register *\/$/;"	m	struct:__anon188
EEFC_FCR_FARG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	86;"	d
EEFC_FCR_FARG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	85;"	d
EEFC_FCR_FARG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	84;"	d
EEFC_FCR_FCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	62;"	d
EEFC_FCR_FCMD_CGPB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	74;"	d
EEFC_FCR_FCMD_CLB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	71;"	d
EEFC_FCR_FCMD_EA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	68;"	d
EEFC_FCR_FCMD_EPA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	69;"	d
EEFC_FCR_FCMD_ES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	79;"	d
EEFC_FCR_FCMD_EUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	81;"	d
EEFC_FCR_FCMD_EWP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	66;"	d
EEFC_FCR_FCMD_EWPL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	67;"	d
EEFC_FCR_FCMD_GCALB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	78;"	d
EEFC_FCR_FCMD_GETD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	63;"	d
EEFC_FCR_FCMD_GGPB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	75;"	d
EEFC_FCR_FCMD_GLB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	72;"	d
EEFC_FCR_FCMD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	61;"	d
EEFC_FCR_FCMD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	60;"	d
EEFC_FCR_FCMD_SGPB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	73;"	d
EEFC_FCR_FCMD_SLB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	70;"	d
EEFC_FCR_FCMD_SPUI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	77;"	d
EEFC_FCR_FCMD_SPUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	83;"	d
EEFC_FCR_FCMD_STUI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	76;"	d
EEFC_FCR_FCMD_STUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	82;"	d
EEFC_FCR_FCMD_WP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	64;"	d
EEFC_FCR_FCMD_WPL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	65;"	d
EEFC_FCR_FCMD_WUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	80;"	d
EEFC_FCR_FKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	89;"	d
EEFC_FCR_FKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	88;"	d
EEFC_FCR_FKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	90;"	d
EEFC_FCR_FKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	87;"	d
EEFC_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __IO uint32_t EEFC_FMR;      \/**< \\brief (Efc Offset: 0x00) EEFC Flash Mode Register *\/$/;"	m	struct:__anon188
EEFC_FMR_CLOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	58;"	d
EEFC_FMR_FRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	53;"	d
EEFC_FMR_FWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	56;"	d
EEFC_FMR_FWS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	55;"	d
EEFC_FMR_FWS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	54;"	d
EEFC_FMR_SCOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	57;"	d
EEFC_FRR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __I  uint32_t EEFC_FRR;      \/**< \\brief (Efc Offset: 0x0C) EEFC Flash Result Register *\/$/;"	m	struct:__anon188
EEFC_FRR_FVALUE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	102;"	d
EEFC_FRR_FVALUE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	101;"	d
EEFC_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __I  uint32_t EEFC_FSR;      \/**< \\brief (Efc Offset: 0x08) EEFC Flash Status Register *\/$/;"	m	struct:__anon188
EEFC_FSR_FCMDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	93;"	d
EEFC_FSR_FLERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	95;"	d
EEFC_FSR_FLOCKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	94;"	d
EEFC_FSR_FRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	92;"	d
EEFC_FSR_MECCELSB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	97;"	d
EEFC_FSR_MECCEMSB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	99;"	d
EEFC_FSR_UECCELSB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	96;"	d
EEFC_FSR_UECCEMSB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	98;"	d
EEFC_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __I  uint32_t EEFC_VERSION;  \/**< \\brief (Efc Offset: 0x14) EEFC Version Register *\/$/;"	m	struct:__anon188
EEFC_VERSION_MFN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	107;"	d
EEFC_VERSION_MFN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	106;"	d
EEFC_VERSION_VERSION_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	105;"	d
EEFC_VERSION_VERSION_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	104;"	d
EEFC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __IO uint32_t EEFC_WPMR;     \/**< \\brief (Efc Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon188
EEFC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	109;"	d
EEFC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	112;"	d
EEFC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	111;"	d
EEFC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	113;"	d
EEFC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	110;"	d
Efc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^} Efc;$/;"	t	typeref:struct:__anon188
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __I  uint32_t Reserved1[1];$/;"	m	struct:__anon188
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	/^  __I  uint32_t Reserved2[51];$/;"	m	struct:__anon188
_SAMV71_EFC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_efc.h	31;"	d
GMACSA_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	53;"	d
GMACST2COMPARE_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	54;"	d
GMAC_AE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_AE;                \/**< \\brief (Gmac Offset: 0x19C) Alignment Errors Register *\/$/;"	m	struct:__anon191
GMAC_AE_AER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	647;"	d
GMAC_AE_AER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	646;"	d
GMAC_BCFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_BCFR;              \/**< \\brief (Gmac Offset: 0x15C) Broadcast Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_BCFR_BFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	599;"	d
GMAC_BCFR_BFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	598;"	d
GMAC_BCFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_BCFT;              \/**< \\brief (Gmac Offset: 0x10C) Broadcast Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_BCFT_BFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	539;"	d
GMAC_BCFT_BFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	538;"	d
GMAC_BFR64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_BFR64;             \/**< \\brief (Gmac Offset: 0x168) 64 Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_BFR64_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	608;"	d
GMAC_BFR64_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	607;"	d
GMAC_BFT64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_BFT64;             \/**< \\brief (Gmac Offset: 0x118) 64 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_BFT64_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	548;"	d
GMAC_BFT64_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	547;"	d
GMAC_CBSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_CBSCR;             \/**< \\brief (Gmac Offset: 0x4BC) Credit-Based Shaping Control Register *\/$/;"	m	struct:__anon191
GMAC_CBSCR_QAE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	740;"	d
GMAC_CBSCR_QBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	739;"	d
GMAC_CBSISQA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_CBSISQA;           \/**< \\brief (Gmac Offset: 0x4C0) Credit-Based Shaping IdleSlope Register for Queue A *\/$/;"	m	struct:__anon191
GMAC_CBSISQA_IS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	744;"	d
GMAC_CBSISQA_IS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	743;"	d
GMAC_CBSISQA_IS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	742;"	d
GMAC_CBSISQB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_CBSISQB;           \/**< \\brief (Gmac Offset: 0x4C4) Credit-Based Shaping IdleSlope Register for Queue B *\/$/;"	m	struct:__anon191
GMAC_CBSISQB_IS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	748;"	d
GMAC_CBSISQB_IS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	747;"	d
GMAC_CBSISQB_IS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	746;"	d
GMAC_CSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_CSE;               \/**< \\brief (Gmac Offset: 0x14C) Carrier Sense Errors Register Register *\/$/;"	m	struct:__anon191
GMAC_CSE_CSR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	587;"	d
GMAC_CSE_CSR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	586;"	d
GMAC_DCFGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_DCFGR;             \/**< \\brief (Gmac Offset: 0x010) DMA Configuration Register *\/$/;"	m	struct:__anon191
GMAC_DCFGR_DDRP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	268;"	d
GMAC_DCFGR_DRBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	267;"	d
GMAC_DCFGR_DRBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	266;"	d
GMAC_DCFGR_DRBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	265;"	d
GMAC_DCFGR_ESMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	254;"	d
GMAC_DCFGR_ESPA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	255;"	d
GMAC_DCFGR_FBLDO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	249;"	d
GMAC_DCFGR_FBLDO_INCR16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	253;"	d
GMAC_DCFGR_FBLDO_INCR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	251;"	d
GMAC_DCFGR_FBLDO_INCR8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	252;"	d
GMAC_DCFGR_FBLDO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	248;"	d
GMAC_DCFGR_FBLDO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	247;"	d
GMAC_DCFGR_FBLDO_SINGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	250;"	d
GMAC_DCFGR_RXBMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	258;"	d
GMAC_DCFGR_RXBMS_EIGHTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	259;"	d
GMAC_DCFGR_RXBMS_FULL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	262;"	d
GMAC_DCFGR_RXBMS_HALF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	261;"	d
GMAC_DCFGR_RXBMS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	257;"	d
GMAC_DCFGR_RXBMS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	256;"	d
GMAC_DCFGR_RXBMS_QUARTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	260;"	d
GMAC_DCFGR_TXCOEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	264;"	d
GMAC_DCFGR_TXPBMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	263;"	d
GMAC_DTF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_DTF;               \/**< \\brief (Gmac Offset: 0x148) Deferred Transmission Frames Register *\/$/;"	m	struct:__anon191
GMAC_DTF_DEFT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	584;"	d
GMAC_DTF_DEFT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	583;"	d
GMAC_EC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EC;                \/**< \\brief (Gmac Offset: 0x140) Excessive Collisions Register *\/$/;"	m	struct:__anon191
GMAC_EC_XCOL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	578;"	d
GMAC_EC_XCOL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	577;"	d
GMAC_EFRN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EFRN;              \/**< \\brief (Gmac Offset: 0x1EC) PTP Event Frame Received Nanoseconds Register *\/$/;"	m	struct:__anon191
GMAC_EFRN_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	705;"	d
GMAC_EFRN_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	704;"	d
GMAC_EFRSH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EFRSH;             \/**< \\brief (Gmac Offset: 0x0EC) PTP Event Frame Received Seconds High Register *\/$/;"	m	struct:__anon191
GMAC_EFRSH_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	521;"	d
GMAC_EFRSH_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	520;"	d
GMAC_EFRSL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EFRSL;             \/**< \\brief (Gmac Offset: 0x1E8) PTP Event Frame Received Seconds Low Register *\/$/;"	m	struct:__anon191
GMAC_EFRSL_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	702;"	d
GMAC_EFRSL_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	701;"	d
GMAC_EFTN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EFTN;              \/**< \\brief (Gmac Offset: 0x1E4) PTP Event Frame Transmitted Nanoseconds Register *\/$/;"	m	struct:__anon191
GMAC_EFTN_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	699;"	d
GMAC_EFTN_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	698;"	d
GMAC_EFTSH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EFTSH;             \/**< \\brief (Gmac Offset: 0x0E8) PTP Event Frame Transmitted Seconds High Register *\/$/;"	m	struct:__anon191
GMAC_EFTSH_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	518;"	d
GMAC_EFTSH_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	517;"	d
GMAC_EFTSL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_EFTSL;             \/**< \\brief (Gmac Offset: 0x1E0) PTP Event Frame Transmitted Seconds Low Register *\/$/;"	m	struct:__anon191
GMAC_EFTSL_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	696;"	d
GMAC_EFTSL_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	695;"	d
GMAC_FCSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_FCSE;              \/**< \\brief (Gmac Offset: 0x190) Frame Check Sequence Errors Register *\/$/;"	m	struct:__anon191
GMAC_FCSE_FCKR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	638;"	d
GMAC_FCSE_FCKR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	637;"	d
GMAC_FR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_FR;                \/**< \\brief (Gmac Offset: 0x158) Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_FR_FRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	596;"	d
GMAC_FR_FRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	595;"	d
GMAC_FT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_FT;                \/**< \\brief (Gmac Offset: 0x108) Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_FT_FTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	536;"	d
GMAC_FT_FTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	535;"	d
GMAC_GTBFT1518	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_GTBFT1518;         \/**< \\brief (Gmac Offset: 0x130) Greater Than 1518 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_GTBFT1518_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	566;"	d
GMAC_GTBFT1518_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	565;"	d
GMAC_HRB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_HRB;               \/**< \\brief (Gmac Offset: 0x080) Hash Register Bottom *\/$/;"	m	struct:__anon191
GMAC_HRB_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	439;"	d
GMAC_HRB_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	438;"	d
GMAC_HRB_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	437;"	d
GMAC_HRT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_HRT;               \/**< \\brief (Gmac Offset: 0x084) Hash Register Top *\/$/;"	m	struct:__anon191
GMAC_HRT_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	443;"	d
GMAC_HRT_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	442;"	d
GMAC_HRT_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	441;"	d
GMAC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __O  uint32_t GMAC_IDR;               \/**< \\brief (Gmac Offset: 0x02C) Interrupt Disable Register *\/$/;"	m	struct:__anon191
GMAC_IDRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __O  uint32_t GMAC_IDRPQ[3];          \/**< \\brief (Gmac Offset: 0x620) Interrupt Disable Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_IDRPQ_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	800;"	d
GMAC_IDRPQ_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	794;"	d
GMAC_IDRPQ_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	796;"	d
GMAC_IDRPQ_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	799;"	d
GMAC_IDRPQ_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	795;"	d
GMAC_IDRPQ_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	798;"	d
GMAC_IDRPQ_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	797;"	d
GMAC_IDR_DRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	358;"	d
GMAC_IDR_DRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	360;"	d
GMAC_IDR_EXINT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	357;"	d
GMAC_IDR_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	353;"	d
GMAC_IDR_LPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	367;"	d
GMAC_IDR_MFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	344;"	d
GMAC_IDR_PDRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	362;"	d
GMAC_IDR_PDRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	364;"	d
GMAC_IDR_PDRSFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	363;"	d
GMAC_IDR_PDRSFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	365;"	d
GMAC_IDR_PFNZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	354;"	d
GMAC_IDR_PFTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	356;"	d
GMAC_IDR_PTZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	355;"	d
GMAC_IDR_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	345;"	d
GMAC_IDR_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	349;"	d
GMAC_IDR_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	352;"	d
GMAC_IDR_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	346;"	d
GMAC_IDR_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	359;"	d
GMAC_IDR_SFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	361;"	d
GMAC_IDR_SRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	366;"	d
GMAC_IDR_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	351;"	d
GMAC_IDR_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	350;"	d
GMAC_IDR_TSU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	369;"	d
GMAC_IDR_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	348;"	d
GMAC_IDR_TXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	347;"	d
GMAC_IDR_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	368;"	d
GMAC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __O  uint32_t GMAC_IER;               \/**< \\brief (Gmac Offset: 0x028) Interrupt Enable Register *\/$/;"	m	struct:__anon191
GMAC_IERPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __O  uint32_t GMAC_IERPQ[3];          \/**< \\brief (Gmac Offset: 0x600) Interrupt Enable Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_IERPQ_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	792;"	d
GMAC_IERPQ_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	786;"	d
GMAC_IERPQ_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	788;"	d
GMAC_IERPQ_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	791;"	d
GMAC_IERPQ_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	787;"	d
GMAC_IERPQ_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	790;"	d
GMAC_IERPQ_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	789;"	d
GMAC_IER_DRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	331;"	d
GMAC_IER_DRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	333;"	d
GMAC_IER_EXINT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	330;"	d
GMAC_IER_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	326;"	d
GMAC_IER_LPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	340;"	d
GMAC_IER_MFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	317;"	d
GMAC_IER_PDRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	335;"	d
GMAC_IER_PDRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	337;"	d
GMAC_IER_PDRSFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	336;"	d
GMAC_IER_PDRSFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	338;"	d
GMAC_IER_PFNZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	327;"	d
GMAC_IER_PFTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	329;"	d
GMAC_IER_PTZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	328;"	d
GMAC_IER_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	318;"	d
GMAC_IER_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	322;"	d
GMAC_IER_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	325;"	d
GMAC_IER_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	319;"	d
GMAC_IER_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	332;"	d
GMAC_IER_SFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	334;"	d
GMAC_IER_SRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	339;"	d
GMAC_IER_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	324;"	d
GMAC_IER_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	323;"	d
GMAC_IER_TSU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	342;"	d
GMAC_IER_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	321;"	d
GMAC_IER_TXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	320;"	d
GMAC_IER_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	341;"	d
GMAC_IHCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_IHCE;              \/**< \\brief (Gmac Offset: 0x1A8) IP Header Checksum Errors Register *\/$/;"	m	struct:__anon191
GMAC_IHCE_HCKER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	656;"	d
GMAC_IHCE_HCKER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	655;"	d
GMAC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_IMR;               \/**< \\brief (Gmac Offset: 0x030) Interrupt Mask Register *\/$/;"	m	struct:__anon191
GMAC_IMRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_IMRPQ[3];          \/**< \\brief (Gmac Offset: 0x640) Interrupt Mask Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_IMRPQ_AHB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	805;"	d
GMAC_IMRPQ_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	808;"	d
GMAC_IMRPQ_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	802;"	d
GMAC_IMRPQ_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	804;"	d
GMAC_IMRPQ_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	807;"	d
GMAC_IMRPQ_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	803;"	d
GMAC_IMRPQ_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	806;"	d
GMAC_IMR_DRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	385;"	d
GMAC_IMR_DRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	387;"	d
GMAC_IMR_EXINT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	384;"	d
GMAC_IMR_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	380;"	d
GMAC_IMR_LPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	394;"	d
GMAC_IMR_MFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	371;"	d
GMAC_IMR_PDRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	389;"	d
GMAC_IMR_PDRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	391;"	d
GMAC_IMR_PDRSFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	390;"	d
GMAC_IMR_PDRSFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	392;"	d
GMAC_IMR_PFNZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	381;"	d
GMAC_IMR_PFTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	383;"	d
GMAC_IMR_PTZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	382;"	d
GMAC_IMR_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	372;"	d
GMAC_IMR_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	376;"	d
GMAC_IMR_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	379;"	d
GMAC_IMR_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	373;"	d
GMAC_IMR_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	386;"	d
GMAC_IMR_SFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	388;"	d
GMAC_IMR_SRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	393;"	d
GMAC_IMR_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	378;"	d
GMAC_IMR_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	377;"	d
GMAC_IMR_TSU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	396;"	d
GMAC_IMR_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	375;"	d
GMAC_IMR_TXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	374;"	d
GMAC_IMR_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	395;"	d
GMAC_IPGS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_IPGS;              \/**< \\brief (Gmac Offset: 0x0BC) IPG Stretch Register *\/$/;"	m	struct:__anon191
GMAC_IPGS_FL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	483;"	d
GMAC_IPGS_FL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	482;"	d
GMAC_IPGS_FL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	481;"	d
GMAC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_ISR;               \/**< \\brief (Gmac Offset: 0x024) Interrupt Status Register *\/$/;"	m	struct:__anon191
GMAC_ISRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_ISRPQ[3];          \/**< \\brief (Gmac Offset: 0x400) Interrupt Status Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_ISRPQ_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	725;"	d
GMAC_ISRPQ_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	719;"	d
GMAC_ISRPQ_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	721;"	d
GMAC_ISRPQ_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	724;"	d
GMAC_ISRPQ_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	720;"	d
GMAC_ISRPQ_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	723;"	d
GMAC_ISRPQ_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	722;"	d
GMAC_ISR_DRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	304;"	d
GMAC_ISR_DRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	306;"	d
GMAC_ISR_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	300;"	d
GMAC_ISR_LPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	313;"	d
GMAC_ISR_MFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	291;"	d
GMAC_ISR_PDRQFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	308;"	d
GMAC_ISR_PDRQFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	310;"	d
GMAC_ISR_PDRSFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	309;"	d
GMAC_ISR_PDRSFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	311;"	d
GMAC_ISR_PFNZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	301;"	d
GMAC_ISR_PFTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	303;"	d
GMAC_ISR_PTZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	302;"	d
GMAC_ISR_RCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	292;"	d
GMAC_ISR_RLEX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	296;"	d
GMAC_ISR_ROVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	299;"	d
GMAC_ISR_RXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	293;"	d
GMAC_ISR_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	305;"	d
GMAC_ISR_SFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	307;"	d
GMAC_ISR_SRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	312;"	d
GMAC_ISR_TCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	298;"	d
GMAC_ISR_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	297;"	d
GMAC_ISR_TSU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	315;"	d
GMAC_ISR_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	295;"	d
GMAC_ISR_TXUBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	294;"	d
GMAC_ISR_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	314;"	d
GMAC_JR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_JR;                \/**< \\brief (Gmac Offset: 0x18C) Jabbers Received Register *\/$/;"	m	struct:__anon191
GMAC_JR_JRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	635;"	d
GMAC_JR_JRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	634;"	d
GMAC_LC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_LC;                \/**< \\brief (Gmac Offset: 0x144) Late Collisions Register *\/$/;"	m	struct:__anon191
GMAC_LC_LCOL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	581;"	d
GMAC_LC_LCOL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	580;"	d
GMAC_LFFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_LFFE;              \/**< \\brief (Gmac Offset: 0x194) Length Field Frame Errors Register *\/$/;"	m	struct:__anon191
GMAC_LFFE_LFER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	641;"	d
GMAC_LFFE_LFER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	640;"	d
GMAC_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_MAN;               \/**< \\brief (Gmac Offset: 0x034) PHY Maintenance Register *\/$/;"	m	struct:__anon191
GMAC_MAN_CLTTO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	413;"	d
GMAC_MAN_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	400;"	d
GMAC_MAN_DATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	399;"	d
GMAC_MAN_DATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	398;"	d
GMAC_MAN_OP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	412;"	d
GMAC_MAN_OP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	411;"	d
GMAC_MAN_OP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	410;"	d
GMAC_MAN_PHYA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	409;"	d
GMAC_MAN_PHYA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	408;"	d
GMAC_MAN_PHYA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	407;"	d
GMAC_MAN_REGA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	406;"	d
GMAC_MAN_REGA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	405;"	d
GMAC_MAN_REGA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	404;"	d
GMAC_MAN_WTN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	403;"	d
GMAC_MAN_WTN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	402;"	d
GMAC_MAN_WTN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	401;"	d
GMAC_MAN_WZO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	414;"	d
GMAC_MCF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_MCF;               \/**< \\brief (Gmac Offset: 0x13C) Multiple Collision Frames Register *\/$/;"	m	struct:__anon191
GMAC_MCF_MCOL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	575;"	d
GMAC_MCF_MCOL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	574;"	d
GMAC_MFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_MFR;               \/**< \\brief (Gmac Offset: 0x160) Multicast Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_MFR_MFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	602;"	d
GMAC_MFR_MFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	601;"	d
GMAC_MFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_MFT;               \/**< \\brief (Gmac Offset: 0x110) Multicast Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_MFT_MFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	542;"	d
GMAC_MFT_MFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	541;"	d
GMAC_NCFGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_NCFGR;             \/**< \\brief (Gmac Offset: 0x004) Network Configuration Register *\/$/;"	m	struct:__anon191
GMAC_NCFGR_CAF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	210;"	d
GMAC_NCFGR_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	224;"	d
GMAC_NCFGR_CLK_MCK_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	226;"	d
GMAC_NCFGR_CLK_MCK_32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	227;"	d
GMAC_NCFGR_CLK_MCK_48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	228;"	d
GMAC_NCFGR_CLK_MCK_64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	229;"	d
GMAC_NCFGR_CLK_MCK_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	225;"	d
GMAC_NCFGR_CLK_MCK_96	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	230;"	d
GMAC_NCFGR_CLK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	223;"	d
GMAC_NCFGR_CLK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	222;"	d
GMAC_NCFGR_DBW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	233;"	d
GMAC_NCFGR_DBW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	232;"	d
GMAC_NCFGR_DBW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	231;"	d
GMAC_NCFGR_DCPF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	234;"	d
GMAC_NCFGR_DNVLAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	208;"	d
GMAC_NCFGR_EFRHD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	236;"	d
GMAC_NCFGR_FD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	207;"	d
GMAC_NCFGR_IPGSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	238;"	d
GMAC_NCFGR_IRXER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	240;"	d
GMAC_NCFGR_IRXFCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	237;"	d
GMAC_NCFGR_JFRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	209;"	d
GMAC_NCFGR_LFERD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	220;"	d
GMAC_NCFGR_MAXFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	214;"	d
GMAC_NCFGR_MTIHEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	212;"	d
GMAC_NCFGR_NBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	211;"	d
GMAC_NCFGR_PEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	216;"	d
GMAC_NCFGR_RFCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	221;"	d
GMAC_NCFGR_RTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	215;"	d
GMAC_NCFGR_RXBP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	239;"	d
GMAC_NCFGR_RXBUFO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	219;"	d
GMAC_NCFGR_RXBUFO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	218;"	d
GMAC_NCFGR_RXBUFO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	217;"	d
GMAC_NCFGR_RXCOEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	235;"	d
GMAC_NCFGR_SPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	206;"	d
GMAC_NCFGR_UNIHEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	213;"	d
GMAC_NCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_NCR;               \/**< \\brief (Gmac Offset: 0x000) Network Control Register *\/$/;"	m	struct:__anon191
GMAC_NCR_BP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	196;"	d
GMAC_NCR_CLRSTAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	193;"	d
GMAC_NCR_ENPBPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	202;"	d
GMAC_NCR_FNP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	204;"	d
GMAC_NCR_INCSTAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	194;"	d
GMAC_NCR_LBL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	189;"	d
GMAC_NCR_MPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	192;"	d
GMAC_NCR_RXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	190;"	d
GMAC_NCR_SRTSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	201;"	d
GMAC_NCR_THALT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	198;"	d
GMAC_NCR_TSTART	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	197;"	d
GMAC_NCR_TXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	191;"	d
GMAC_NCR_TXPBPF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	203;"	d
GMAC_NCR_TXPF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	199;"	d
GMAC_NCR_TXZQPF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	200;"	d
GMAC_NCR_WESTAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	195;"	d
GMAC_NSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_NSC;               \/**< \\brief (Gmac Offset: 0x0DC) 1588 Timer Nanosecond Comparison Register *\/$/;"	m	struct:__anon191
GMAC_NSC_NANOSEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	507;"	d
GMAC_NSC_NANOSEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	506;"	d
GMAC_NSC_NANOSEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	505;"	d
GMAC_NSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_NSR;               \/**< \\brief (Gmac Offset: 0x008) Network Status Register *\/$/;"	m	struct:__anon191
GMAC_NSR_IDLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	243;"	d
GMAC_NSR_MDIO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	242;"	d
GMAC_OFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_OFR;               \/**< \\brief (Gmac Offset: 0x188) Oversize Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_OFR_OFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	632;"	d
GMAC_OFR_OFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	631;"	d
GMAC_ORHI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_ORHI;              \/**< \\brief (Gmac Offset: 0x154) Octets Received High Received Register *\/$/;"	m	struct:__anon191
GMAC_ORHI_RXO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	593;"	d
GMAC_ORHI_RXO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	592;"	d
GMAC_ORLO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_ORLO;              \/**< \\brief (Gmac Offset: 0x150) Octets Received Low Received Register *\/$/;"	m	struct:__anon191
GMAC_ORLO_RXO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	590;"	d
GMAC_ORLO_RXO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	589;"	d
GMAC_OTHI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_OTHI;              \/**< \\brief (Gmac Offset: 0x104) Octets Transmitted High Register *\/$/;"	m	struct:__anon191
GMAC_OTHI_TXO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	533;"	d
GMAC_OTHI_TXO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	532;"	d
GMAC_OTLO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_OTLO;              \/**< \\brief (Gmac Offset: 0x100) Octets Transmitted Low Register *\/$/;"	m	struct:__anon191
GMAC_OTLO_TXO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	530;"	d
GMAC_OTLO_TXO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	529;"	d
GMAC_PEFRN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PEFRN;             \/**< \\brief (Gmac Offset: 0x1FC) PTP Peer Event Frame Received Nanoseconds Register *\/$/;"	m	struct:__anon191
GMAC_PEFRN_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	717;"	d
GMAC_PEFRN_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	716;"	d
GMAC_PEFRSH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PEFRSH;            \/**< \\brief (Gmac Offset: 0x0F4) PTP Peer Event Frame Received Seconds High Register *\/$/;"	m	struct:__anon191
GMAC_PEFRSH_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	527;"	d
GMAC_PEFRSH_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	526;"	d
GMAC_PEFRSL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PEFRSL;            \/**< \\brief (Gmac Offset: 0x1F8) PTP Peer Event Frame Received Seconds Low Register *\/$/;"	m	struct:__anon191
GMAC_PEFRSL_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	714;"	d
GMAC_PEFRSL_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	713;"	d
GMAC_PEFTN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PEFTN;             \/**< \\brief (Gmac Offset: 0x1F4) PTP Peer Event Frame Transmitted Nanoseconds Register *\/$/;"	m	struct:__anon191
GMAC_PEFTN_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	711;"	d
GMAC_PEFTN_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	710;"	d
GMAC_PEFTSH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PEFTSH;            \/**< \\brief (Gmac Offset: 0x0F0) PTP Peer Event Frame Transmitted Seconds High Register *\/$/;"	m	struct:__anon191
GMAC_PEFTSH_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	524;"	d
GMAC_PEFTSH_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	523;"	d
GMAC_PEFTSL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PEFTSL;            \/**< \\brief (Gmac Offset: 0x1F0) PTP Peer Event Frame Transmitted Seconds Low Register *\/$/;"	m	struct:__anon191
GMAC_PEFTSL_RUD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	708;"	d
GMAC_PEFTSL_RUD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	707;"	d
GMAC_PFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PFR;               \/**< \\brief (Gmac Offset: 0x164) Pause Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_PFR_PFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	605;"	d
GMAC_PFR_PFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	604;"	d
GMAC_PFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_PFT;               \/**< \\brief (Gmac Offset: 0x114) Pause Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_PFT_PFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	545;"	d
GMAC_PFT_PFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	544;"	d
GMAC_RBQB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_RBQB;              \/**< \\brief (Gmac Offset: 0x018) Receive Buffer Queue Base Address Register *\/$/;"	m	struct:__anon191
GMAC_RBQBAPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_RBQBAPQ[3];        \/**< \\brief (Gmac Offset: 0x480) Receive Buffer Queue Base Address Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_RBQBAPQ_RXBQBA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	733;"	d
GMAC_RBQBAPQ_RXBQBA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	732;"	d
GMAC_RBQBAPQ_RXBQBA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	731;"	d
GMAC_RBQB_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	280;"	d
GMAC_RBQB_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	279;"	d
GMAC_RBQB_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	278;"	d
GMAC_RBSRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_RBSRPQ[3];         \/**< \\brief (Gmac Offset: 0x4A0) Receive Buffer Size Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_RBSRPQ_RBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	737;"	d
GMAC_RBSRPQ_RBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	736;"	d
GMAC_RBSRPQ_RBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	735;"	d
GMAC_RJFML	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_RJFML;             \/**< \\brief (Gmac Offset: 0x048) RX Jumbo Frame Max Length Register *\/$/;"	m	struct:__anon191
GMAC_RJFML_FML	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	435;"	d
GMAC_RJFML_FML_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	434;"	d
GMAC_RJFML_FML_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	433;"	d
GMAC_ROE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_ROE;               \/**< \\brief (Gmac Offset: 0x1A4) Receive Overrun Register *\/$/;"	m	struct:__anon191
GMAC_ROE_RXOVR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	653;"	d
GMAC_ROE_RXOVR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	652;"	d
GMAC_RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_RPQ;               \/**< \\brief (Gmac Offset: 0x038) Received Pause Quantum Register *\/$/;"	m	struct:__anon191
GMAC_RPQ_RPQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	417;"	d
GMAC_RPQ_RPQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	416;"	d
GMAC_RPSF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_RPSF;              \/**< \\brief (Gmac Offset: 0x044) RX Partial Store and Forward Register *\/$/;"	m	struct:__anon191
GMAC_RPSF_ENRXP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	431;"	d
GMAC_RPSF_RPB1ADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	430;"	d
GMAC_RPSF_RPB1ADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	429;"	d
GMAC_RPSF_RPB1ADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	428;"	d
GMAC_RRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_RRE;               \/**< \\brief (Gmac Offset: 0x1A0) Receive Resource Errors Register *\/$/;"	m	struct:__anon191
GMAC_RRE_RXRER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	650;"	d
GMAC_RRE_RXRER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	649;"	d
GMAC_RSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_RSE;               \/**< \\brief (Gmac Offset: 0x198) Receive Symbol Errors Register *\/$/;"	m	struct:__anon191
GMAC_RSE_RXSE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	644;"	d
GMAC_RSE_RXSE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	643;"	d
GMAC_RSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_RSR;               \/**< \\brief (Gmac Offset: 0x020) Receive Status Register *\/$/;"	m	struct:__anon191
GMAC_RSR_BNA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	286;"	d
GMAC_RSR_HNO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	289;"	d
GMAC_RSR_REC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	287;"	d
GMAC_RSR_RXOVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	288;"	d
GMAC_SA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^       GmacSa   GMAC_SA[GMACSA_NUMBER]; \/**< \\brief (Gmac Offset: 0x088) 1 .. 4 *\/$/;"	m	struct:__anon191
GMAC_SAB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SAB; \/**< \\brief (GmacSa Offset: 0x0) Specific Address 1 Bottom Register *\/$/;"	m	struct:__anon189
GMAC_SAB_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	447;"	d
GMAC_SAB_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	446;"	d
GMAC_SAB_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	445;"	d
GMAC_SAMB1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SAMB1;             \/**< \\brief (Gmac Offset: 0x0C8) Specific Address 1 Mask Bottom Register *\/$/;"	m	struct:__anon191
GMAC_SAMB1_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	499;"	d
GMAC_SAMB1_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	498;"	d
GMAC_SAMB1_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	497;"	d
GMAC_SAMT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SAMT1;             \/**< \\brief (Gmac Offset: 0x0CC) Specific Address 1 Mask Top Register *\/$/;"	m	struct:__anon191
GMAC_SAMT1_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	503;"	d
GMAC_SAMT1_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	502;"	d
GMAC_SAMT1_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	501;"	d
GMAC_SAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SAT; \/**< \\brief (GmacSa Offset: 0x4) Specific Address 1 Top Register *\/$/;"	m	struct:__anon189
GMAC_SAT_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	451;"	d
GMAC_SAT_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	450;"	d
GMAC_SAT_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	449;"	d
GMAC_SCF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_SCF;               \/**< \\brief (Gmac Offset: 0x138) Single Collision Frames Register *\/$/;"	m	struct:__anon191
GMAC_SCF_SCOL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	572;"	d
GMAC_SCF_SCOL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	571;"	d
GMAC_SCH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SCH;               \/**< \\brief (Gmac Offset: 0x0E4) 1588 Timer Second Comparison High Register *\/$/;"	m	struct:__anon191
GMAC_SCH_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	515;"	d
GMAC_SCH_SEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	514;"	d
GMAC_SCH_SEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	513;"	d
GMAC_SCL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SCL;               \/**< \\brief (Gmac Offset: 0x0E0) 1588 Timer Second Comparison Low Register *\/$/;"	m	struct:__anon191
GMAC_SCL_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	511;"	d
GMAC_SCL_SEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	510;"	d
GMAC_SCL_SEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	509;"	d
GMAC_ST1RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_ST1RPQ[4];         \/**< \\brief (Gmac Offset: 0x500) Screening Type 1 Register Priority Queue (index = 0) *\/$/;"	m	struct:__anon191
GMAC_ST1RPQ_DSTCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	759;"	d
GMAC_ST1RPQ_DSTCM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	755;"	d
GMAC_ST1RPQ_DSTCM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	754;"	d
GMAC_ST1RPQ_DSTCM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	753;"	d
GMAC_ST1RPQ_QNB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	752;"	d
GMAC_ST1RPQ_QNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	751;"	d
GMAC_ST1RPQ_QNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	750;"	d
GMAC_ST1RPQ_UDPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	760;"	d
GMAC_ST1RPQ_UDPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	758;"	d
GMAC_ST1RPQ_UDPM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	757;"	d
GMAC_ST1RPQ_UDPM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	756;"	d
GMAC_ST2COM0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^   __IO uint32_t GMAC_ST2COM0; \/**< \\brief 31:16 - Compare Value. 15:0 - Mask Value. *\/$/;"	m	struct:__anon190
GMAC_ST2COM0_2BCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	820;"	d
GMAC_ST2COM0_2BCOMP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	819;"	d
GMAC_ST2COM0_2BCOMP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	818;"	d
GMAC_ST2COM0_2BMASK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	817;"	d
GMAC_ST2COM0_2BMASK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	816;"	d
GMAC_ST2COM0_2BMASK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	815;"	d
GMAC_ST2COM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^   __IO uint32_t GMAC_ST2COM1; \/**< \\brief 31:9 - Reserved; 8:7 - Offset location in frame; 6:0 Offset value in bytes *\/$/;"	m	struct:__anon190
GMAC_ST2COM1_OFFSET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	824;"	d
GMAC_ST2COM1_OFFSET_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	823;"	d
GMAC_ST2COM1_OFFSET_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	822;"	d
GMAC_ST2COM1_OFFSET_TYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	827;"	d
GMAC_ST2COM1_OFFSET_TYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	826;"	d
GMAC_ST2COM1_OFFSET_TYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	825;"	d
GMAC_ST2COMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO GmacSt2Compare GMAC_ST2COMP[GMACST2COMPARE_NUMBER];\/**< \\brief (Gmac Offset: 0x700) Screener Type 2 Compare Registers *\/    $/;"	m	struct:__anon191
GMAC_ST2ER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_ST2ER[4];          \/**< \\brief (Gmac Offset: 0x6E0) Screening Type 2 Ethertype Register (index = 0) *\/$/;"	m	struct:__anon191
GMAC_ST2ER_COMPVAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	812;"	d
GMAC_ST2ER_COMPVAL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	811;"	d
GMAC_ST2ER_COMPVAL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	810;"	d
GMAC_ST2RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_ST2RPQ[8];         \/**< \\brief (Gmac Offset: 0x540) Screening Type 2 Register Priority Queue (index = 0) *\/$/;"	m	struct:__anon191
GMAC_ST2RPQ_COMPA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	775;"	d
GMAC_ST2RPQ_COMPAE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	776;"	d
GMAC_ST2RPQ_COMPA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	774;"	d
GMAC_ST2RPQ_COMPA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	773;"	d
GMAC_ST2RPQ_COMPB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	779;"	d
GMAC_ST2RPQ_COMPBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	780;"	d
GMAC_ST2RPQ_COMPB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	778;"	d
GMAC_ST2RPQ_COMPB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	777;"	d
GMAC_ST2RPQ_COMPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	783;"	d
GMAC_ST2RPQ_COMPCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	784;"	d
GMAC_ST2RPQ_COMPC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	782;"	d
GMAC_ST2RPQ_COMPC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	781;"	d
GMAC_ST2RPQ_ETHE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	772;"	d
GMAC_ST2RPQ_I2ETH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	771;"	d
GMAC_ST2RPQ_I2ETH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	770;"	d
GMAC_ST2RPQ_I2ETH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	769;"	d
GMAC_ST2RPQ_QNB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	764;"	d
GMAC_ST2RPQ_QNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	763;"	d
GMAC_ST2RPQ_QNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	762;"	d
GMAC_ST2RPQ_VLANE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	768;"	d
GMAC_ST2RPQ_VLANP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	767;"	d
GMAC_ST2RPQ_VLANP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	766;"	d
GMAC_ST2RPQ_VLANP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	765;"	d
GMAC_SVLAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_SVLAN;             \/**< \\brief (Gmac Offset: 0x0C0) Stacked VLAN Register *\/$/;"	m	struct:__anon191
GMAC_SVLAN_ESVLAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	488;"	d
GMAC_SVLAN_VLAN_TYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	487;"	d
GMAC_SVLAN_VLAN_TYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	486;"	d
GMAC_SVLAN_VLAN_TYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	485;"	d
GMAC_TA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __O  uint32_t GMAC_TA;                \/**< \\brief (Gmac Offset: 0x1D8) 1588 Timer Adjust Register *\/$/;"	m	struct:__anon191
GMAC_TA_ADJ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	683;"	d
GMAC_TA_ITDT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	682;"	d
GMAC_TA_ITDT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	681;"	d
GMAC_TA_ITDT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	680;"	d
GMAC_TBFR1023	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFR1023;          \/**< \\brief (Gmac Offset: 0x178) 512 to 1023 Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_TBFR1023_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	620;"	d
GMAC_TBFR1023_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	619;"	d
GMAC_TBFR127	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFR127;           \/**< \\brief (Gmac Offset: 0x16C) 65 to 127 Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_TBFR127_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	611;"	d
GMAC_TBFR127_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	610;"	d
GMAC_TBFR1518	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFR1518;          \/**< \\brief (Gmac Offset: 0x17C) 1024 to 1518 Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_TBFR1518_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	623;"	d
GMAC_TBFR1518_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	622;"	d
GMAC_TBFR255	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFR255;           \/**< \\brief (Gmac Offset: 0x170) 128 to 255 Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_TBFR255_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	614;"	d
GMAC_TBFR255_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	613;"	d
GMAC_TBFR511	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFR511;           \/**< \\brief (Gmac Offset: 0x174) 256 to 511 Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_TBFR511_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	617;"	d
GMAC_TBFR511_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	616;"	d
GMAC_TBFT1023	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFT1023;          \/**< \\brief (Gmac Offset: 0x128) 512 to 1023 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_TBFT1023_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	560;"	d
GMAC_TBFT1023_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	559;"	d
GMAC_TBFT127	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFT127;           \/**< \\brief (Gmac Offset: 0x11C) 65 to 127 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_TBFT127_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	551;"	d
GMAC_TBFT127_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	550;"	d
GMAC_TBFT1518	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFT1518;          \/**< \\brief (Gmac Offset: 0x12C) 1024 to 1518 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_TBFT1518_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	563;"	d
GMAC_TBFT1518_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	562;"	d
GMAC_TBFT255	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFT255;           \/**< \\brief (Gmac Offset: 0x120) 128 to 255 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_TBFT255_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	554;"	d
GMAC_TBFT255_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	553;"	d
GMAC_TBFT511	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TBFT511;           \/**< \\brief (Gmac Offset: 0x124) 256 to 511 Byte Frames Transmitted Register *\/$/;"	m	struct:__anon191
GMAC_TBFT511_NFTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	557;"	d
GMAC_TBFT511_NFTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	556;"	d
GMAC_TBQB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TBQB;              \/**< \\brief (Gmac Offset: 0x01C) Transmit Buffer Queue Base Address Register *\/$/;"	m	struct:__anon191
GMAC_TBQBAPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TBQBAPQ[3];        \/**< \\brief (Gmac Offset: 0x440) Transmit Buffer Queue Base Address Register Priority Queue (index = 1) *\/$/;"	m	struct:__anon191
GMAC_TBQBAPQ_TXBQBA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	729;"	d
GMAC_TBQBAPQ_TXBQBA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	728;"	d
GMAC_TBQBAPQ_TXBQBA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	727;"	d
GMAC_TBQB_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	284;"	d
GMAC_TBQB_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	283;"	d
GMAC_TBQB_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	282;"	d
GMAC_TCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TCE;               \/**< \\brief (Gmac Offset: 0x1AC) TCP Checksum Errors Register *\/$/;"	m	struct:__anon191
GMAC_TCE_TCKER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	659;"	d
GMAC_TCE_TCKER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	658;"	d
GMAC_TI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TI;                \/**< \\brief (Gmac Offset: 0x1DC) 1588 Timer Increment Register *\/$/;"	m	struct:__anon191
GMAC_TIDM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TIDM1;             \/**< \\brief (Gmac Offset: 0x0A8) Type ID Match 1 Register *\/$/;"	m	struct:__anon191
GMAC_TIDM1_ENID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	456;"	d
GMAC_TIDM1_TID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	455;"	d
GMAC_TIDM1_TID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	454;"	d
GMAC_TIDM1_TID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	453;"	d
GMAC_TIDM2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TIDM2;             \/**< \\brief (Gmac Offset: 0x0AC) Type ID Match 2 Register *\/$/;"	m	struct:__anon191
GMAC_TIDM2_ENID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	461;"	d
GMAC_TIDM2_TID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	460;"	d
GMAC_TIDM2_TID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	459;"	d
GMAC_TIDM2_TID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	458;"	d
GMAC_TIDM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TIDM3;             \/**< \\brief (Gmac Offset: 0x0B0) Type ID Match 3 Register *\/$/;"	m	struct:__anon191
GMAC_TIDM3_ENID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	466;"	d
GMAC_TIDM3_TID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	465;"	d
GMAC_TIDM3_TID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	464;"	d
GMAC_TIDM3_TID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	463;"	d
GMAC_TIDM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TIDM4;             \/**< \\brief (Gmac Offset: 0x0B4) Type ID Match 4 Register *\/$/;"	m	struct:__anon191
GMAC_TIDM4_ENID4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	471;"	d
GMAC_TIDM4_TID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	470;"	d
GMAC_TIDM4_TID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	469;"	d
GMAC_TIDM4_TID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	468;"	d
GMAC_TISUBN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TISUBN;            \/**< \\brief (Gmac Offset: 0x1BC) 1588 Timer Increment Sub-nanoseconds Register *\/$/;"	m	struct:__anon191
GMAC_TISUBN_LSBTIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	666;"	d
GMAC_TISUBN_LSBTIR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	665;"	d
GMAC_TISUBN_LSBTIR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	664;"	d
GMAC_TI_ACNS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	690;"	d
GMAC_TI_ACNS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	689;"	d
GMAC_TI_ACNS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	688;"	d
GMAC_TI_CNS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	687;"	d
GMAC_TI_CNS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	686;"	d
GMAC_TI_CNS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	685;"	d
GMAC_TI_NIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	693;"	d
GMAC_TI_NIT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	692;"	d
GMAC_TI_NIT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	691;"	d
GMAC_TMXBFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TMXBFR;            \/**< \\brief (Gmac Offset: 0x180) 1519 to Maximum Byte Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_TMXBFR_NFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	626;"	d
GMAC_TMXBFR_NFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	625;"	d
GMAC_TN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TN;                \/**< \\brief (Gmac Offset: 0x1D4) 1588 Timer Nanoseconds Register *\/$/;"	m	struct:__anon191
GMAC_TN_TNS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	678;"	d
GMAC_TN_TNS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	677;"	d
GMAC_TN_TNS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	676;"	d
GMAC_TPFCP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TPFCP;             \/**< \\brief (Gmac Offset: 0x0C4) Transmit PFC Pause Register *\/$/;"	m	struct:__anon191
GMAC_TPFCP_PEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	492;"	d
GMAC_TPFCP_PEV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	491;"	d
GMAC_TPFCP_PEV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	490;"	d
GMAC_TPFCP_PQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	495;"	d
GMAC_TPFCP_PQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	494;"	d
GMAC_TPFCP_PQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	493;"	d
GMAC_TPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TPQ;               \/**< \\brief (Gmac Offset: 0x03C) Transmit Pause Quantum Register *\/$/;"	m	struct:__anon191
GMAC_TPQ_TPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	421;"	d
GMAC_TPQ_TPQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	420;"	d
GMAC_TPQ_TPQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	419;"	d
GMAC_TPSF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TPSF;              \/**< \\brief (Gmac Offset: 0x040) TX Partial Store and Forward Register *\/$/;"	m	struct:__anon191
GMAC_TPSF_ENTXP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	426;"	d
GMAC_TPSF_TPB1ADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	425;"	d
GMAC_TPSF_TPB1ADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	424;"	d
GMAC_TPSF_TPB1ADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	423;"	d
GMAC_TSH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TSH;               \/**< \\brief (Gmac Offset: 0x1C0) 1588 Timer Seconds High Register *\/$/;"	m	struct:__anon191
GMAC_TSH_TCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	670;"	d
GMAC_TSH_TCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	669;"	d
GMAC_TSH_TCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	668;"	d
GMAC_TSL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TSL;               \/**< \\brief (Gmac Offset: 0x1D0) 1588 Timer Seconds Low Register *\/$/;"	m	struct:__anon191
GMAC_TSL_TCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	674;"	d
GMAC_TSL_TCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	673;"	d
GMAC_TSL_TCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	672;"	d
GMAC_TSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_TSR;               \/**< \\brief (Gmac Offset: 0x014) Transmit Status Register *\/$/;"	m	struct:__anon191
GMAC_TSR_COL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	271;"	d
GMAC_TSR_HRESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	276;"	d
GMAC_TSR_RLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	272;"	d
GMAC_TSR_TFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	274;"	d
GMAC_TSR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	275;"	d
GMAC_TSR_TXGO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	273;"	d
GMAC_TSR_UBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	270;"	d
GMAC_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_TUR;               \/**< \\brief (Gmac Offset: 0x134) Transmit Underruns Register *\/$/;"	m	struct:__anon191
GMAC_TUR_TXUNR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	569;"	d
GMAC_TUR_TXUNR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	568;"	d
GMAC_UCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_UCE;               \/**< \\brief (Gmac Offset: 0x1B0) UDP Checksum Errors Register *\/$/;"	m	struct:__anon191
GMAC_UCE_UCKER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	662;"	d
GMAC_UCE_UCKER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	661;"	d
GMAC_UFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t GMAC_UFR;               \/**< \\brief (Gmac Offset: 0x184) Undersize Frames Received Register *\/$/;"	m	struct:__anon191
GMAC_UFR_UFRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	629;"	d
GMAC_UFR_UFRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	628;"	d
GMAC_UR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_UR;                \/**< \\brief (Gmac Offset: 0x00C) User Register *\/$/;"	m	struct:__anon191
GMAC_UR_RMII	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	245;"	d
GMAC_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __IO uint32_t GMAC_WOL;               \/**< \\brief (Gmac Offset: 0x0B8) Wake on LAN Register *\/$/;"	m	struct:__anon191
GMAC_WOL_ARP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	477;"	d
GMAC_WOL_IP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	475;"	d
GMAC_WOL_IP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	474;"	d
GMAC_WOL_IP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	473;"	d
GMAC_WOL_MAG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	476;"	d
GMAC_WOL_MTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	479;"	d
GMAC_WOL_SA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	478;"	d
Gmac	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^} Gmac;$/;"	t	typeref:struct:__anon191
GmacSa	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^} GmacSa;$/;"	t	typeref:struct:__anon189
GmacSt2Compare	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^} GmacSt2Compare;$/;"	t	typeref:struct:__anon190
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved1[13];$/;"	m	struct:__anon191
Reserved10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved10[4];$/;"	m	struct:__anon191
Reserved11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved11[14];$/;"	m	struct:__anon191
Reserved12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved12[12];$/;"	m	struct:__anon191
Reserved13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved13[12];$/;"	m	struct:__anon191
Reserved14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved14[28];$/;"	m	struct:__anon191
Reserved15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved15[5];$/;"	m	struct:__anon191
Reserved16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved16[5];$/;"	m	struct:__anon191
Reserved17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved17[37];$/;"	m	struct:__anon191
Reserved18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved18[4];$/;"	m	struct:__anon191
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved2[3];$/;"	m	struct:__anon191
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved3[2];$/;"	m	struct:__anon191
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved4[2];$/;"	m	struct:__anon191
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved5[3];$/;"	m	struct:__anon191
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved6[128];$/;"	m	struct:__anon191
Reserved7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved7[13];$/;"	m	struct:__anon191
Reserved8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved8[13];$/;"	m	struct:__anon191
Reserved9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	/^  __I  uint32_t Reserved9[5];$/;"	m	struct:__anon191
_SAMV71_GMAC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gmac.h	31;"	d
Gpbr	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gpbr.h	/^} Gpbr;$/;"	t	typeref:struct:__anon192
SYS_GPBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gpbr.h	/^  __IO uint32_t SYS_GPBR[8]; \/**< \\brief (Gpbr Offset: 0x0) General Purpose Backup Register *\/$/;"	m	struct:__anon192
SYS_GPBR_GPBR_VALUE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gpbr.h	48;"	d
SYS_GPBR_GPBR_VALUE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gpbr.h	47;"	d
SYS_GPBR_GPBR_VALUE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gpbr.h	46;"	d
_SAMV71_GPBR_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_gpbr.h	31;"	d
HSMCI_ARGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_ARGR;      \/**< \\brief (Hsmci Offset: 0x10) Argument Register *\/$/;"	m	struct:__anon193
HSMCI_ARGR_ARG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	114;"	d
HSMCI_ARGR_ARG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	113;"	d
HSMCI_ARGR_ARG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	112;"	d
HSMCI_BLKR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_BLKR;      \/**< \\brief (Hsmci Offset: 0x18) Block Register *\/$/;"	m	struct:__anon193
HSMCI_BLKR_BCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	173;"	d
HSMCI_BLKR_BCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	172;"	d
HSMCI_BLKR_BCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	171;"	d
HSMCI_BLKR_BLKLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	176;"	d
HSMCI_BLKR_BLKLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	175;"	d
HSMCI_BLKR_BLKLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	174;"	d
HSMCI_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_CFG;       \/**< \\brief (Hsmci Offset: 0x54) Configuration Register *\/$/;"	m	struct:__anon193
HSMCI_CFG_FERRCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	314;"	d
HSMCI_CFG_FIFOMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	313;"	d
HSMCI_CFG_HSMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	315;"	d
HSMCI_CFG_LSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	316;"	d
HSMCI_CMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __O  uint32_t HSMCI_CMDR;      \/**< \\brief (Hsmci Offset: 0x14) Command Register *\/$/;"	m	struct:__anon193
HSMCI_CMDR_ATACS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	166;"	d
HSMCI_CMDR_ATACS_COMPLETION	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	168;"	d
HSMCI_CMDR_ATACS_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	167;"	d
HSMCI_CMDR_BOOT_ACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	169;"	d
HSMCI_CMDR_CMDNB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	118;"	d
HSMCI_CMDR_CMDNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	117;"	d
HSMCI_CMDR_CMDNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	116;"	d
HSMCI_CMDR_IOSPCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	162;"	d
HSMCI_CMDR_IOSPCMD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	161;"	d
HSMCI_CMDR_IOSPCMD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	160;"	d
HSMCI_CMDR_IOSPCMD_RESUME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	165;"	d
HSMCI_CMDR_IOSPCMD_STD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	163;"	d
HSMCI_CMDR_IOSPCMD_SUSPEND	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	164;"	d
HSMCI_CMDR_MAXLAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	140;"	d
HSMCI_CMDR_MAXLAT_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	141;"	d
HSMCI_CMDR_MAXLAT_64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	142;"	d
HSMCI_CMDR_OPDCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	137;"	d
HSMCI_CMDR_OPDCMD_OPENDRAIN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	139;"	d
HSMCI_CMDR_OPDCMD_PUSHPULL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	138;"	d
HSMCI_CMDR_RSPTYP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	121;"	d
HSMCI_CMDR_RSPTYP_136_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	124;"	d
HSMCI_CMDR_RSPTYP_48_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	123;"	d
HSMCI_CMDR_RSPTYP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	120;"	d
HSMCI_CMDR_RSPTYP_NORESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	122;"	d
HSMCI_CMDR_RSPTYP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	119;"	d
HSMCI_CMDR_RSPTYP_R1B	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	125;"	d
HSMCI_CMDR_SPCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	128;"	d
HSMCI_CMDR_SPCMD_BOR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	135;"	d
HSMCI_CMDR_SPCMD_CE_ATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	132;"	d
HSMCI_CMDR_SPCMD_EBO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	136;"	d
HSMCI_CMDR_SPCMD_INIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	130;"	d
HSMCI_CMDR_SPCMD_IT_CMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	133;"	d
HSMCI_CMDR_SPCMD_IT_RESP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	134;"	d
HSMCI_CMDR_SPCMD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	127;"	d
HSMCI_CMDR_SPCMD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	126;"	d
HSMCI_CMDR_SPCMD_STD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	129;"	d
HSMCI_CMDR_SPCMD_SYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	131;"	d
HSMCI_CMDR_TRCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	145;"	d
HSMCI_CMDR_TRCMD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	144;"	d
HSMCI_CMDR_TRCMD_NO_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	146;"	d
HSMCI_CMDR_TRCMD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	143;"	d
HSMCI_CMDR_TRCMD_START_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	147;"	d
HSMCI_CMDR_TRCMD_STOP_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	148;"	d
HSMCI_CMDR_TRDIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	149;"	d
HSMCI_CMDR_TRDIR_READ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	151;"	d
HSMCI_CMDR_TRDIR_WRITE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	150;"	d
HSMCI_CMDR_TRTYP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	154;"	d
HSMCI_CMDR_TRTYP_BLOCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	159;"	d
HSMCI_CMDR_TRTYP_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	158;"	d
HSMCI_CMDR_TRTYP_MULTIPLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	156;"	d
HSMCI_CMDR_TRTYP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	153;"	d
HSMCI_CMDR_TRTYP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	152;"	d
HSMCI_CMDR_TRTYP_SINGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	155;"	d
HSMCI_CMDR_TRTYP_STREAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	157;"	d
HSMCI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __O  uint32_t HSMCI_CR;        \/**< \\brief (Hsmci Offset: 0x00) Control Register *\/$/;"	m	struct:__anon193
HSMCI_CR_MCIDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	69;"	d
HSMCI_CR_MCIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	68;"	d
HSMCI_CR_PWSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	71;"	d
HSMCI_CR_PWSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	70;"	d
HSMCI_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	72;"	d
HSMCI_CSTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_CSTOR;     \/**< \\brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register *\/$/;"	m	struct:__anon193
HSMCI_CSTOR_CSTOCYC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	180;"	d
HSMCI_CSTOR_CSTOCYC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	179;"	d
HSMCI_CSTOR_CSTOCYC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	178;"	d
HSMCI_CSTOR_CSTOMUL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	183;"	d
HSMCI_CSTOR_CSTOMUL_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	184;"	d
HSMCI_CSTOR_CSTOMUL_1024	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	188;"	d
HSMCI_CSTOR_CSTOMUL_1048576	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	191;"	d
HSMCI_CSTOR_CSTOMUL_128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	186;"	d
HSMCI_CSTOR_CSTOMUL_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	185;"	d
HSMCI_CSTOR_CSTOMUL_256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	187;"	d
HSMCI_CSTOR_CSTOMUL_4096	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	189;"	d
HSMCI_CSTOR_CSTOMUL_65536	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	190;"	d
HSMCI_CSTOR_CSTOMUL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	182;"	d
HSMCI_CSTOR_CSTOMUL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	181;"	d
HSMCI_DMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_DMA;       \/**< \\brief (Hsmci Offset: 0x50) DMA Configuration Register *\/$/;"	m	struct:__anon193
HSMCI_DMA_CHKSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	305;"	d
HSMCI_DMA_CHKSIZE_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	306;"	d
HSMCI_DMA_CHKSIZE_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	310;"	d
HSMCI_DMA_CHKSIZE_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	307;"	d
HSMCI_DMA_CHKSIZE_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	308;"	d
HSMCI_DMA_CHKSIZE_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	309;"	d
HSMCI_DMA_CHKSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	304;"	d
HSMCI_DMA_CHKSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	303;"	d
HSMCI_DMA_DMAEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	311;"	d
HSMCI_DTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_DTOR;      \/**< \\brief (Hsmci Offset: 0x08) Data Timeout Register *\/$/;"	m	struct:__anon193
HSMCI_DTOR_DTOCYC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	88;"	d
HSMCI_DTOR_DTOCYC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	87;"	d
HSMCI_DTOR_DTOCYC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	86;"	d
HSMCI_DTOR_DTOMUL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	91;"	d
HSMCI_DTOR_DTOMUL_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	92;"	d
HSMCI_DTOR_DTOMUL_1024	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	96;"	d
HSMCI_DTOR_DTOMUL_1048576	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	99;"	d
HSMCI_DTOR_DTOMUL_128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	94;"	d
HSMCI_DTOR_DTOMUL_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	93;"	d
HSMCI_DTOR_DTOMUL_256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	95;"	d
HSMCI_DTOR_DTOMUL_4096	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	97;"	d
HSMCI_DTOR_DTOMUL_65536	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	98;"	d
HSMCI_DTOR_DTOMUL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	90;"	d
HSMCI_DTOR_DTOMUL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	89;"	d
HSMCI_FIFO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_FIFO[256]; \/**< \\brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 *\/$/;"	m	struct:__anon193
HSMCI_FIFO_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	330;"	d
HSMCI_FIFO_DATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	329;"	d
HSMCI_FIFO_DATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	328;"	d
HSMCI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __O  uint32_t HSMCI_IDR;       \/**< \\brief (Hsmci Offset: 0x48) Interrupt Disable Register *\/$/;"	m	struct:__anon193
HSMCI_IDR_ACKRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	273;"	d
HSMCI_IDR_ACKRCVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	274;"	d
HSMCI_IDR_BLKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	256;"	d
HSMCI_IDR_BLKOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	270;"	d
HSMCI_IDR_CMDRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	253;"	d
HSMCI_IDR_CSRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	261;"	d
HSMCI_IDR_CSTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	269;"	d
HSMCI_IDR_DCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	267;"	d
HSMCI_IDR_DTIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	257;"	d
HSMCI_IDR_DTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	268;"	d
HSMCI_IDR_FIFOEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	271;"	d
HSMCI_IDR_NOTBUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	258;"	d
HSMCI_IDR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	275;"	d
HSMCI_IDR_RCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	264;"	d
HSMCI_IDR_RDIRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	263;"	d
HSMCI_IDR_RENDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	265;"	d
HSMCI_IDR_RINDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	262;"	d
HSMCI_IDR_RTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	266;"	d
HSMCI_IDR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	254;"	d
HSMCI_IDR_SDIOIRQA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	259;"	d
HSMCI_IDR_SDIOWAIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	260;"	d
HSMCI_IDR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	255;"	d
HSMCI_IDR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	276;"	d
HSMCI_IDR_XFRDONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	272;"	d
HSMCI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __O  uint32_t HSMCI_IER;       \/**< \\brief (Hsmci Offset: 0x44) Interrupt Enable Register *\/$/;"	m	struct:__anon193
HSMCI_IER_ACKRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	248;"	d
HSMCI_IER_ACKRCVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	249;"	d
HSMCI_IER_BLKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	231;"	d
HSMCI_IER_BLKOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	245;"	d
HSMCI_IER_CMDRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	228;"	d
HSMCI_IER_CSRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	236;"	d
HSMCI_IER_CSTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	244;"	d
HSMCI_IER_DCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	242;"	d
HSMCI_IER_DTIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	232;"	d
HSMCI_IER_DTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	243;"	d
HSMCI_IER_FIFOEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	246;"	d
HSMCI_IER_NOTBUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	233;"	d
HSMCI_IER_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	250;"	d
HSMCI_IER_RCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	239;"	d
HSMCI_IER_RDIRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	238;"	d
HSMCI_IER_RENDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	240;"	d
HSMCI_IER_RINDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	237;"	d
HSMCI_IER_RTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	241;"	d
HSMCI_IER_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	229;"	d
HSMCI_IER_SDIOIRQA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	234;"	d
HSMCI_IER_SDIOWAIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	235;"	d
HSMCI_IER_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	230;"	d
HSMCI_IER_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	251;"	d
HSMCI_IER_XFRDONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	247;"	d
HSMCI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t HSMCI_IMR;       \/**< \\brief (Hsmci Offset: 0x4C) Interrupt Mask Register *\/$/;"	m	struct:__anon193
HSMCI_IMR_ACKRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	298;"	d
HSMCI_IMR_ACKRCVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	299;"	d
HSMCI_IMR_BLKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	281;"	d
HSMCI_IMR_BLKOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	295;"	d
HSMCI_IMR_CMDRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	278;"	d
HSMCI_IMR_CSRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	286;"	d
HSMCI_IMR_CSTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	294;"	d
HSMCI_IMR_DCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	292;"	d
HSMCI_IMR_DTIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	282;"	d
HSMCI_IMR_DTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	293;"	d
HSMCI_IMR_FIFOEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	296;"	d
HSMCI_IMR_NOTBUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	283;"	d
HSMCI_IMR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	300;"	d
HSMCI_IMR_RCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	289;"	d
HSMCI_IMR_RDIRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	288;"	d
HSMCI_IMR_RENDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	290;"	d
HSMCI_IMR_RINDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	287;"	d
HSMCI_IMR_RTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	291;"	d
HSMCI_IMR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	279;"	d
HSMCI_IMR_SDIOIRQA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	284;"	d
HSMCI_IMR_SDIOWAIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	285;"	d
HSMCI_IMR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	280;"	d
HSMCI_IMR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	301;"	d
HSMCI_IMR_XFRDONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	297;"	d
HSMCI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_MR;        \/**< \\brief (Hsmci Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon193
HSMCI_MR_CLKDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	76;"	d
HSMCI_MR_CLKDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	75;"	d
HSMCI_MR_CLKDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	74;"	d
HSMCI_MR_CLKODD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	84;"	d
HSMCI_MR_FBYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	82;"	d
HSMCI_MR_PADV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	83;"	d
HSMCI_MR_PWSDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	79;"	d
HSMCI_MR_PWSDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	78;"	d
HSMCI_MR_PWSDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	77;"	d
HSMCI_MR_RDPROOF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	80;"	d
HSMCI_MR_WRPROOF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	81;"	d
HSMCI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t HSMCI_RDR;       \/**< \\brief (Hsmci Offset: 0x30) Receive Data Register *\/$/;"	m	struct:__anon193
HSMCI_RDR_DATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	197;"	d
HSMCI_RDR_DATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	196;"	d
HSMCI_RSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t HSMCI_RSPR[4];   \/**< \\brief (Hsmci Offset: 0x20) Response Register *\/$/;"	m	struct:__anon193
HSMCI_RSPR_RSP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	194;"	d
HSMCI_RSPR_RSP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	193;"	d
HSMCI_SDCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_SDCR;      \/**< \\brief (Hsmci Offset: 0x0C) SD\/SDIO Card Register *\/$/;"	m	struct:__anon193
HSMCI_SDCR_SDCBUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	107;"	d
HSMCI_SDCR_SDCBUS_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	108;"	d
HSMCI_SDCR_SDCBUS_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	109;"	d
HSMCI_SDCR_SDCBUS_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	110;"	d
HSMCI_SDCR_SDCBUS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	106;"	d
HSMCI_SDCR_SDCBUS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	105;"	d
HSMCI_SDCR_SDCSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	103;"	d
HSMCI_SDCR_SDCSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	102;"	d
HSMCI_SDCR_SDCSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	101;"	d
HSMCI_SDCR_SDCSEL_SLOTA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	104;"	d
HSMCI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t HSMCI_SR;        \/**< \\brief (Hsmci Offset: 0x40) Status Register *\/$/;"	m	struct:__anon193
HSMCI_SR_ACKRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	223;"	d
HSMCI_SR_ACKRCVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	224;"	d
HSMCI_SR_BLKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	206;"	d
HSMCI_SR_BLKOVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	220;"	d
HSMCI_SR_CMDRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	203;"	d
HSMCI_SR_CSRCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	211;"	d
HSMCI_SR_CSTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	219;"	d
HSMCI_SR_DCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	217;"	d
HSMCI_SR_DTIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	207;"	d
HSMCI_SR_DTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	218;"	d
HSMCI_SR_FIFOEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	221;"	d
HSMCI_SR_NOTBUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	208;"	d
HSMCI_SR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	225;"	d
HSMCI_SR_RCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	214;"	d
HSMCI_SR_RDIRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	213;"	d
HSMCI_SR_RENDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	215;"	d
HSMCI_SR_RINDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	212;"	d
HSMCI_SR_RTOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	216;"	d
HSMCI_SR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	204;"	d
HSMCI_SR_SDIOIRQA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	209;"	d
HSMCI_SR_SDIOWAIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	210;"	d
HSMCI_SR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	205;"	d
HSMCI_SR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	226;"	d
HSMCI_SR_XFRDONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	222;"	d
HSMCI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __O  uint32_t HSMCI_TDR;       \/**< \\brief (Hsmci Offset: 0x34) Transmit Data Register *\/$/;"	m	struct:__anon193
HSMCI_TDR_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	201;"	d
HSMCI_TDR_DATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	200;"	d
HSMCI_TDR_DATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	199;"	d
HSMCI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __IO uint32_t HSMCI_WPMR;      \/**< \\brief (Hsmci Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon193
HSMCI_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	318;"	d
HSMCI_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	321;"	d
HSMCI_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	320;"	d
HSMCI_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	322;"	d
HSMCI_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	319;"	d
HSMCI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t HSMCI_WPSR;      \/**< \\brief (Hsmci Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon193
HSMCI_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	324;"	d
HSMCI_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	326;"	d
HSMCI_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	325;"	d
Hsmci	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^} Hsmci;$/;"	t	typeref:struct:__anon193
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t Reserved1[2];$/;"	m	struct:__anon193
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t Reserved2[35];$/;"	m	struct:__anon193
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	/^  __I  uint32_t Reserved3[69];$/;"	m	struct:__anon193
_SAMV71_HSMCI_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_hsmci.h	31;"	d
ICM_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __IO uint32_t ICM_CFG;       \/**< \\brief (Icm Offset: 0x00) Configuration Register *\/$/;"	m	struct:__anon194
ICM_CFG_ASCD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	64;"	d
ICM_CFG_BBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	63;"	d
ICM_CFG_BBC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	62;"	d
ICM_CFG_BBC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	61;"	d
ICM_CFG_DAPROT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	78;"	d
ICM_CFG_DAPROT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	77;"	d
ICM_CFG_DAPROT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	76;"	d
ICM_CFG_DUALBUFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	65;"	d
ICM_CFG_EOMDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	59;"	d
ICM_CFG_HAPROT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	75;"	d
ICM_CFG_HAPROT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	74;"	d
ICM_CFG_HAPROT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	73;"	d
ICM_CFG_SLBDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	60;"	d
ICM_CFG_UALGO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	69;"	d
ICM_CFG_UALGO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	68;"	d
ICM_CFG_UALGO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	67;"	d
ICM_CFG_UALGO_SHA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	70;"	d
ICM_CFG_UALGO_SHA224	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	72;"	d
ICM_CFG_UALGO_SHA256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	71;"	d
ICM_CFG_UIHASH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	66;"	d
ICM_CFG_WBDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	58;"	d
ICM_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __O  uint32_t ICM_CTRL;      \/**< \\brief (Icm Offset: 0x04) Control Register *\/$/;"	m	struct:__anon194
ICM_CTRL_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	81;"	d
ICM_CTRL_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	80;"	d
ICM_CTRL_REHASH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	85;"	d
ICM_CTRL_REHASH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	84;"	d
ICM_CTRL_REHASH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	83;"	d
ICM_CTRL_RMDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	88;"	d
ICM_CTRL_RMDIS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	87;"	d
ICM_CTRL_RMDIS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	86;"	d
ICM_CTRL_RMEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	91;"	d
ICM_CTRL_RMEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	90;"	d
ICM_CTRL_RMEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	89;"	d
ICM_CTRL_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	82;"	d
ICM_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __IO uint32_t ICM_DSCR;      \/**< \\brief (Icm Offset: 0x30) Region Descriptor Area Start Address Register *\/$/;"	m	struct:__anon194
ICM_DSCR_DASA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	179;"	d
ICM_DSCR_DASA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	178;"	d
ICM_DSCR_DASA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	177;"	d
ICM_HASH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __IO uint32_t ICM_HASH;      \/**< \\brief (Icm Offset: 0x34) Region Hash Area Start Address Register *\/$/;"	m	struct:__anon194
ICM_HASH_HASA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	183;"	d
ICM_HASH_HASA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	182;"	d
ICM_HASH_HASA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	181;"	d
ICM_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __O  uint32_t ICM_IDR;       \/**< \\brief (Icm Offset: 0x14) Interrupt Disable Register *\/$/;"	m	struct:__anon194
ICM_IDR_RBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	129;"	d
ICM_IDR_RBE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	128;"	d
ICM_IDR_RBE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	127;"	d
ICM_IDR_RDM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	126;"	d
ICM_IDR_RDM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	125;"	d
ICM_IDR_RDM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	124;"	d
ICM_IDR_REC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	135;"	d
ICM_IDR_REC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	134;"	d
ICM_IDR_REC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	133;"	d
ICM_IDR_RHC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	123;"	d
ICM_IDR_RHC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	122;"	d
ICM_IDR_RHC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	121;"	d
ICM_IDR_RSU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	138;"	d
ICM_IDR_RSU_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	137;"	d
ICM_IDR_RSU_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	136;"	d
ICM_IDR_RWC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	132;"	d
ICM_IDR_RWC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	131;"	d
ICM_IDR_RWC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	130;"	d
ICM_IDR_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	139;"	d
ICM_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __O  uint32_t ICM_IER;       \/**< \\brief (Icm Offset: 0x10) Interrupt Enable Register *\/$/;"	m	struct:__anon194
ICM_IER_RBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	109;"	d
ICM_IER_RBE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	108;"	d
ICM_IER_RBE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	107;"	d
ICM_IER_RDM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	106;"	d
ICM_IER_RDM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	105;"	d
ICM_IER_RDM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	104;"	d
ICM_IER_REC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	115;"	d
ICM_IER_REC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	114;"	d
ICM_IER_REC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	113;"	d
ICM_IER_RHC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	103;"	d
ICM_IER_RHC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	102;"	d
ICM_IER_RHC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	101;"	d
ICM_IER_RSU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	118;"	d
ICM_IER_RSU_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	117;"	d
ICM_IER_RSU_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	116;"	d
ICM_IER_RWC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	112;"	d
ICM_IER_RWC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	111;"	d
ICM_IER_RWC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	110;"	d
ICM_IER_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	119;"	d
ICM_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __I  uint32_t ICM_IMR;       \/**< \\brief (Icm Offset: 0x18) Interrupt Mask Register *\/$/;"	m	struct:__anon194
ICM_IMR_RBE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	146;"	d
ICM_IMR_RBE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	145;"	d
ICM_IMR_RDM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	144;"	d
ICM_IMR_RDM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	143;"	d
ICM_IMR_REC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	150;"	d
ICM_IMR_REC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	149;"	d
ICM_IMR_RHC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	142;"	d
ICM_IMR_RHC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	141;"	d
ICM_IMR_RSU_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	152;"	d
ICM_IMR_RSU_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	151;"	d
ICM_IMR_RWC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	148;"	d
ICM_IMR_RWC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	147;"	d
ICM_IMR_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	153;"	d
ICM_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __I  uint32_t ICM_ISR;       \/**< \\brief (Icm Offset: 0x1C) Interrupt Status Register *\/$/;"	m	struct:__anon194
ICM_ISR_RBE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	160;"	d
ICM_ISR_RBE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	159;"	d
ICM_ISR_RDM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	158;"	d
ICM_ISR_RDM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	157;"	d
ICM_ISR_REC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	164;"	d
ICM_ISR_REC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	163;"	d
ICM_ISR_RHC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	156;"	d
ICM_ISR_RHC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	155;"	d
ICM_ISR_RSU_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	166;"	d
ICM_ISR_RSU_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	165;"	d
ICM_ISR_RWC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	162;"	d
ICM_ISR_RWC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	161;"	d
ICM_ISR_URAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	167;"	d
ICM_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __O  uint32_t ICM_SR;        \/**< \\brief (Icm Offset: 0x08) Status Register *\/$/;"	m	struct:__anon194
ICM_SR_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	93;"	d
ICM_SR_RAWRMDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	96;"	d
ICM_SR_RAWRMDIS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	95;"	d
ICM_SR_RAWRMDIS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	94;"	d
ICM_SR_RMDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	99;"	d
ICM_SR_RMDIS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	98;"	d
ICM_SR_RMDIS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	97;"	d
ICM_UASR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __I  uint32_t ICM_UASR;      \/**< \\brief (Icm Offset: 0x20) Undefined Access Status Register *\/$/;"	m	struct:__anon194
ICM_UASR_URAT_ICM_CFG_MODIFIED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	172;"	d
ICM_UASR_URAT_ICM_DSCR_MODIFIED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	173;"	d
ICM_UASR_URAT_ICM_HASH_MODIFIED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	174;"	d
ICM_UASR_URAT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	170;"	d
ICM_UASR_URAT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	169;"	d
ICM_UASR_URAT_READ_ACCESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	175;"	d
ICM_UASR_URAT_UNSPEC_STRUCT_MEMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	171;"	d
ICM_UIHVAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __O  uint32_t ICM_UIHVAL[8]; \/**< \\brief (Icm Offset: 0x38) User Initial Hash Value 0 Register *\/$/;"	m	struct:__anon194
ICM_UIHVAL_VAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	187;"	d
ICM_UIHVAL_VAL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	186;"	d
ICM_UIHVAL_VAL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	185;"	d
Icm	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^} Icm;$/;"	t	typeref:struct:__anon194
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __I  uint32_t Reserved1[1];$/;"	m	struct:__anon194
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	/^  __I  uint32_t Reserved2[3];$/;"	m	struct:__anon194
_SAMV71_ICM_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_icm.h	31;"	d
ISI_CFG1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_CFG1;       \/**< \\brief (Isi Offset: 0x00) ISI Configuration 1 Register *\/$/;"	m	struct:__anon195
ISI_CFG1_CRC_SYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	75;"	d
ISI_CFG1_DISCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	79;"	d
ISI_CFG1_EMB_SYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	74;"	d
ISI_CFG1_FRATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	78;"	d
ISI_CFG1_FRATE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	77;"	d
ISI_CFG1_FRATE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	76;"	d
ISI_CFG1_FULL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	80;"	d
ISI_CFG1_HSYNC_POL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	71;"	d
ISI_CFG1_PIXCLK_POL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	73;"	d
ISI_CFG1_SFD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	92;"	d
ISI_CFG1_SFD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	91;"	d
ISI_CFG1_SFD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	90;"	d
ISI_CFG1_SLD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	89;"	d
ISI_CFG1_SLD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	88;"	d
ISI_CFG1_SLD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	87;"	d
ISI_CFG1_THMASK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	83;"	d
ISI_CFG1_THMASK_BEATS_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	86;"	d
ISI_CFG1_THMASK_BEATS_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	84;"	d
ISI_CFG1_THMASK_BEATS_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	85;"	d
ISI_CFG1_THMASK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	82;"	d
ISI_CFG1_THMASK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	81;"	d
ISI_CFG1_VSYNC_POL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	72;"	d
ISI_CFG2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_CFG2;       \/**< \\brief (Isi Offset: 0x04) ISI Configuration 2 Register *\/$/;"	m	struct:__anon195
ISI_CFG2_COL_SPACE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	101;"	d
ISI_CFG2_GRAYSCALE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	99;"	d
ISI_CFG2_GS_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	97;"	d
ISI_CFG2_IM_HSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	104;"	d
ISI_CFG2_IM_HSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	103;"	d
ISI_CFG2_IM_HSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	102;"	d
ISI_CFG2_IM_VSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	96;"	d
ISI_CFG2_IM_VSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	95;"	d
ISI_CFG2_IM_VSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	94;"	d
ISI_CFG2_RGB_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	114;"	d
ISI_CFG2_RGB_CFG_DEFAULT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	115;"	d
ISI_CFG2_RGB_CFG_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	116;"	d
ISI_CFG2_RGB_CFG_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	117;"	d
ISI_CFG2_RGB_CFG_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	118;"	d
ISI_CFG2_RGB_CFG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	113;"	d
ISI_CFG2_RGB_CFG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	112;"	d
ISI_CFG2_RGB_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	98;"	d
ISI_CFG2_RGB_SWAP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	100;"	d
ISI_CFG2_YCC_SWAP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	107;"	d
ISI_CFG2_YCC_SWAP_DEFAULT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	108;"	d
ISI_CFG2_YCC_SWAP_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	109;"	d
ISI_CFG2_YCC_SWAP_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	110;"	d
ISI_CFG2_YCC_SWAP_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	111;"	d
ISI_CFG2_YCC_SWAP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	106;"	d
ISI_CFG2_YCC_SWAP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	105;"	d
ISI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __O  uint32_t ISI_CR;         \/**< \\brief (Isi Offset: 0x24) ISI Control Register *\/$/;"	m	struct:__anon195
ISI_CR_ISI_CDC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	187;"	d
ISI_CR_ISI_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	185;"	d
ISI_CR_ISI_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	184;"	d
ISI_CR_ISI_SRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	186;"	d
ISI_DMA_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __O  uint32_t ISI_DMA_CHDR;   \/**< \\brief (Isi Offset: 0x3C) DMA Channel Disable Register *\/$/;"	m	struct:__anon195
ISI_DMA_CHDR_C_CH_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	236;"	d
ISI_DMA_CHDR_P_CH_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	235;"	d
ISI_DMA_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __O  uint32_t ISI_DMA_CHER;   \/**< \\brief (Isi Offset: 0x38) DMA Channel Enable Register *\/$/;"	m	struct:__anon195
ISI_DMA_CHER_C_CH_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	233;"	d
ISI_DMA_CHER_P_CH_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	232;"	d
ISI_DMA_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __I  uint32_t ISI_DMA_CHSR;   \/**< \\brief (Isi Offset: 0x40) DMA Channel Status Register *\/$/;"	m	struct:__anon195
ISI_DMA_CHSR_C_CH_S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	239;"	d
ISI_DMA_CHSR_P_CH_S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	238;"	d
ISI_DMA_C_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_DMA_C_ADDR; \/**< \\brief (Isi Offset: 0x50) DMA Codec Base Address Register *\/$/;"	m	struct:__anon195
ISI_DMA_C_ADDR_C_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	256;"	d
ISI_DMA_C_ADDR_C_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	255;"	d
ISI_DMA_C_ADDR_C_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	254;"	d
ISI_DMA_C_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_DMA_C_CTRL; \/**< \\brief (Isi Offset: 0x54) DMA Codec Control Register *\/$/;"	m	struct:__anon195
ISI_DMA_C_CTRL_C_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	261;"	d
ISI_DMA_C_CTRL_C_FETCH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	258;"	d
ISI_DMA_C_CTRL_C_IEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	260;"	d
ISI_DMA_C_CTRL_C_WB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	259;"	d
ISI_DMA_C_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_DMA_C_DSCR; \/**< \\brief (Isi Offset: 0x58) DMA Codec Descriptor Address Register *\/$/;"	m	struct:__anon195
ISI_DMA_C_DSCR_C_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	265;"	d
ISI_DMA_C_DSCR_C_DSCR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	264;"	d
ISI_DMA_C_DSCR_C_DSCR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	263;"	d
ISI_DMA_P_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_DMA_P_ADDR; \/**< \\brief (Isi Offset: 0x44) DMA Preview Base Address Register *\/$/;"	m	struct:__anon195
ISI_DMA_P_ADDR_P_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	243;"	d
ISI_DMA_P_ADDR_P_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	242;"	d
ISI_DMA_P_ADDR_P_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	241;"	d
ISI_DMA_P_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_DMA_P_CTRL; \/**< \\brief (Isi Offset: 0x48) DMA Preview Control Register *\/$/;"	m	struct:__anon195
ISI_DMA_P_CTRL_P_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	248;"	d
ISI_DMA_P_CTRL_P_FETCH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	245;"	d
ISI_DMA_P_CTRL_P_IEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	247;"	d
ISI_DMA_P_CTRL_P_WB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	246;"	d
ISI_DMA_P_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_DMA_P_DSCR; \/**< \\brief (Isi Offset: 0x4C) DMA Preview Descriptor Address Register *\/$/;"	m	struct:__anon195
ISI_DMA_P_DSCR_P_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	252;"	d
ISI_DMA_P_DSCR_P_DSCR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	251;"	d
ISI_DMA_P_DSCR_P_DSCR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	250;"	d
ISI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __O  uint32_t ISI_IDR;        \/**< \\brief (Isi Offset: 0x30) ISI Interrupt Disable Register *\/$/;"	m	struct:__anon195
ISI_IDR_CRC_ERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	219;"	d
ISI_IDR_CXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	216;"	d
ISI_IDR_C_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	218;"	d
ISI_IDR_DIS_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	212;"	d
ISI_IDR_FR_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	220;"	d
ISI_IDR_PXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	215;"	d
ISI_IDR_P_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	217;"	d
ISI_IDR_SRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	213;"	d
ISI_IDR_VSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	214;"	d
ISI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __O  uint32_t ISI_IER;        \/**< \\brief (Isi Offset: 0x2C) ISI Interrupt Enable Register *\/$/;"	m	struct:__anon195
ISI_IER_CRC_ERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	209;"	d
ISI_IER_CXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	206;"	d
ISI_IER_C_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	208;"	d
ISI_IER_DIS_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	202;"	d
ISI_IER_FR_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	210;"	d
ISI_IER_PXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	205;"	d
ISI_IER_P_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	207;"	d
ISI_IER_SRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	203;"	d
ISI_IER_VSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	204;"	d
ISI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __I  uint32_t ISI_IMR;        \/**< \\brief (Isi Offset: 0x34) ISI Interrupt Mask Register *\/$/;"	m	struct:__anon195
ISI_IMR_CRC_ERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	229;"	d
ISI_IMR_CXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	226;"	d
ISI_IMR_C_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	228;"	d
ISI_IMR_DIS_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	222;"	d
ISI_IMR_FR_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	230;"	d
ISI_IMR_PXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	225;"	d
ISI_IMR_P_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	227;"	d
ISI_IMR_SRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	223;"	d
ISI_IMR_VSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	224;"	d
ISI_PDECF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_PDECF;      \/**< \\brief (Isi Offset: 0x0C) ISI Preview Decimation Factor Register *\/$/;"	m	struct:__anon195
ISI_PDECF_DEC_FACTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	129;"	d
ISI_PDECF_DEC_FACTOR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	128;"	d
ISI_PDECF_DEC_FACTOR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	127;"	d
ISI_PSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_PSIZE;      \/**< \\brief (Isi Offset: 0x08) ISI Preview Size Register *\/$/;"	m	struct:__anon195
ISI_PSIZE_PREV_HSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	125;"	d
ISI_PSIZE_PREV_HSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	124;"	d
ISI_PSIZE_PREV_HSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	123;"	d
ISI_PSIZE_PREV_VSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	122;"	d
ISI_PSIZE_PREV_VSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	121;"	d
ISI_PSIZE_PREV_VSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	120;"	d
ISI_R2Y_SET0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_R2Y_SET0;   \/**< \\brief (Isi Offset: 0x18) ISI Color Space Conversion RGB To YCrCb Set 0 Register *\/$/;"	m	struct:__anon195
ISI_R2Y_SET0_C0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	153;"	d
ISI_R2Y_SET0_C0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	152;"	d
ISI_R2Y_SET0_C0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	151;"	d
ISI_R2Y_SET0_C1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	156;"	d
ISI_R2Y_SET0_C1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	155;"	d
ISI_R2Y_SET0_C1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	154;"	d
ISI_R2Y_SET0_C2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	159;"	d
ISI_R2Y_SET0_C2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	158;"	d
ISI_R2Y_SET0_C2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	157;"	d
ISI_R2Y_SET0_Roff	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	160;"	d
ISI_R2Y_SET1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_R2Y_SET1;   \/**< \\brief (Isi Offset: 0x1C) ISI Color Space Conversion RGB To YCrCb Set 1 Register *\/$/;"	m	struct:__anon195
ISI_R2Y_SET1_C3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	164;"	d
ISI_R2Y_SET1_C3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	163;"	d
ISI_R2Y_SET1_C3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	162;"	d
ISI_R2Y_SET1_C4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	167;"	d
ISI_R2Y_SET1_C4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	166;"	d
ISI_R2Y_SET1_C4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	165;"	d
ISI_R2Y_SET1_C5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	170;"	d
ISI_R2Y_SET1_C5_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	169;"	d
ISI_R2Y_SET1_C5_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	168;"	d
ISI_R2Y_SET1_Goff	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	171;"	d
ISI_R2Y_SET2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_R2Y_SET2;   \/**< \\brief (Isi Offset: 0x20) ISI Color Space Conversion RGB To YCrCb Set 2 Register *\/$/;"	m	struct:__anon195
ISI_R2Y_SET2_Boff	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	182;"	d
ISI_R2Y_SET2_C6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	175;"	d
ISI_R2Y_SET2_C6_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	174;"	d
ISI_R2Y_SET2_C6_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	173;"	d
ISI_R2Y_SET2_C7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	178;"	d
ISI_R2Y_SET2_C7_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	177;"	d
ISI_R2Y_SET2_C7_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	176;"	d
ISI_R2Y_SET2_C8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	181;"	d
ISI_R2Y_SET2_C8_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	180;"	d
ISI_R2Y_SET2_C8_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	179;"	d
ISI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __I  uint32_t ISI_SR;         \/**< \\brief (Isi Offset: 0x28) ISI Status Register *\/$/;"	m	struct:__anon195
ISI_SR_CDC_PND	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	192;"	d
ISI_SR_CRC_ERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	199;"	d
ISI_SR_CXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	195;"	d
ISI_SR_C_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	198;"	d
ISI_SR_DIS_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	190;"	d
ISI_SR_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	189;"	d
ISI_SR_FR_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	200;"	d
ISI_SR_PXFR_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	194;"	d
ISI_SR_P_OVR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	197;"	d
ISI_SR_SIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	196;"	d
ISI_SR_SRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	191;"	d
ISI_SR_VSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	193;"	d
ISI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_WPMR;       \/**< \\brief (Isi Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon195
ISI_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	267;"	d
ISI_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	270;"	d
ISI_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	269;"	d
ISI_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	271;"	d
ISI_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	268;"	d
ISI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __I  uint32_t ISI_WPSR;       \/**< \\brief (Isi Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon195
ISI_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	273;"	d
ISI_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	275;"	d
ISI_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	274;"	d
ISI_Y2R_SET0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_Y2R_SET0;   \/**< \\brief (Isi Offset: 0x10) ISI Color Space Conversion YCrCb To RGB Set 0 Register *\/$/;"	m	struct:__anon195
ISI_Y2R_SET0_C0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	133;"	d
ISI_Y2R_SET0_C0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	132;"	d
ISI_Y2R_SET0_C0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	131;"	d
ISI_Y2R_SET0_C1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	136;"	d
ISI_Y2R_SET0_C1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	135;"	d
ISI_Y2R_SET0_C1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	134;"	d
ISI_Y2R_SET0_C2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	139;"	d
ISI_Y2R_SET0_C2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	138;"	d
ISI_Y2R_SET0_C2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	137;"	d
ISI_Y2R_SET0_C3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	142;"	d
ISI_Y2R_SET0_C3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	141;"	d
ISI_Y2R_SET0_C3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	140;"	d
ISI_Y2R_SET1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __IO uint32_t ISI_Y2R_SET1;   \/**< \\brief (Isi Offset: 0x14) ISI Color Space Conversion YCrCb To RGB Set 1 Register *\/$/;"	m	struct:__anon195
ISI_Y2R_SET1_C4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	146;"	d
ISI_Y2R_SET1_C4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	145;"	d
ISI_Y2R_SET1_C4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	144;"	d
ISI_Y2R_SET1_Cboff	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	149;"	d
ISI_Y2R_SET1_Croff	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	148;"	d
ISI_Y2R_SET1_Yoff	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	147;"	d
Isi	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^} Isi;$/;"	t	typeref:struct:__anon195
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	/^  __I  uint32_t Reserved1[34];$/;"	m	struct:__anon195
_SAMV71_ISI_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_isi.h	31;"	d
CCFG_CAN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t CCFG_CAN0;                  \/**< \\brief (Matrix Offset: 0x0110) CAN0 Configuration Register *\/$/;"	m	struct:__anon197
CCFG_CAN0_CAN0DMABA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	144;"	d
CCFG_CAN0_CAN0DMABA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	143;"	d
CCFG_CAN0_CAN0DMABA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	142;"	d
CCFG_SMCNFCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t CCFG_SMCNFCS;               \/**< \\brief (Matrix Offset: 0x0124) SMC NAND Flash Chip Select Configuration Register *\/$/;"	m	struct:__anon197
CCFG_SMCNFCS_SDRAMEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	159;"	d
CCFG_SMCNFCS_SMC_NFCS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	155;"	d
CCFG_SMCNFCS_SMC_NFCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	156;"	d
CCFG_SMCNFCS_SMC_NFCS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	157;"	d
CCFG_SMCNFCS_SMC_NFCS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	158;"	d
CCFG_SYSIO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t CCFG_SYSIO;                 \/**< \\brief (Matrix Offset: 0x0114) System I\/O and CAN1 Configuration Register *\/$/;"	m	struct:__anon197
CCFG_SYSIO_CAN1DMABA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	153;"	d
CCFG_SYSIO_CAN1DMABA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	152;"	d
CCFG_SYSIO_CAN1DMABA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	151;"	d
CCFG_SYSIO_SYSIO12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	150;"	d
CCFG_SYSIO_SYSIO4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	146;"	d
CCFG_SYSIO_SYSIO5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	147;"	d
CCFG_SYSIO_SYSIO6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	148;"	d
CCFG_SYSIO_SYSIO7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	149;"	d
MATRIXPR_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	46;"	d
MATRIX_MCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t MATRIX_MCFG[12];            \/**< \\brief (Matrix Offset: 0x0000) Master Configuration Register *\/$/;"	m	struct:__anon197
MATRIX_MCFG_ULBT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	68;"	d
MATRIX_MCFG_ULBT_128BEAT_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	76;"	d
MATRIX_MCFG_ULBT_16BEAT_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	73;"	d
MATRIX_MCFG_ULBT_32BEAT_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	74;"	d
MATRIX_MCFG_ULBT_4BEAT_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	71;"	d
MATRIX_MCFG_ULBT_64BEAT_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	75;"	d
MATRIX_MCFG_ULBT_8BEAT_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	72;"	d
MATRIX_MCFG_ULBT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	67;"	d
MATRIX_MCFG_ULBT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	66;"	d
MATRIX_MCFG_ULBT_SINGLE_ACCESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	70;"	d
MATRIX_MCFG_ULBT_UNLTD_LENGTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	69;"	d
MATRIX_MRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t MATRIX_MRCR;                \/**< \\brief (Matrix Offset: 0x0100) Master Remap Control Register *\/$/;"	m	struct:__anon197
MATRIX_MRCR_RCB0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	129;"	d
MATRIX_MRCR_RCB1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	130;"	d
MATRIX_MRCR_RCB10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	139;"	d
MATRIX_MRCR_RCB11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	140;"	d
MATRIX_MRCR_RCB2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	131;"	d
MATRIX_MRCR_RCB3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	132;"	d
MATRIX_MRCR_RCB4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	133;"	d
MATRIX_MRCR_RCB5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	134;"	d
MATRIX_MRCR_RCB6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	135;"	d
MATRIX_MRCR_RCB7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	136;"	d
MATRIX_MRCR_RCB8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	137;"	d
MATRIX_MRCR_RCB9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	138;"	d
MATRIX_PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^       MatrixPr MATRIX_PR[MATRIXPR_NUMBER]; \/**< \\brief (Matrix Offset: 0x0080) 0 .. 8 *\/$/;"	m	struct:__anon197
MATRIX_PRAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t MATRIX_PRAS; \/**< \\brief (MatrixPr Offset: 0x0) Priority Register A for Slave 0 *\/$/;"	m	struct:__anon196
MATRIX_PRAS_M0PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	93;"	d
MATRIX_PRAS_M0PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	92;"	d
MATRIX_PRAS_M0PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	91;"	d
MATRIX_PRAS_M1PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	96;"	d
MATRIX_PRAS_M1PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	95;"	d
MATRIX_PRAS_M1PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	94;"	d
MATRIX_PRAS_M2PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	99;"	d
MATRIX_PRAS_M2PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	98;"	d
MATRIX_PRAS_M2PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	97;"	d
MATRIX_PRAS_M3PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	102;"	d
MATRIX_PRAS_M3PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	101;"	d
MATRIX_PRAS_M3PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	100;"	d
MATRIX_PRAS_M4PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	105;"	d
MATRIX_PRAS_M4PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	104;"	d
MATRIX_PRAS_M4PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	103;"	d
MATRIX_PRAS_M5PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	108;"	d
MATRIX_PRAS_M5PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	107;"	d
MATRIX_PRAS_M5PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	106;"	d
MATRIX_PRAS_M6PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	111;"	d
MATRIX_PRAS_M6PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	110;"	d
MATRIX_PRAS_M6PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	109;"	d
MATRIX_PRAS_M7PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	114;"	d
MATRIX_PRAS_M7PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	113;"	d
MATRIX_PRAS_M7PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	112;"	d
MATRIX_PRBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t MATRIX_PRBS; \/**< \\brief (MatrixPr Offset: 0x4) Priority Register B for Slave 0 *\/$/;"	m	struct:__anon196
MATRIX_PRBS_M10PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	124;"	d
MATRIX_PRBS_M10PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	123;"	d
MATRIX_PRBS_M10PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	122;"	d
MATRIX_PRBS_M11PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	127;"	d
MATRIX_PRBS_M11PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	126;"	d
MATRIX_PRBS_M11PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	125;"	d
MATRIX_PRBS_M8PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	118;"	d
MATRIX_PRBS_M8PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	117;"	d
MATRIX_PRBS_M8PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	116;"	d
MATRIX_PRBS_M9PR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	121;"	d
MATRIX_PRBS_M9PR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	120;"	d
MATRIX_PRBS_M9PR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	119;"	d
MATRIX_SCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t MATRIX_SCFG[9];             \/**< \\brief (Matrix Offset: 0x0040) Slave Configuration Register *\/$/;"	m	struct:__anon197
MATRIX_SCFG_DEFMSTR_TYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	83;"	d
MATRIX_SCFG_DEFMSTR_TYPE_FIXED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	86;"	d
MATRIX_SCFG_DEFMSTR_TYPE_LAST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	85;"	d
MATRIX_SCFG_DEFMSTR_TYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	82;"	d
MATRIX_SCFG_DEFMSTR_TYPE_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	84;"	d
MATRIX_SCFG_DEFMSTR_TYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	81;"	d
MATRIX_SCFG_FIXED_DEFMSTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	89;"	d
MATRIX_SCFG_FIXED_DEFMSTR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	88;"	d
MATRIX_SCFG_FIXED_DEFMSTR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	87;"	d
MATRIX_SCFG_SLOT_CYCLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	80;"	d
MATRIX_SCFG_SLOT_CYCLE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	79;"	d
MATRIX_SCFG_SLOT_CYCLE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	78;"	d
MATRIX_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __IO uint32_t MATRIX_WPMR;                \/**< \\brief (Matrix Offset: 0x01E4) Write Protection Mode Register *\/$/;"	m	struct:__anon197
MATRIX_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	161;"	d
MATRIX_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	164;"	d
MATRIX_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	163;"	d
MATRIX_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	165;"	d
MATRIX_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	162;"	d
MATRIX_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t MATRIX_WPSR;                \/**< \\brief (Matrix Offset: 0x01E8) Write Protection Status Register *\/$/;"	m	struct:__anon197
MATRIX_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	167;"	d
MATRIX_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	169;"	d
MATRIX_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	168;"	d
Matrix	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^} Matrix;$/;"	t	typeref:struct:__anon197
MatrixPr	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^} MatrixPr;$/;"	t	typeref:struct:__anon196
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t Reserved1[4];$/;"	m	struct:__anon197
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t Reserved2[7];$/;"	m	struct:__anon197
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t Reserved3[14];$/;"	m	struct:__anon197
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t Reserved4[3];$/;"	m	struct:__anon197
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t Reserved5[3];$/;"	m	struct:__anon197
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	/^  __I  uint32_t Reserved6[47];$/;"	m	struct:__anon197
_SAMV71_MATRIX_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_matrix.h	31;"	d
MCAN_BTP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_BTP;     \/**< \\brief (Mcan Offset: 0x1C) Bit Timing and Prescaler Register *\/$/;"	m	struct:__anon198
MCAN_BTP_BRP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	189;"	d
MCAN_BTP_BRP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	188;"	d
MCAN_BTP_BRP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	187;"	d
MCAN_BTP_SJW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	180;"	d
MCAN_BTP_SJW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	179;"	d
MCAN_BTP_SJW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	178;"	d
MCAN_BTP_TSEG1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	186;"	d
MCAN_BTP_TSEG1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	185;"	d
MCAN_BTP_TSEG1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	184;"	d
MCAN_BTP_TSEG2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	183;"	d
MCAN_BTP_TSEG2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	182;"	d
MCAN_BTP_TSEG2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	181;"	d
MCAN_CCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_CCCR;    \/**< \\brief (Mcan Offset: 0x18) CC Control Register *\/$/;"	m	struct:__anon198
MCAN_CCCR_ASM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	146;"	d
MCAN_CCCR_ASM_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	147;"	d
MCAN_CCCR_ASM_RESTRICTED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	148;"	d
MCAN_CCCR_CCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	143;"	d
MCAN_CCCR_CCE_CONFIGURABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	145;"	d
MCAN_CCCR_CCE_PROTECTED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	144;"	d
MCAN_CCCR_CME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	164;"	d
MCAN_CCCR_CME_FD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	166;"	d
MCAN_CCCR_CME_ISO11898_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	165;"	d
MCAN_CCCR_CME_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	163;"	d
MCAN_CCCR_CME_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	162;"	d
MCAN_CCCR_CMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	169;"	d
MCAN_CCCR_CMR_FD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	171;"	d
MCAN_CCCR_CMR_FD_BITRATE_SWITCH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	172;"	d
MCAN_CCCR_CMR_ISO11898_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	173;"	d
MCAN_CCCR_CMR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	168;"	d
MCAN_CCCR_CMR_NO_CHANGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	170;"	d
MCAN_CCCR_CMR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	167;"	d
MCAN_CCCR_CSA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	149;"	d
MCAN_CCCR_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	150;"	d
MCAN_CCCR_CSR_CLOCK_STOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	152;"	d
MCAN_CCCR_CSR_NO_CLOCK_STOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	151;"	d
MCAN_CCCR_DAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	156;"	d
MCAN_CCCR_DAR_AUTO_RETX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	157;"	d
MCAN_CCCR_DAR_NO_AUTO_RETX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	158;"	d
MCAN_CCCR_FDBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	175;"	d
MCAN_CCCR_FDO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	174;"	d
MCAN_CCCR_INIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	140;"	d
MCAN_CCCR_INIT_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	141;"	d
MCAN_CCCR_INIT_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	142;"	d
MCAN_CCCR_MON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	153;"	d
MCAN_CCCR_MON_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	154;"	d
MCAN_CCCR_MON_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	155;"	d
MCAN_CCCR_TEST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	159;"	d
MCAN_CCCR_TEST_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	160;"	d
MCAN_CCCR_TEST_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	161;"	d
MCAN_CCCR_TXP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	176;"	d
MCAN_CUST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_CUST;    \/**< \\brief (Mcan Offset: 0x08) Customer Register *\/$/;"	m	struct:__anon198
MCAN_CUST_CSV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	97;"	d
MCAN_CUST_CSV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	96;"	d
MCAN_CUST_CSV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	95;"	d
MCAN_ECR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_ECR;     \/**< \\brief (Mcan Offset: 0x40) Error Counter Register *\/$/;"	m	struct:__anon198
MCAN_ECR_CEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	229;"	d
MCAN_ECR_CEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	228;"	d
MCAN_ECR_REC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	226;"	d
MCAN_ECR_REC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	225;"	d
MCAN_ECR_RP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	227;"	d
MCAN_ECR_TEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	224;"	d
MCAN_ECR_TEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	223;"	d
MCAN_FBTP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_FBTP;    \/**< \\brief (Mcan Offset: 0x0C) Fast Bit Timing and Prescaler Register *\/$/;"	m	struct:__anon198
MCAN_FBTP_FBRP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	110;"	d
MCAN_FBTP_FBRP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	109;"	d
MCAN_FBTP_FBRP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	108;"	d
MCAN_FBTP_FSJW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	101;"	d
MCAN_FBTP_FSJW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	100;"	d
MCAN_FBTP_FSJW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	99;"	d
MCAN_FBTP_FTSEG1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	107;"	d
MCAN_FBTP_FTSEG1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	106;"	d
MCAN_FBTP_FTSEG1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	105;"	d
MCAN_FBTP_FTSEG2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	104;"	d
MCAN_FBTP_FTSEG2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	103;"	d
MCAN_FBTP_FTSEG2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	102;"	d
MCAN_FBTP_TDC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	111;"	d
MCAN_FBTP_TDCO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	116;"	d
MCAN_FBTP_TDCO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	115;"	d
MCAN_FBTP_TDCO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	114;"	d
MCAN_FBTP_TDC_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	112;"	d
MCAN_FBTP_TDC_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	113;"	d
MCAN_GFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_GFC;     \/**< \\brief (Mcan Offset: 0x80) Global Filter Configuration Register *\/$/;"	m	struct:__anon198
MCAN_GFC_ANFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	360;"	d
MCAN_GFC_ANFE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	359;"	d
MCAN_GFC_ANFE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	358;"	d
MCAN_GFC_ANFE_RX_FIFO_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	361;"	d
MCAN_GFC_ANFE_RX_FIFO_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	362;"	d
MCAN_GFC_ANFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	365;"	d
MCAN_GFC_ANFS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	364;"	d
MCAN_GFC_ANFS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	363;"	d
MCAN_GFC_ANFS_RX_FIFO_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	366;"	d
MCAN_GFC_ANFS_RX_FIFO_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	367;"	d
MCAN_GFC_RRFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	352;"	d
MCAN_GFC_RRFE_FILTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	353;"	d
MCAN_GFC_RRFE_REJECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	354;"	d
MCAN_GFC_RRFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	355;"	d
MCAN_GFC_RRFS_FILTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	356;"	d
MCAN_GFC_RRFS_REJECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	357;"	d
MCAN_HPMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_HPMS;    \/**< \\brief (Mcan Offset: 0x94) High Priority Message Status Register *\/$/;"	m	struct:__anon198
MCAN_HPMS_BIDX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	388;"	d
MCAN_HPMS_BIDX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	387;"	d
MCAN_HPMS_FIDX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	396;"	d
MCAN_HPMS_FIDX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	395;"	d
MCAN_HPMS_FLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	397;"	d
MCAN_HPMS_MSI_FIFO_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	393;"	d
MCAN_HPMS_MSI_FIFO_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	394;"	d
MCAN_HPMS_MSI_LOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	392;"	d
MCAN_HPMS_MSI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	390;"	d
MCAN_HPMS_MSI_NO_FIFO_SEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	391;"	d
MCAN_HPMS_MSI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	389;"	d
MCAN_IE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_IE;      \/**< \\brief (Mcan Offset: 0x54) Interrupt Enable Register *\/$/;"	m	struct:__anon198
MCAN_IE_ACKEE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	314;"	d
MCAN_IE_BEE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	313;"	d
MCAN_IE_BOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	310;"	d
MCAN_IE_CRCEE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	312;"	d
MCAN_IE_DRXE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	306;"	d
MCAN_IE_ELOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	307;"	d
MCAN_IE_EPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	308;"	d
MCAN_IE_EWE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	309;"	d
MCAN_IE_FOEE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	315;"	d
MCAN_IE_HPME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	295;"	d
MCAN_IE_MRAFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	304;"	d
MCAN_IE_RF0FE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	289;"	d
MCAN_IE_RF0LE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	290;"	d
MCAN_IE_RF0NE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	287;"	d
MCAN_IE_RF0WE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	288;"	d
MCAN_IE_RF1FE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	293;"	d
MCAN_IE_RF1LE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	294;"	d
MCAN_IE_RF1NE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	291;"	d
MCAN_IE_RF1WE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	292;"	d
MCAN_IE_STEE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	316;"	d
MCAN_IE_TCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	296;"	d
MCAN_IE_TCFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	297;"	d
MCAN_IE_TEFFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	301;"	d
MCAN_IE_TEFLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	302;"	d
MCAN_IE_TEFNE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	299;"	d
MCAN_IE_TEFWE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	300;"	d
MCAN_IE_TFEE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	298;"	d
MCAN_IE_TOOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	305;"	d
MCAN_IE_TSWE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	303;"	d
MCAN_IE_WDIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	311;"	d
MCAN_ILE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_ILE;     \/**< \\brief (Mcan Offset: 0x5C) Interrupt Line Enable Register *\/$/;"	m	struct:__anon198
MCAN_ILE_EINT0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	349;"	d
MCAN_ILE_EINT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	350;"	d
MCAN_ILS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_ILS;     \/**< \\brief (Mcan Offset: 0x58) Interrupt Line Select Register *\/$/;"	m	struct:__anon198
MCAN_ILS_ACKEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	345;"	d
MCAN_ILS_BEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	344;"	d
MCAN_ILS_BOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	341;"	d
MCAN_ILS_CRCEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	343;"	d
MCAN_ILS_DRXL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	337;"	d
MCAN_ILS_ELOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	338;"	d
MCAN_ILS_EPL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	339;"	d
MCAN_ILS_EWL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	340;"	d
MCAN_ILS_FOEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	346;"	d
MCAN_ILS_HPML	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	326;"	d
MCAN_ILS_MRAFL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	335;"	d
MCAN_ILS_RF0FL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	320;"	d
MCAN_ILS_RF0LL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	321;"	d
MCAN_ILS_RF0NL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	318;"	d
MCAN_ILS_RF0WL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	319;"	d
MCAN_ILS_RF1FL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	324;"	d
MCAN_ILS_RF1LL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	325;"	d
MCAN_ILS_RF1NL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	322;"	d
MCAN_ILS_RF1WL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	323;"	d
MCAN_ILS_STEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	347;"	d
MCAN_ILS_TCFL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	328;"	d
MCAN_ILS_TCL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	327;"	d
MCAN_ILS_TEFFL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	332;"	d
MCAN_ILS_TEFLL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	333;"	d
MCAN_ILS_TEFNL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	330;"	d
MCAN_ILS_TEFWL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	331;"	d
MCAN_ILS_TFEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	329;"	d
MCAN_ILS_TOOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	336;"	d
MCAN_ILS_TSWL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	334;"	d
MCAN_ILS_WDIL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	342;"	d
MCAN_IR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_IR;      \/**< \\brief (Mcan Offset: 0x50) Interrupt Register *\/$/;"	m	struct:__anon198
MCAN_IR_ACKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	283;"	d
MCAN_IR_BE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	282;"	d
MCAN_IR_BO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	279;"	d
MCAN_IR_CRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	281;"	d
MCAN_IR_DRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	275;"	d
MCAN_IR_ELO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	276;"	d
MCAN_IR_EP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	277;"	d
MCAN_IR_EW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	278;"	d
MCAN_IR_FOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	284;"	d
MCAN_IR_HPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	264;"	d
MCAN_IR_MRAF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	273;"	d
MCAN_IR_RF0F	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	258;"	d
MCAN_IR_RF0L	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	259;"	d
MCAN_IR_RF0N	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	256;"	d
MCAN_IR_RF0W	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	257;"	d
MCAN_IR_RF1F	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	262;"	d
MCAN_IR_RF1L	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	263;"	d
MCAN_IR_RF1N	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	260;"	d
MCAN_IR_RF1W	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	261;"	d
MCAN_IR_STE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	285;"	d
MCAN_IR_TC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	265;"	d
MCAN_IR_TCF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	266;"	d
MCAN_IR_TEFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	270;"	d
MCAN_IR_TEFL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	271;"	d
MCAN_IR_TEFN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	268;"	d
MCAN_IR_TEFW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	269;"	d
MCAN_IR_TFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	267;"	d
MCAN_IR_TOO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	274;"	d
MCAN_IR_TSW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	272;"	d
MCAN_IR_WDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	280;"	d
MCAN_NDAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_NDAT1;   \/**< \\brief (Mcan Offset: 0x98) New Data 1 Register *\/$/;"	m	struct:__anon198
MCAN_NDAT1_ND0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	399;"	d
MCAN_NDAT1_ND1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	400;"	d
MCAN_NDAT1_ND10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	409;"	d
MCAN_NDAT1_ND11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	410;"	d
MCAN_NDAT1_ND12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	411;"	d
MCAN_NDAT1_ND13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	412;"	d
MCAN_NDAT1_ND14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	413;"	d
MCAN_NDAT1_ND15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	414;"	d
MCAN_NDAT1_ND16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	415;"	d
MCAN_NDAT1_ND17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	416;"	d
MCAN_NDAT1_ND18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	417;"	d
MCAN_NDAT1_ND19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	418;"	d
MCAN_NDAT1_ND2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	401;"	d
MCAN_NDAT1_ND20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	419;"	d
MCAN_NDAT1_ND21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	420;"	d
MCAN_NDAT1_ND22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	421;"	d
MCAN_NDAT1_ND23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	422;"	d
MCAN_NDAT1_ND24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	423;"	d
MCAN_NDAT1_ND25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	424;"	d
MCAN_NDAT1_ND26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	425;"	d
MCAN_NDAT1_ND27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	426;"	d
MCAN_NDAT1_ND28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	427;"	d
MCAN_NDAT1_ND29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	428;"	d
MCAN_NDAT1_ND3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	402;"	d
MCAN_NDAT1_ND30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	429;"	d
MCAN_NDAT1_ND31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	430;"	d
MCAN_NDAT1_ND4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	403;"	d
MCAN_NDAT1_ND5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	404;"	d
MCAN_NDAT1_ND6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	405;"	d
MCAN_NDAT1_ND7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	406;"	d
MCAN_NDAT1_ND8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	407;"	d
MCAN_NDAT1_ND9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	408;"	d
MCAN_NDAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_NDAT2;   \/**< \\brief (Mcan Offset: 0x9C) New Data 2 Register *\/$/;"	m	struct:__anon198
MCAN_NDAT2_ND32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	432;"	d
MCAN_NDAT2_ND33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	433;"	d
MCAN_NDAT2_ND34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	434;"	d
MCAN_NDAT2_ND35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	435;"	d
MCAN_NDAT2_ND36	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	436;"	d
MCAN_NDAT2_ND37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	437;"	d
MCAN_NDAT2_ND38	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	438;"	d
MCAN_NDAT2_ND39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	439;"	d
MCAN_NDAT2_ND40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	440;"	d
MCAN_NDAT2_ND41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	441;"	d
MCAN_NDAT2_ND42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	442;"	d
MCAN_NDAT2_ND43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	443;"	d
MCAN_NDAT2_ND44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	444;"	d
MCAN_NDAT2_ND45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	445;"	d
MCAN_NDAT2_ND46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	446;"	d
MCAN_NDAT2_ND47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	447;"	d
MCAN_NDAT2_ND48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	448;"	d
MCAN_NDAT2_ND49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	449;"	d
MCAN_NDAT2_ND50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	450;"	d
MCAN_NDAT2_ND51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	451;"	d
MCAN_NDAT2_ND52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	452;"	d
MCAN_NDAT2_ND53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	453;"	d
MCAN_NDAT2_ND54	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	454;"	d
MCAN_NDAT2_ND55	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	455;"	d
MCAN_NDAT2_ND56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	456;"	d
MCAN_NDAT2_ND57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	457;"	d
MCAN_NDAT2_ND58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	458;"	d
MCAN_NDAT2_ND59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	459;"	d
MCAN_NDAT2_ND60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	460;"	d
MCAN_NDAT2_ND61	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	461;"	d
MCAN_NDAT2_ND62	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	462;"	d
MCAN_NDAT2_ND63	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	463;"	d
MCAN_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_PSR;     \/**< \\brief (Mcan Offset: 0x44) Protocol Status Register *\/$/;"	m	struct:__anon198
MCAN_PSR_ACT_IDLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	244;"	d
MCAN_PSR_ACT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	242;"	d
MCAN_PSR_ACT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	241;"	d
MCAN_PSR_ACT_RECEIVER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	245;"	d
MCAN_PSR_ACT_SYNCHRONIZING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	243;"	d
MCAN_PSR_ACT_TRANSMITTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	246;"	d
MCAN_PSR_BO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	249;"	d
MCAN_PSR_EP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	247;"	d
MCAN_PSR_EW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	248;"	d
MCAN_PSR_FLEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	251;"	d
MCAN_PSR_FLEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	250;"	d
MCAN_PSR_LEC_ACK_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	236;"	d
MCAN_PSR_LEC_BIT0_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	238;"	d
MCAN_PSR_LEC_BIT1_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	237;"	d
MCAN_PSR_LEC_CRC_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	239;"	d
MCAN_PSR_LEC_FORM_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	235;"	d
MCAN_PSR_LEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	232;"	d
MCAN_PSR_LEC_NO_CHANGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	240;"	d
MCAN_PSR_LEC_NO_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	233;"	d
MCAN_PSR_LEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	231;"	d
MCAN_PSR_LEC_STUFF_ERROR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	234;"	d
MCAN_PSR_RBRS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	253;"	d
MCAN_PSR_REDL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	254;"	d
MCAN_PSR_RESI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	252;"	d
MCAN_RWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RWD;     \/**< \\brief (Mcan Offset: 0x14) RAM Watchdog Register *\/$/;"	m	struct:__anon198
MCAN_RWD_WDC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	135;"	d
MCAN_RWD_WDC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	134;"	d
MCAN_RWD_WDC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	133;"	d
MCAN_RWD_WDV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	138;"	d
MCAN_RWD_WDV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	137;"	d
MCAN_RWD_WDV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	136;"	d
MCAN_RXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RXBC;    \/**< \\brief (Mcan Offset: 0xAC) Receive Rx Buffer Configuration Register *\/$/;"	m	struct:__anon198
MCAN_RXBC_RBSA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	491;"	d
MCAN_RXBC_RBSA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	490;"	d
MCAN_RXBC_RBSA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	489;"	d
MCAN_RXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RXESC;   \/**< \\brief (Mcan Offset: 0xBC) Receive Buffer \/ FIFO Element Size Configuration Register *\/$/;"	m	struct:__anon198
MCAN_RXESC_F0DS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	525;"	d
MCAN_RXESC_F0DS_12_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	527;"	d
MCAN_RXESC_F0DS_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	528;"	d
MCAN_RXESC_F0DS_20_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	529;"	d
MCAN_RXESC_F0DS_24_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	530;"	d
MCAN_RXESC_F0DS_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	531;"	d
MCAN_RXESC_F0DS_48_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	532;"	d
MCAN_RXESC_F0DS_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	533;"	d
MCAN_RXESC_F0DS_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	526;"	d
MCAN_RXESC_F0DS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	524;"	d
MCAN_RXESC_F0DS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	523;"	d
MCAN_RXESC_F1DS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	536;"	d
MCAN_RXESC_F1DS_12_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	538;"	d
MCAN_RXESC_F1DS_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	539;"	d
MCAN_RXESC_F1DS_20_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	540;"	d
MCAN_RXESC_F1DS_24_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	541;"	d
MCAN_RXESC_F1DS_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	542;"	d
MCAN_RXESC_F1DS_48_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	543;"	d
MCAN_RXESC_F1DS_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	544;"	d
MCAN_RXESC_F1DS_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	537;"	d
MCAN_RXESC_F1DS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	535;"	d
MCAN_RXESC_F1DS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	534;"	d
MCAN_RXESC_RBDS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	547;"	d
MCAN_RXESC_RBDS_12_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	549;"	d
MCAN_RXESC_RBDS_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	550;"	d
MCAN_RXESC_RBDS_20_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	551;"	d
MCAN_RXESC_RBDS_24_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	552;"	d
MCAN_RXESC_RBDS_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	553;"	d
MCAN_RXESC_RBDS_48_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	554;"	d
MCAN_RXESC_RBDS_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	555;"	d
MCAN_RXESC_RBDS_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	548;"	d
MCAN_RXESC_RBDS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	546;"	d
MCAN_RXESC_RBDS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	545;"	d
MCAN_RXF0A	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RXF0A;   \/**< \\brief (Mcan Offset: 0xA8) Receive FIFO 0 Acknowledge Register *\/$/;"	m	struct:__anon198
MCAN_RXF0A_F0AI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	487;"	d
MCAN_RXF0A_F0AI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	486;"	d
MCAN_RXF0A_F0AI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	485;"	d
MCAN_RXF0C	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RXF0C;   \/**< \\brief (Mcan Offset: 0xA0) Receive FIFO 0 Configuration Register *\/$/;"	m	struct:__anon198
MCAN_RXF0C_F0OM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	474;"	d
MCAN_RXF0C_F0S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	470;"	d
MCAN_RXF0C_F0SA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	467;"	d
MCAN_RXF0C_F0SA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	466;"	d
MCAN_RXF0C_F0SA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	465;"	d
MCAN_RXF0C_F0S_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	469;"	d
MCAN_RXF0C_F0S_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	468;"	d
MCAN_RXF0C_F0WM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	473;"	d
MCAN_RXF0C_F0WM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	472;"	d
MCAN_RXF0C_F0WM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	471;"	d
MCAN_RXF0S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_RXF0S;   \/**< \\brief (Mcan Offset: 0xA4) Receive FIFO 0 Status Register *\/$/;"	m	struct:__anon198
MCAN_RXF0S_F0F	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	482;"	d
MCAN_RXF0S_F0FL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	477;"	d
MCAN_RXF0S_F0FL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	476;"	d
MCAN_RXF0S_F0GI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	479;"	d
MCAN_RXF0S_F0GI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	478;"	d
MCAN_RXF0S_F0PI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	481;"	d
MCAN_RXF0S_F0PI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	480;"	d
MCAN_RXF0S_RF0L	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	483;"	d
MCAN_RXF1A	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RXF1A;   \/**< \\brief (Mcan Offset: 0xB8) Receive FIFO 1 Acknowledge Register *\/$/;"	m	struct:__anon198
MCAN_RXF1A_F1AI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	521;"	d
MCAN_RXF1A_F1AI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	520;"	d
MCAN_RXF1A_F1AI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	519;"	d
MCAN_RXF1C	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_RXF1C;   \/**< \\brief (Mcan Offset: 0xB0) Receive FIFO 1 Configuration Register *\/$/;"	m	struct:__anon198
MCAN_RXF1C_F1OM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	502;"	d
MCAN_RXF1C_F1S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	498;"	d
MCAN_RXF1C_F1SA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	495;"	d
MCAN_RXF1C_F1SA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	494;"	d
MCAN_RXF1C_F1SA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	493;"	d
MCAN_RXF1C_F1S_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	497;"	d
MCAN_RXF1C_F1S_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	496;"	d
MCAN_RXF1C_F1WM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	501;"	d
MCAN_RXF1C_F1WM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	500;"	d
MCAN_RXF1C_F1WM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	499;"	d
MCAN_RXF1S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_RXF1S;   \/**< \\brief (Mcan Offset: 0xB4) Receive FIFO 1 Status Register *\/$/;"	m	struct:__anon198
MCAN_RXF1S_DMS_IDLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	514;"	d
MCAN_RXF1S_DMS_MSG_A	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	515;"	d
MCAN_RXF1S_DMS_MSG_AB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	516;"	d
MCAN_RXF1S_DMS_MSG_ABC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	517;"	d
MCAN_RXF1S_DMS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	513;"	d
MCAN_RXF1S_DMS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	512;"	d
MCAN_RXF1S_F1F	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	510;"	d
MCAN_RXF1S_F1FL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	505;"	d
MCAN_RXF1S_F1FL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	504;"	d
MCAN_RXF1S_F1GI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	507;"	d
MCAN_RXF1S_F1GI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	506;"	d
MCAN_RXF1S_F1PI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	509;"	d
MCAN_RXF1S_F1PI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	508;"	d
MCAN_RXF1S_RF1L	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	511;"	d
MCAN_SIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_SIDFC;   \/**< \\brief (Mcan Offset: 0x84) Standard ID Filter Configuration Register *\/$/;"	m	struct:__anon198
MCAN_SIDFC_FLSSA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	371;"	d
MCAN_SIDFC_FLSSA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	370;"	d
MCAN_SIDFC_FLSSA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	369;"	d
MCAN_SIDFC_LSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	374;"	d
MCAN_SIDFC_LSS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	373;"	d
MCAN_SIDFC_LSS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	372;"	d
MCAN_TEST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TEST;    \/**< \\brief (Mcan Offset: 0x10) Test Register *\/$/;"	m	struct:__anon198
MCAN_TEST_LBCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	118;"	d
MCAN_TEST_LBCK_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	119;"	d
MCAN_TEST_LBCK_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	120;"	d
MCAN_TEST_RX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	128;"	d
MCAN_TEST_TDCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	131;"	d
MCAN_TEST_TDCV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	130;"	d
MCAN_TEST_TDCV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	129;"	d
MCAN_TEST_TX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	123;"	d
MCAN_TEST_TX_DOMINANT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	126;"	d
MCAN_TEST_TX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	122;"	d
MCAN_TEST_TX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	121;"	d
MCAN_TEST_TX_RECESSIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	127;"	d
MCAN_TEST_TX_RESET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	124;"	d
MCAN_TEST_TX_SAMPLE_POINT_MONITORING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	125;"	d
MCAN_TOCC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TOCC;    \/**< \\brief (Mcan Offset: 0x28) Timeout Counter Configuration Register *\/$/;"	m	struct:__anon198
MCAN_TOCC_ETOC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	205;"	d
MCAN_TOCC_ETOC_NO_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	206;"	d
MCAN_TOCC_ETOC_TOS_CONTROLLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	207;"	d
MCAN_TOCC_TOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	217;"	d
MCAN_TOCC_TOP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	216;"	d
MCAN_TOCC_TOP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	215;"	d
MCAN_TOCC_TOS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	210;"	d
MCAN_TOCC_TOS_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	211;"	d
MCAN_TOCC_TOS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	209;"	d
MCAN_TOCC_TOS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	208;"	d
MCAN_TOCC_TOS_RX0_EV_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	213;"	d
MCAN_TOCC_TOS_RX1_EV_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	214;"	d
MCAN_TOCC_TOS_TX_EV_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	212;"	d
MCAN_TOCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TOCV;    \/**< \\brief (Mcan Offset: 0x2C) Timeout Counter Value Register *\/$/;"	m	struct:__anon198
MCAN_TOCV_TOC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	221;"	d
MCAN_TOCV_TOC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	220;"	d
MCAN_TOCV_TOC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	219;"	d
MCAN_TSCC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TSCC;    \/**< \\brief (Mcan Offset: 0x20) Timestamp Counter Configuration Register *\/$/;"	m	struct:__anon198
MCAN_TSCC_TCP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	199;"	d
MCAN_TSCC_TCP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	198;"	d
MCAN_TSCC_TCP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	197;"	d
MCAN_TSCC_TSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	193;"	d
MCAN_TSCC_TSS_ALWAYS_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	194;"	d
MCAN_TSCC_TSS_EXT_TIMESTAMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	196;"	d
MCAN_TSCC_TSS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	192;"	d
MCAN_TSCC_TSS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	191;"	d
MCAN_TSCC_TSS_TCP_INC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	195;"	d
MCAN_TSCV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TSCV;    \/**< \\brief (Mcan Offset: 0x24) Timestamp Counter Value Register *\/$/;"	m	struct:__anon198
MCAN_TSCV_TSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	203;"	d
MCAN_TSCV_TSC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	202;"	d
MCAN_TSCV_TSC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	201;"	d
MCAN_TXBAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXBAR;   \/**< \\brief (Mcan Offset: 0xD0) Transmit Buffer Add Request Register *\/$/;"	m	struct:__anon198
MCAN_TXBAR_AR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	621;"	d
MCAN_TXBAR_AR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	622;"	d
MCAN_TXBAR_AR10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	631;"	d
MCAN_TXBAR_AR11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	632;"	d
MCAN_TXBAR_AR12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	633;"	d
MCAN_TXBAR_AR13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	634;"	d
MCAN_TXBAR_AR14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	635;"	d
MCAN_TXBAR_AR15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	636;"	d
MCAN_TXBAR_AR16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	637;"	d
MCAN_TXBAR_AR17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	638;"	d
MCAN_TXBAR_AR18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	639;"	d
MCAN_TXBAR_AR19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	640;"	d
MCAN_TXBAR_AR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	623;"	d
MCAN_TXBAR_AR20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	641;"	d
MCAN_TXBAR_AR21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	642;"	d
MCAN_TXBAR_AR22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	643;"	d
MCAN_TXBAR_AR23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	644;"	d
MCAN_TXBAR_AR24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	645;"	d
MCAN_TXBAR_AR25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	646;"	d
MCAN_TXBAR_AR26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	647;"	d
MCAN_TXBAR_AR27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	648;"	d
MCAN_TXBAR_AR28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	649;"	d
MCAN_TXBAR_AR29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	650;"	d
MCAN_TXBAR_AR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	624;"	d
MCAN_TXBAR_AR30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	651;"	d
MCAN_TXBAR_AR31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	652;"	d
MCAN_TXBAR_AR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	625;"	d
MCAN_TXBAR_AR5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	626;"	d
MCAN_TXBAR_AR6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	627;"	d
MCAN_TXBAR_AR7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	628;"	d
MCAN_TXBAR_AR8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	629;"	d
MCAN_TXBAR_AR9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	630;"	d
MCAN_TXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXBC;    \/**< \\brief (Mcan Offset: 0xC0) Transmit Buffer Configuration Register *\/$/;"	m	struct:__anon198
MCAN_TXBCF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_TXBCF;   \/**< \\brief (Mcan Offset: 0xDC) Transmit Buffer Cancellation Finished Register *\/$/;"	m	struct:__anon198
MCAN_TXBCF_CF0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	720;"	d
MCAN_TXBCF_CF1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	721;"	d
MCAN_TXBCF_CF10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	730;"	d
MCAN_TXBCF_CF11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	731;"	d
MCAN_TXBCF_CF12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	732;"	d
MCAN_TXBCF_CF13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	733;"	d
MCAN_TXBCF_CF14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	734;"	d
MCAN_TXBCF_CF15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	735;"	d
MCAN_TXBCF_CF16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	736;"	d
MCAN_TXBCF_CF17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	737;"	d
MCAN_TXBCF_CF18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	738;"	d
MCAN_TXBCF_CF19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	739;"	d
MCAN_TXBCF_CF2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	722;"	d
MCAN_TXBCF_CF20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	740;"	d
MCAN_TXBCF_CF21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	741;"	d
MCAN_TXBCF_CF22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	742;"	d
MCAN_TXBCF_CF23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	743;"	d
MCAN_TXBCF_CF24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	744;"	d
MCAN_TXBCF_CF25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	745;"	d
MCAN_TXBCF_CF26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	746;"	d
MCAN_TXBCF_CF27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	747;"	d
MCAN_TXBCF_CF28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	748;"	d
MCAN_TXBCF_CF29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	749;"	d
MCAN_TXBCF_CF3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	723;"	d
MCAN_TXBCF_CF30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	750;"	d
MCAN_TXBCF_CF31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	751;"	d
MCAN_TXBCF_CF4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	724;"	d
MCAN_TXBCF_CF5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	725;"	d
MCAN_TXBCF_CF6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	726;"	d
MCAN_TXBCF_CF7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	727;"	d
MCAN_TXBCF_CF8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	728;"	d
MCAN_TXBCF_CF9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	729;"	d
MCAN_TXBCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXBCIE;  \/**< \\brief (Mcan Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register *\/$/;"	m	struct:__anon198
MCAN_TXBCIE_CFIE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	786;"	d
MCAN_TXBCIE_CFIE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	787;"	d
MCAN_TXBCIE_CFIE10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	796;"	d
MCAN_TXBCIE_CFIE11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	797;"	d
MCAN_TXBCIE_CFIE12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	798;"	d
MCAN_TXBCIE_CFIE13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	799;"	d
MCAN_TXBCIE_CFIE14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	800;"	d
MCAN_TXBCIE_CFIE15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	801;"	d
MCAN_TXBCIE_CFIE16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	802;"	d
MCAN_TXBCIE_CFIE17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	803;"	d
MCAN_TXBCIE_CFIE18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	804;"	d
MCAN_TXBCIE_CFIE19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	805;"	d
MCAN_TXBCIE_CFIE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	788;"	d
MCAN_TXBCIE_CFIE20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	806;"	d
MCAN_TXBCIE_CFIE21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	807;"	d
MCAN_TXBCIE_CFIE22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	808;"	d
MCAN_TXBCIE_CFIE23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	809;"	d
MCAN_TXBCIE_CFIE24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	810;"	d
MCAN_TXBCIE_CFIE25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	811;"	d
MCAN_TXBCIE_CFIE26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	812;"	d
MCAN_TXBCIE_CFIE27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	813;"	d
MCAN_TXBCIE_CFIE28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	814;"	d
MCAN_TXBCIE_CFIE29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	815;"	d
MCAN_TXBCIE_CFIE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	789;"	d
MCAN_TXBCIE_CFIE30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	816;"	d
MCAN_TXBCIE_CFIE31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	817;"	d
MCAN_TXBCIE_CFIE4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	790;"	d
MCAN_TXBCIE_CFIE5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	791;"	d
MCAN_TXBCIE_CFIE6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	792;"	d
MCAN_TXBCIE_CFIE7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	793;"	d
MCAN_TXBCIE_CFIE8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	794;"	d
MCAN_TXBCIE_CFIE9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	795;"	d
MCAN_TXBCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXBCR;   \/**< \\brief (Mcan Offset: 0xD4) Transmit Buffer Cancellation Request Register *\/$/;"	m	struct:__anon198
MCAN_TXBCR_CR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	654;"	d
MCAN_TXBCR_CR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	655;"	d
MCAN_TXBCR_CR10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	664;"	d
MCAN_TXBCR_CR11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	665;"	d
MCAN_TXBCR_CR12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	666;"	d
MCAN_TXBCR_CR13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	667;"	d
MCAN_TXBCR_CR14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	668;"	d
MCAN_TXBCR_CR15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	669;"	d
MCAN_TXBCR_CR16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	670;"	d
MCAN_TXBCR_CR17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	671;"	d
MCAN_TXBCR_CR18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	672;"	d
MCAN_TXBCR_CR19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	673;"	d
MCAN_TXBCR_CR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	656;"	d
MCAN_TXBCR_CR20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	674;"	d
MCAN_TXBCR_CR21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	675;"	d
MCAN_TXBCR_CR22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	676;"	d
MCAN_TXBCR_CR23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	677;"	d
MCAN_TXBCR_CR24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	678;"	d
MCAN_TXBCR_CR25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	679;"	d
MCAN_TXBCR_CR26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	680;"	d
MCAN_TXBCR_CR27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	681;"	d
MCAN_TXBCR_CR28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	682;"	d
MCAN_TXBCR_CR29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	683;"	d
MCAN_TXBCR_CR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	657;"	d
MCAN_TXBCR_CR30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	684;"	d
MCAN_TXBCR_CR31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	685;"	d
MCAN_TXBCR_CR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	658;"	d
MCAN_TXBCR_CR5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	659;"	d
MCAN_TXBCR_CR6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	660;"	d
MCAN_TXBCR_CR7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	661;"	d
MCAN_TXBCR_CR8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	662;"	d
MCAN_TXBCR_CR9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	663;"	d
MCAN_TXBC_NDTB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	562;"	d
MCAN_TXBC_NDTB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	561;"	d
MCAN_TXBC_NDTB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	560;"	d
MCAN_TXBC_TBSA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	559;"	d
MCAN_TXBC_TBSA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	558;"	d
MCAN_TXBC_TBSA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	557;"	d
MCAN_TXBC_TFQM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	566;"	d
MCAN_TXBC_TFQS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	565;"	d
MCAN_TXBC_TFQS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	564;"	d
MCAN_TXBC_TFQS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	563;"	d
MCAN_TXBRP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_TXBRP;   \/**< \\brief (Mcan Offset: 0xCC) Transmit Buffer Request Pending Register *\/$/;"	m	struct:__anon198
MCAN_TXBRP_TRP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	588;"	d
MCAN_TXBRP_TRP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	589;"	d
MCAN_TXBRP_TRP10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	598;"	d
MCAN_TXBRP_TRP11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	599;"	d
MCAN_TXBRP_TRP12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	600;"	d
MCAN_TXBRP_TRP13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	601;"	d
MCAN_TXBRP_TRP14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	602;"	d
MCAN_TXBRP_TRP15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	603;"	d
MCAN_TXBRP_TRP16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	604;"	d
MCAN_TXBRP_TRP17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	605;"	d
MCAN_TXBRP_TRP18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	606;"	d
MCAN_TXBRP_TRP19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	607;"	d
MCAN_TXBRP_TRP2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	590;"	d
MCAN_TXBRP_TRP20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	608;"	d
MCAN_TXBRP_TRP21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	609;"	d
MCAN_TXBRP_TRP22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	610;"	d
MCAN_TXBRP_TRP23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	611;"	d
MCAN_TXBRP_TRP24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	612;"	d
MCAN_TXBRP_TRP25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	613;"	d
MCAN_TXBRP_TRP26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	614;"	d
MCAN_TXBRP_TRP27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	615;"	d
MCAN_TXBRP_TRP28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	616;"	d
MCAN_TXBRP_TRP29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	617;"	d
MCAN_TXBRP_TRP3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	591;"	d
MCAN_TXBRP_TRP30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	618;"	d
MCAN_TXBRP_TRP31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	619;"	d
MCAN_TXBRP_TRP4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	592;"	d
MCAN_TXBRP_TRP5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	593;"	d
MCAN_TXBRP_TRP6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	594;"	d
MCAN_TXBRP_TRP7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	595;"	d
MCAN_TXBRP_TRP8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	596;"	d
MCAN_TXBRP_TRP9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	597;"	d
MCAN_TXBTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXBTIE;  \/**< \\brief (Mcan Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register *\/$/;"	m	struct:__anon198
MCAN_TXBTIE_TIE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	753;"	d
MCAN_TXBTIE_TIE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	754;"	d
MCAN_TXBTIE_TIE10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	763;"	d
MCAN_TXBTIE_TIE11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	764;"	d
MCAN_TXBTIE_TIE12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	765;"	d
MCAN_TXBTIE_TIE13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	766;"	d
MCAN_TXBTIE_TIE14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	767;"	d
MCAN_TXBTIE_TIE15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	768;"	d
MCAN_TXBTIE_TIE16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	769;"	d
MCAN_TXBTIE_TIE17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	770;"	d
MCAN_TXBTIE_TIE18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	771;"	d
MCAN_TXBTIE_TIE19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	772;"	d
MCAN_TXBTIE_TIE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	755;"	d
MCAN_TXBTIE_TIE20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	773;"	d
MCAN_TXBTIE_TIE21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	774;"	d
MCAN_TXBTIE_TIE22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	775;"	d
MCAN_TXBTIE_TIE23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	776;"	d
MCAN_TXBTIE_TIE24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	777;"	d
MCAN_TXBTIE_TIE25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	778;"	d
MCAN_TXBTIE_TIE26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	779;"	d
MCAN_TXBTIE_TIE27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	780;"	d
MCAN_TXBTIE_TIE28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	781;"	d
MCAN_TXBTIE_TIE29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	782;"	d
MCAN_TXBTIE_TIE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	756;"	d
MCAN_TXBTIE_TIE30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	783;"	d
MCAN_TXBTIE_TIE31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	784;"	d
MCAN_TXBTIE_TIE4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	757;"	d
MCAN_TXBTIE_TIE5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	758;"	d
MCAN_TXBTIE_TIE6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	759;"	d
MCAN_TXBTIE_TIE7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	760;"	d
MCAN_TXBTIE_TIE8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	761;"	d
MCAN_TXBTIE_TIE9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	762;"	d
MCAN_TXBTO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_TXBTO;   \/**< \\brief (Mcan Offset: 0xD8) Transmit Buffer Transmission Occurred Register *\/$/;"	m	struct:__anon198
MCAN_TXBTO_TO0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	687;"	d
MCAN_TXBTO_TO1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	688;"	d
MCAN_TXBTO_TO10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	697;"	d
MCAN_TXBTO_TO11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	698;"	d
MCAN_TXBTO_TO12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	699;"	d
MCAN_TXBTO_TO13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	700;"	d
MCAN_TXBTO_TO14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	701;"	d
MCAN_TXBTO_TO15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	702;"	d
MCAN_TXBTO_TO16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	703;"	d
MCAN_TXBTO_TO17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	704;"	d
MCAN_TXBTO_TO18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	705;"	d
MCAN_TXBTO_TO19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	706;"	d
MCAN_TXBTO_TO2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	689;"	d
MCAN_TXBTO_TO20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	707;"	d
MCAN_TXBTO_TO21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	708;"	d
MCAN_TXBTO_TO22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	709;"	d
MCAN_TXBTO_TO23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	710;"	d
MCAN_TXBTO_TO24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	711;"	d
MCAN_TXBTO_TO25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	712;"	d
MCAN_TXBTO_TO26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	713;"	d
MCAN_TXBTO_TO27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	714;"	d
MCAN_TXBTO_TO28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	715;"	d
MCAN_TXBTO_TO29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	716;"	d
MCAN_TXBTO_TO3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	690;"	d
MCAN_TXBTO_TO30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	717;"	d
MCAN_TXBTO_TO31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	718;"	d
MCAN_TXBTO_TO4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	691;"	d
MCAN_TXBTO_TO5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	692;"	d
MCAN_TXBTO_TO6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	693;"	d
MCAN_TXBTO_TO7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	694;"	d
MCAN_TXBTO_TO8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	695;"	d
MCAN_TXBTO_TO9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	696;"	d
MCAN_TXEFA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXEFA;   \/**< \\brief (Mcan Offset: 0xF8) Transmit Event FIFO Acknowledge Register *\/$/;"	m	struct:__anon198
MCAN_TXEFA_EFAI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	840;"	d
MCAN_TXEFA_EFAI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	839;"	d
MCAN_TXEFA_EFAI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	838;"	d
MCAN_TXEFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXEFC;   \/**< \\brief (Mcan Offset: 0xF0) Transmit Event FIFO Configuration Register *\/$/;"	m	struct:__anon198
MCAN_TXEFC_EFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	824;"	d
MCAN_TXEFC_EFSA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	821;"	d
MCAN_TXEFC_EFSA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	820;"	d
MCAN_TXEFC_EFSA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	819;"	d
MCAN_TXEFC_EFS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	823;"	d
MCAN_TXEFC_EFS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	822;"	d
MCAN_TXEFC_EFWM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	827;"	d
MCAN_TXEFC_EFWM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	826;"	d
MCAN_TXEFC_EFWM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	825;"	d
MCAN_TXEFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_TXEFS;   \/**< \\brief (Mcan Offset: 0xF4) Transmit Event FIFO Status Register *\/$/;"	m	struct:__anon198
MCAN_TXEFS_EFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	835;"	d
MCAN_TXEFS_EFFL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	830;"	d
MCAN_TXEFS_EFFL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	829;"	d
MCAN_TXEFS_EFGI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	832;"	d
MCAN_TXEFS_EFGI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	831;"	d
MCAN_TXEFS_EFPI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	834;"	d
MCAN_TXEFS_EFPI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	833;"	d
MCAN_TXEFS_TEFL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	836;"	d
MCAN_TXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_TXESC;   \/**< \\brief (Mcan Offset: 0xC8) Transmit Buffer Element Size Configuration Register *\/$/;"	m	struct:__anon198
MCAN_TXESC_TBDS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	578;"	d
MCAN_TXESC_TBDS_12_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	580;"	d
MCAN_TXESC_TBDS_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	581;"	d
MCAN_TXESC_TBDS_20_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	582;"	d
MCAN_TXESC_TBDS_24_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	583;"	d
MCAN_TXESC_TBDS_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	584;"	d
MCAN_TXESC_TBDS_48_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	585;"	d
MCAN_TXESC_TBDS_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	586;"	d
MCAN_TXESC_TBDS_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	579;"	d
MCAN_TXESC_TBDS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	577;"	d
MCAN_TXESC_TBDS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	576;"	d
MCAN_TXFQS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t MCAN_TXFQS;   \/**< \\brief (Mcan Offset: 0xC4) Transmit FIFO\/Queue Status Register *\/$/;"	m	struct:__anon198
MCAN_TXFQS_TFFL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	569;"	d
MCAN_TXFQS_TFFL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	568;"	d
MCAN_TXFQS_TFGI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	571;"	d
MCAN_TXFQS_TFGI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	570;"	d
MCAN_TXFQS_TFQF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	574;"	d
MCAN_TXFQS_TFQPI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	573;"	d
MCAN_TXFQS_TFQPI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	572;"	d
MCAN_XIDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_XIDAM;   \/**< \\brief (Mcan Offset: 0x90) Extended ID AND Mask Register *\/$/;"	m	struct:__anon198
MCAN_XIDAM_EIDM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	385;"	d
MCAN_XIDAM_EIDM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	384;"	d
MCAN_XIDAM_EIDM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	383;"	d
MCAN_XIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __IO uint32_t MCAN_XIDFC;   \/**< \\brief (Mcan Offset: 0x88) Extended ID Filter Configuration Register *\/$/;"	m	struct:__anon198
MCAN_XIDFC_FLESA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	378;"	d
MCAN_XIDFC_FLESA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	377;"	d
MCAN_XIDFC_FLESA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	376;"	d
MCAN_XIDFC_LSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	381;"	d
MCAN_XIDFC_LSE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	380;"	d
MCAN_XIDFC_LSE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	379;"	d
Mcan	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^} Mcan;$/;"	t	typeref:struct:__anon198
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t Reserved1[2];$/;"	m	struct:__anon198
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t Reserved2[4];$/;"	m	struct:__anon198
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t Reserved3[2];$/;"	m	struct:__anon198
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t Reserved4[8];$/;"	m	struct:__anon198
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t Reserved5[1];$/;"	m	struct:__anon198
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	/^  __I  uint32_t Reserved6[2];$/;"	m	struct:__anon198
_SAMV71_MCAN_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mcan.h	31;"	d
MLB_ACMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_ACMR[2];     \/**< \\brief (Mlb Offset: 0x3D8) AHB Channel Mask 0 Register *\/$/;"	m	struct:__anon199
MLB_ACMR_CHM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	187;"	d
MLB_ACMR_CHM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	186;"	d
MLB_ACMR_CHM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	185;"	d
MLB_ACSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_ACSR[2];     \/**< \\brief (Mlb Offset: 0x3D0) AHB Channel Status 0 Register *\/$/;"	m	struct:__anon199
MLB_ACSR_CHS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	183;"	d
MLB_ACSR_CHS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	182;"	d
MLB_ACSR_CHS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	181;"	d
MLB_ACTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_ACTL;        \/**< \\brief (Mlb Offset: 0x3C0) AHB Control Register *\/$/;"	m	struct:__anon199
MLB_ACTL_DMA_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	176;"	d
MLB_ACTL_MPB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	177;"	d
MLB_ACTL_MPB_MULTIPLE_PACKET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	179;"	d
MLB_ACTL_MPB_SINGLE_PACKET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	178;"	d
MLB_ACTL_SCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	174;"	d
MLB_ACTL_SMX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	175;"	d
MLB_HCBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t MLB_HCBR[2];     \/**< \\brief (Mlb Offset: 0x098) HBI Channel Busy 0 Register *\/$/;"	m	struct:__anon199
MLB_HCBR_CHB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	154;"	d
MLB_HCBR_CHB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	153;"	d
MLB_HCER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t MLB_HCER[2];     \/**< \\brief (Mlb Offset: 0x090) HBI Channel Error 0 Register *\/$/;"	m	struct:__anon199
MLB_HCER_CERR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	151;"	d
MLB_HCER_CERR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	150;"	d
MLB_HCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_HCMR[2];     \/**< \\brief (Mlb Offset: 0x088) HBI Channel Mask 0 Register *\/$/;"	m	struct:__anon199
MLB_HCMR_CHM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	148;"	d
MLB_HCMR_CHM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	147;"	d
MLB_HCMR_CHM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	146;"	d
MLB_HCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_HCTL;        \/**< \\brief (Mlb Offset: 0x080) HBI Control Register *\/$/;"	m	struct:__anon199
MLB_HCTL_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	144;"	d
MLB_HCTL_RST0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	142;"	d
MLB_HCTL_RST1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	143;"	d
MLB_MADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MADR;        \/**< \\brief (Mlb Offset: 0x0E4) MIF Address Register *\/$/;"	m	struct:__anon199
MLB_MADR_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	168;"	d
MLB_MADR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	167;"	d
MLB_MADR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	166;"	d
MLB_MADR_TB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	169;"	d
MLB_MADR_TB_CTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	170;"	d
MLB_MADR_TB_DBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	171;"	d
MLB_MADR_WNR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	172;"	d
MLB_MCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MCTL;        \/**< \\brief (Mlb Offset: 0x0E0) MIF Control Register *\/$/;"	m	struct:__anon199
MLB_MCTL_XCMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	164;"	d
MLB_MDAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MDAT[4];     \/**< \\brief (Mlb Offset: 0x0C0) MIF Data 0 Register *\/$/;"	m	struct:__anon199
MLB_MDAT_DATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	158;"	d
MLB_MDAT_DATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	157;"	d
MLB_MDAT_DATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	156;"	d
MLB_MDWE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MDWE[4];     \/**< \\brief (Mlb Offset: 0x0D0) MIF Data Write Enable 0 Register *\/$/;"	m	struct:__anon199
MLB_MDWE_MASK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	162;"	d
MLB_MDWE_MASK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	161;"	d
MLB_MDWE_MASK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	160;"	d
MLB_MIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MIEN;        \/**< \\brief (Mlb Offset: 0x02C) MediaLB Interrupt Enable Register *\/$/;"	m	struct:__anon199
MLB_MIEN_ARX_BREAK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	125;"	d
MLB_MIEN_ARX_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	123;"	d
MLB_MIEN_ARX_PE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	124;"	d
MLB_MIEN_ATX_BREAK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	128;"	d
MLB_MIEN_ATX_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	126;"	d
MLB_MIEN_ATX_PE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	127;"	d
MLB_MIEN_CRX_BREAK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	131;"	d
MLB_MIEN_CRX_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	129;"	d
MLB_MIEN_CRX_PE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	130;"	d
MLB_MIEN_CTX_BREAK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	134;"	d
MLB_MIEN_CTX_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	132;"	d
MLB_MIEN_CTX_PE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	133;"	d
MLB_MIEN_ISOC_BUFO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	121;"	d
MLB_MIEN_ISOC_PE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	120;"	d
MLB_MIEN_SYNC_PE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	122;"	d
MLB_MLBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MLBC0;       \/**< \\brief (Mlb Offset: 0x000) MediaLB Control 0 Register *\/$/;"	m	struct:__anon199
MLB_MLBC0_ASYRETRY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	83;"	d
MLB_MLBC0_CTLRETRY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	84;"	d
MLB_MLBC0_FCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	87;"	d
MLB_MLBC0_FCNT_16_FRAMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	92;"	d
MLB_MLBC0_FCNT_1_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	88;"	d
MLB_MLBC0_FCNT_2_FRAMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	89;"	d
MLB_MLBC0_FCNT_32_FRAMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	93;"	d
MLB_MLBC0_FCNT_4_FRAMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	90;"	d
MLB_MLBC0_FCNT_64_FRAMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	94;"	d
MLB_MLBC0_FCNT_8_FRAMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	91;"	d
MLB_MLBC0_FCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	86;"	d
MLB_MLBC0_FCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	85;"	d
MLB_MLBC0_MLBCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	77;"	d
MLB_MLBC0_MLBCLK_1024_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	80;"	d
MLB_MLBC0_MLBCLK_256_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	78;"	d
MLB_MLBC0_MLBCLK_512_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	79;"	d
MLB_MLBC0_MLBCLK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	76;"	d
MLB_MLBC0_MLBCLK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	75;"	d
MLB_MLBC0_MLBEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	74;"	d
MLB_MLBC0_MLBLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	82;"	d
MLB_MLBC0_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	81;"	d
MLB_MLBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MLBC1;       \/**< \\brief (Mlb Offset: 0x03C) MediaLB Control 1 Register *\/$/;"	m	struct:__anon199
MLB_MLBC1_CLKM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	137;"	d
MLB_MLBC1_LOCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	136;"	d
MLB_MLBC1_NDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	140;"	d
MLB_MLBC1_NDA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	139;"	d
MLB_MLBC1_NDA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	138;"	d
MLB_MS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MS0;         \/**< \\brief (Mlb Offset: 0x00C) MediaLB Channel Status 0 Register *\/$/;"	m	struct:__anon199
MLB_MS0_MCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	98;"	d
MLB_MS0_MCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	97;"	d
MLB_MS0_MCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	96;"	d
MLB_MS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MS1;         \/**< \\brief (Mlb Offset: 0x014) MediaLB Channel Status1 Register *\/$/;"	m	struct:__anon199
MLB_MS1_MCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	102;"	d
MLB_MS1_MCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	101;"	d
MLB_MS1_MCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	100;"	d
MLB_MSD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t MLB_MSD;         \/**< \\brief (Mlb Offset: 0x024) MediaLB System Data Register *\/$/;"	m	struct:__anon199
MLB_MSD_SD0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	112;"	d
MLB_MSD_SD0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	111;"	d
MLB_MSD_SD1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	114;"	d
MLB_MSD_SD1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	113;"	d
MLB_MSD_SD2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	116;"	d
MLB_MSD_SD2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	115;"	d
MLB_MSD_SD3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	118;"	d
MLB_MSD_SD3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	117;"	d
MLB_MSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __IO uint32_t MLB_MSS;         \/**< \\brief (Mlb Offset: 0x020) MediaLB System Status Register *\/$/;"	m	struct:__anon199
MLB_MSS_CSSYSCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	107;"	d
MLB_MSS_LKSYSCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	105;"	d
MLB_MSS_RSTSYSCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	104;"	d
MLB_MSS_SERVREQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	109;"	d
MLB_MSS_SWSYSCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	108;"	d
MLB_MSS_ULKSYSCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	106;"	d
Mlb	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^} Mlb;$/;"	t	typeref:struct:__anon199
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved1[2];$/;"	m	struct:__anon199
Reserved10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved10[182];$/;"	m	struct:__anon199
Reserved11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved11[3];$/;"	m	struct:__anon199
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved2[1];$/;"	m	struct:__anon199
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved3[2];$/;"	m	struct:__anon199
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved4[1];$/;"	m	struct:__anon199
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved5[3];$/;"	m	struct:__anon199
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved6[1];$/;"	m	struct:__anon199
Reserved7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved7[15];$/;"	m	struct:__anon199
Reserved8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved8[1];$/;"	m	struct:__anon199
Reserved9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	/^  __I  uint32_t Reserved9[8];$/;"	m	struct:__anon199
_SAMV71_MLB_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_mlb.h	31;"	d
PIO_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_ABCDSR[2]; \/**< \\brief (Pio Offset: 0x0070) Peripheral Select Register *\/$/;"	m	struct:__anon200
PIO_ABCDSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	883;"	d
PIO_ABCDSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	884;"	d
PIO_ABCDSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	893;"	d
PIO_ABCDSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	894;"	d
PIO_ABCDSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	895;"	d
PIO_ABCDSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	896;"	d
PIO_ABCDSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	897;"	d
PIO_ABCDSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	898;"	d
PIO_ABCDSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	899;"	d
PIO_ABCDSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	900;"	d
PIO_ABCDSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	901;"	d
PIO_ABCDSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	902;"	d
PIO_ABCDSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	885;"	d
PIO_ABCDSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	903;"	d
PIO_ABCDSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	904;"	d
PIO_ABCDSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	905;"	d
PIO_ABCDSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	906;"	d
PIO_ABCDSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	907;"	d
PIO_ABCDSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	908;"	d
PIO_ABCDSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	909;"	d
PIO_ABCDSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	910;"	d
PIO_ABCDSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	911;"	d
PIO_ABCDSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	912;"	d
PIO_ABCDSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	886;"	d
PIO_ABCDSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	913;"	d
PIO_ABCDSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	914;"	d
PIO_ABCDSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	887;"	d
PIO_ABCDSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	888;"	d
PIO_ABCDSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	889;"	d
PIO_ABCDSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	890;"	d
PIO_ABCDSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	891;"	d
PIO_ABCDSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	892;"	d
PIO_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_AIMDR;     \/**< \\brief (Pio Offset: 0x00B4) Additional Interrupt Modes Disable Register *\/$/;"	m	struct:__anon200
PIO_AIMDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1250;"	d
PIO_AIMDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1251;"	d
PIO_AIMDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1260;"	d
PIO_AIMDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1261;"	d
PIO_AIMDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1262;"	d
PIO_AIMDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1263;"	d
PIO_AIMDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1264;"	d
PIO_AIMDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1265;"	d
PIO_AIMDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1266;"	d
PIO_AIMDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1267;"	d
PIO_AIMDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1268;"	d
PIO_AIMDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1269;"	d
PIO_AIMDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1252;"	d
PIO_AIMDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1270;"	d
PIO_AIMDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1271;"	d
PIO_AIMDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1272;"	d
PIO_AIMDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1273;"	d
PIO_AIMDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1274;"	d
PIO_AIMDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1275;"	d
PIO_AIMDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1276;"	d
PIO_AIMDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1277;"	d
PIO_AIMDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1278;"	d
PIO_AIMDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1279;"	d
PIO_AIMDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1253;"	d
PIO_AIMDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1280;"	d
PIO_AIMDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1281;"	d
PIO_AIMDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1254;"	d
PIO_AIMDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1255;"	d
PIO_AIMDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1256;"	d
PIO_AIMDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1257;"	d
PIO_AIMDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1258;"	d
PIO_AIMDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1259;"	d
PIO_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_AIMER;     \/**< \\brief (Pio Offset: 0x00B0) Additional Interrupt Modes Enable Register *\/$/;"	m	struct:__anon200
PIO_AIMER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1217;"	d
PIO_AIMER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1218;"	d
PIO_AIMER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1227;"	d
PIO_AIMER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1228;"	d
PIO_AIMER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1229;"	d
PIO_AIMER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1230;"	d
PIO_AIMER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1231;"	d
PIO_AIMER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1232;"	d
PIO_AIMER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1233;"	d
PIO_AIMER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1234;"	d
PIO_AIMER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1235;"	d
PIO_AIMER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1236;"	d
PIO_AIMER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1219;"	d
PIO_AIMER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1237;"	d
PIO_AIMER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1238;"	d
PIO_AIMER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1239;"	d
PIO_AIMER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1240;"	d
PIO_AIMER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1241;"	d
PIO_AIMER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1242;"	d
PIO_AIMER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1243;"	d
PIO_AIMER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1244;"	d
PIO_AIMER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1245;"	d
PIO_AIMER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1246;"	d
PIO_AIMER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1220;"	d
PIO_AIMER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1247;"	d
PIO_AIMER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1248;"	d
PIO_AIMER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1221;"	d
PIO_AIMER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1222;"	d
PIO_AIMER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1223;"	d
PIO_AIMER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1224;"	d
PIO_AIMER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1225;"	d
PIO_AIMER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1226;"	d
PIO_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_AIMMR;     \/**< \\brief (Pio Offset: 0x00B8) Additional Interrupt Modes Mask Register *\/$/;"	m	struct:__anon200
PIO_AIMMR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1283;"	d
PIO_AIMMR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1284;"	d
PIO_AIMMR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1293;"	d
PIO_AIMMR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1294;"	d
PIO_AIMMR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1295;"	d
PIO_AIMMR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1296;"	d
PIO_AIMMR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1297;"	d
PIO_AIMMR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1298;"	d
PIO_AIMMR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1299;"	d
PIO_AIMMR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1300;"	d
PIO_AIMMR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1301;"	d
PIO_AIMMR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1302;"	d
PIO_AIMMR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1285;"	d
PIO_AIMMR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1303;"	d
PIO_AIMMR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1304;"	d
PIO_AIMMR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1305;"	d
PIO_AIMMR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1306;"	d
PIO_AIMMR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1307;"	d
PIO_AIMMR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1308;"	d
PIO_AIMMR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1309;"	d
PIO_AIMMR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1310;"	d
PIO_AIMMR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1311;"	d
PIO_AIMMR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1312;"	d
PIO_AIMMR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1286;"	d
PIO_AIMMR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1313;"	d
PIO_AIMMR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1314;"	d
PIO_AIMMR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1287;"	d
PIO_AIMMR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1288;"	d
PIO_AIMMR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1289;"	d
PIO_AIMMR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1290;"	d
PIO_AIMMR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1291;"	d
PIO_AIMMR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1292;"	d
PIO_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_CODR;      \/**< \\brief (Pio Offset: 0x0034) Clear Output Data Register *\/$/;"	m	struct:__anon200
PIO_CODR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	454;"	d
PIO_CODR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	455;"	d
PIO_CODR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	464;"	d
PIO_CODR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	465;"	d
PIO_CODR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	466;"	d
PIO_CODR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	467;"	d
PIO_CODR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	468;"	d
PIO_CODR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	469;"	d
PIO_CODR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	470;"	d
PIO_CODR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	471;"	d
PIO_CODR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	472;"	d
PIO_CODR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	473;"	d
PIO_CODR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	456;"	d
PIO_CODR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	474;"	d
PIO_CODR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	475;"	d
PIO_CODR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	476;"	d
PIO_CODR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	477;"	d
PIO_CODR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	478;"	d
PIO_CODR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	479;"	d
PIO_CODR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	480;"	d
PIO_CODR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	481;"	d
PIO_CODR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	482;"	d
PIO_CODR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	483;"	d
PIO_CODR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	457;"	d
PIO_CODR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	484;"	d
PIO_CODR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	485;"	d
PIO_CODR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	458;"	d
PIO_CODR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	459;"	d
PIO_CODR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	460;"	d
PIO_CODR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	461;"	d
PIO_CODR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	462;"	d
PIO_CODR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	463;"	d
PIO_DRIVER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_DRIVER;    \/**< \\brief (Pio Offset: 0x0118) I\/O Drive Register *\/$/;"	m	struct:__anon200
PIO_DRIVER_LINE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1590;"	d
PIO_DRIVER_LINE0_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1592;"	d
PIO_DRIVER_LINE0_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1591;"	d
PIO_DRIVER_LINE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1593;"	d
PIO_DRIVER_LINE10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1620;"	d
PIO_DRIVER_LINE10_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1622;"	d
PIO_DRIVER_LINE10_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1621;"	d
PIO_DRIVER_LINE11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1623;"	d
PIO_DRIVER_LINE11_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1625;"	d
PIO_DRIVER_LINE11_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1624;"	d
PIO_DRIVER_LINE12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1626;"	d
PIO_DRIVER_LINE12_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1628;"	d
PIO_DRIVER_LINE12_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1627;"	d
PIO_DRIVER_LINE13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1629;"	d
PIO_DRIVER_LINE13_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1631;"	d
PIO_DRIVER_LINE13_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1630;"	d
PIO_DRIVER_LINE14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1632;"	d
PIO_DRIVER_LINE14_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1634;"	d
PIO_DRIVER_LINE14_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1633;"	d
PIO_DRIVER_LINE15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1635;"	d
PIO_DRIVER_LINE15_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1637;"	d
PIO_DRIVER_LINE15_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1636;"	d
PIO_DRIVER_LINE16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1638;"	d
PIO_DRIVER_LINE16_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1640;"	d
PIO_DRIVER_LINE16_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1639;"	d
PIO_DRIVER_LINE17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1641;"	d
PIO_DRIVER_LINE17_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1643;"	d
PIO_DRIVER_LINE17_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1642;"	d
PIO_DRIVER_LINE18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1644;"	d
PIO_DRIVER_LINE18_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1646;"	d
PIO_DRIVER_LINE18_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1645;"	d
PIO_DRIVER_LINE19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1647;"	d
PIO_DRIVER_LINE19_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1649;"	d
PIO_DRIVER_LINE19_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1648;"	d
PIO_DRIVER_LINE1_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1595;"	d
PIO_DRIVER_LINE1_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1594;"	d
PIO_DRIVER_LINE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1596;"	d
PIO_DRIVER_LINE20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1650;"	d
PIO_DRIVER_LINE20_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1652;"	d
PIO_DRIVER_LINE20_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1651;"	d
PIO_DRIVER_LINE21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1653;"	d
PIO_DRIVER_LINE21_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1655;"	d
PIO_DRIVER_LINE21_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1654;"	d
PIO_DRIVER_LINE22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1656;"	d
PIO_DRIVER_LINE22_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1658;"	d
PIO_DRIVER_LINE22_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1657;"	d
PIO_DRIVER_LINE23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1659;"	d
PIO_DRIVER_LINE23_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1661;"	d
PIO_DRIVER_LINE23_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1660;"	d
PIO_DRIVER_LINE24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1662;"	d
PIO_DRIVER_LINE24_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1664;"	d
PIO_DRIVER_LINE24_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1663;"	d
PIO_DRIVER_LINE25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1665;"	d
PIO_DRIVER_LINE25_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1667;"	d
PIO_DRIVER_LINE25_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1666;"	d
PIO_DRIVER_LINE26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1668;"	d
PIO_DRIVER_LINE26_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1670;"	d
PIO_DRIVER_LINE26_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1669;"	d
PIO_DRIVER_LINE27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1671;"	d
PIO_DRIVER_LINE27_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1673;"	d
PIO_DRIVER_LINE27_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1672;"	d
PIO_DRIVER_LINE28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1674;"	d
PIO_DRIVER_LINE28_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1676;"	d
PIO_DRIVER_LINE28_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1675;"	d
PIO_DRIVER_LINE29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1677;"	d
PIO_DRIVER_LINE29_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1679;"	d
PIO_DRIVER_LINE29_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1678;"	d
PIO_DRIVER_LINE2_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1598;"	d
PIO_DRIVER_LINE2_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1597;"	d
PIO_DRIVER_LINE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1599;"	d
PIO_DRIVER_LINE30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1680;"	d
PIO_DRIVER_LINE30_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1682;"	d
PIO_DRIVER_LINE30_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1681;"	d
PIO_DRIVER_LINE31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1683;"	d
PIO_DRIVER_LINE31_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1685;"	d
PIO_DRIVER_LINE31_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1684;"	d
PIO_DRIVER_LINE3_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1601;"	d
PIO_DRIVER_LINE3_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1600;"	d
PIO_DRIVER_LINE4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1602;"	d
PIO_DRIVER_LINE4_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1604;"	d
PIO_DRIVER_LINE4_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1603;"	d
PIO_DRIVER_LINE5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1605;"	d
PIO_DRIVER_LINE5_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1607;"	d
PIO_DRIVER_LINE5_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1606;"	d
PIO_DRIVER_LINE6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1608;"	d
PIO_DRIVER_LINE6_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1610;"	d
PIO_DRIVER_LINE6_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1609;"	d
PIO_DRIVER_LINE7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1611;"	d
PIO_DRIVER_LINE7_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1613;"	d
PIO_DRIVER_LINE7_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1612;"	d
PIO_DRIVER_LINE8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1614;"	d
PIO_DRIVER_LINE8_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1616;"	d
PIO_DRIVER_LINE8_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1615;"	d
PIO_DRIVER_LINE9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1617;"	d
PIO_DRIVER_LINE9_HIGH_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1619;"	d
PIO_DRIVER_LINE9_LOW_DRIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1618;"	d
PIO_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_ELSR;      \/**< \\brief (Pio Offset: 0x00C8) Edge\/Level Status Register *\/$/;"	m	struct:__anon200
PIO_ELSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1382;"	d
PIO_ELSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1383;"	d
PIO_ELSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1392;"	d
PIO_ELSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1393;"	d
PIO_ELSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1394;"	d
PIO_ELSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1395;"	d
PIO_ELSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1396;"	d
PIO_ELSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1397;"	d
PIO_ELSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1398;"	d
PIO_ELSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1399;"	d
PIO_ELSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1400;"	d
PIO_ELSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1401;"	d
PIO_ELSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1384;"	d
PIO_ELSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1402;"	d
PIO_ELSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1403;"	d
PIO_ELSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1404;"	d
PIO_ELSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1405;"	d
PIO_ELSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1406;"	d
PIO_ELSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1407;"	d
PIO_ELSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1408;"	d
PIO_ELSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1409;"	d
PIO_ELSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1410;"	d
PIO_ELSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1411;"	d
PIO_ELSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1385;"	d
PIO_ELSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1412;"	d
PIO_ELSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1413;"	d
PIO_ELSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1386;"	d
PIO_ELSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1387;"	d
PIO_ELSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1388;"	d
PIO_ELSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1389;"	d
PIO_ELSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1390;"	d
PIO_ELSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1391;"	d
PIO_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_ESR;       \/**< \\brief (Pio Offset: 0x00C0) Edge Select Register *\/$/;"	m	struct:__anon200
PIO_ESR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1316;"	d
PIO_ESR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1317;"	d
PIO_ESR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1326;"	d
PIO_ESR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1327;"	d
PIO_ESR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1328;"	d
PIO_ESR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1329;"	d
PIO_ESR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1330;"	d
PIO_ESR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1331;"	d
PIO_ESR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1332;"	d
PIO_ESR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1333;"	d
PIO_ESR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1334;"	d
PIO_ESR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1335;"	d
PIO_ESR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1318;"	d
PIO_ESR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1336;"	d
PIO_ESR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1337;"	d
PIO_ESR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1338;"	d
PIO_ESR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1339;"	d
PIO_ESR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1340;"	d
PIO_ESR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1341;"	d
PIO_ESR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1342;"	d
PIO_ESR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1343;"	d
PIO_ESR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1344;"	d
PIO_ESR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1345;"	d
PIO_ESR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1319;"	d
PIO_ESR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1346;"	d
PIO_ESR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1347;"	d
PIO_ESR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1320;"	d
PIO_ESR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1321;"	d
PIO_ESR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1322;"	d
PIO_ESR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1323;"	d
PIO_ESR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1324;"	d
PIO_ESR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1325;"	d
PIO_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_FELLSR;    \/**< \\brief (Pio Offset: 0x00D0) Falling Edge\/Low-Level Select Register *\/$/;"	m	struct:__anon200
PIO_FELLSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1415;"	d
PIO_FELLSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1416;"	d
PIO_FELLSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1425;"	d
PIO_FELLSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1426;"	d
PIO_FELLSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1427;"	d
PIO_FELLSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1428;"	d
PIO_FELLSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1429;"	d
PIO_FELLSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1430;"	d
PIO_FELLSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1431;"	d
PIO_FELLSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1432;"	d
PIO_FELLSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1433;"	d
PIO_FELLSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1434;"	d
PIO_FELLSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1417;"	d
PIO_FELLSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1435;"	d
PIO_FELLSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1436;"	d
PIO_FELLSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1437;"	d
PIO_FELLSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1438;"	d
PIO_FELLSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1439;"	d
PIO_FELLSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1440;"	d
PIO_FELLSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1441;"	d
PIO_FELLSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1442;"	d
PIO_FELLSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1443;"	d
PIO_FELLSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1444;"	d
PIO_FELLSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1418;"	d
PIO_FELLSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1445;"	d
PIO_FELLSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1446;"	d
PIO_FELLSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1419;"	d
PIO_FELLSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1420;"	d
PIO_FELLSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1421;"	d
PIO_FELLSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1422;"	d
PIO_FELLSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1423;"	d
PIO_FELLSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1424;"	d
PIO_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_FRLHSR;    \/**< \\brief (Pio Offset: 0x00D8) Fall\/Rise - Low\/High Status Register *\/$/;"	m	struct:__anon200
PIO_FRLHSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1481;"	d
PIO_FRLHSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1482;"	d
PIO_FRLHSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1491;"	d
PIO_FRLHSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1492;"	d
PIO_FRLHSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1493;"	d
PIO_FRLHSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1494;"	d
PIO_FRLHSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1495;"	d
PIO_FRLHSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1496;"	d
PIO_FRLHSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1497;"	d
PIO_FRLHSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1498;"	d
PIO_FRLHSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1499;"	d
PIO_FRLHSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1500;"	d
PIO_FRLHSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1483;"	d
PIO_FRLHSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1501;"	d
PIO_FRLHSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1502;"	d
PIO_FRLHSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1503;"	d
PIO_FRLHSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1504;"	d
PIO_FRLHSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1505;"	d
PIO_FRLHSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1506;"	d
PIO_FRLHSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1507;"	d
PIO_FRLHSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1508;"	d
PIO_FRLHSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1509;"	d
PIO_FRLHSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1510;"	d
PIO_FRLHSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1484;"	d
PIO_FRLHSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1511;"	d
PIO_FRLHSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1512;"	d
PIO_FRLHSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1485;"	d
PIO_FRLHSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1486;"	d
PIO_FRLHSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1487;"	d
PIO_FRLHSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1488;"	d
PIO_FRLHSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1489;"	d
PIO_FRLHSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1490;"	d
PIO_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_IDR;       \/**< \\brief (Pio Offset: 0x0044) Interrupt Disable Register *\/$/;"	m	struct:__anon200
PIO_IDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	586;"	d
PIO_IDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	587;"	d
PIO_IDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	596;"	d
PIO_IDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	597;"	d
PIO_IDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	598;"	d
PIO_IDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	599;"	d
PIO_IDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	600;"	d
PIO_IDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	601;"	d
PIO_IDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	602;"	d
PIO_IDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	603;"	d
PIO_IDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	604;"	d
PIO_IDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	605;"	d
PIO_IDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	588;"	d
PIO_IDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	606;"	d
PIO_IDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	607;"	d
PIO_IDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	608;"	d
PIO_IDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	609;"	d
PIO_IDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	610;"	d
PIO_IDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	611;"	d
PIO_IDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	612;"	d
PIO_IDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	613;"	d
PIO_IDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	614;"	d
PIO_IDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	615;"	d
PIO_IDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	589;"	d
PIO_IDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	616;"	d
PIO_IDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	617;"	d
PIO_IDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	590;"	d
PIO_IDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	591;"	d
PIO_IDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	592;"	d
PIO_IDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	593;"	d
PIO_IDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	594;"	d
PIO_IDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	595;"	d
PIO_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_IER;       \/**< \\brief (Pio Offset: 0x0040) Interrupt Enable Register *\/$/;"	m	struct:__anon200
PIO_IER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	553;"	d
PIO_IER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	554;"	d
PIO_IER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	563;"	d
PIO_IER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	564;"	d
PIO_IER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	565;"	d
PIO_IER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	566;"	d
PIO_IER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	567;"	d
PIO_IER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	568;"	d
PIO_IER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	569;"	d
PIO_IER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	570;"	d
PIO_IER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	571;"	d
PIO_IER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	572;"	d
PIO_IER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	555;"	d
PIO_IER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	573;"	d
PIO_IER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	574;"	d
PIO_IER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	575;"	d
PIO_IER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	576;"	d
PIO_IER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	577;"	d
PIO_IER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	578;"	d
PIO_IER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	579;"	d
PIO_IER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	580;"	d
PIO_IER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	581;"	d
PIO_IER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	582;"	d
PIO_IER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	556;"	d
PIO_IER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	583;"	d
PIO_IER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	584;"	d
PIO_IER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	557;"	d
PIO_IER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	558;"	d
PIO_IER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	559;"	d
PIO_IER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	560;"	d
PIO_IER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	561;"	d
PIO_IER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	562;"	d
PIO_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_IFDR;      \/**< \\brief (Pio Offset: 0x0024) Glitch Input Filter Disable Register *\/$/;"	m	struct:__anon200
PIO_IFDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	355;"	d
PIO_IFDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	356;"	d
PIO_IFDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	365;"	d
PIO_IFDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	366;"	d
PIO_IFDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	367;"	d
PIO_IFDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	368;"	d
PIO_IFDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	369;"	d
PIO_IFDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	370;"	d
PIO_IFDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	371;"	d
PIO_IFDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	372;"	d
PIO_IFDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	373;"	d
PIO_IFDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	374;"	d
PIO_IFDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	357;"	d
PIO_IFDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	375;"	d
PIO_IFDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	376;"	d
PIO_IFDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	377;"	d
PIO_IFDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	378;"	d
PIO_IFDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	379;"	d
PIO_IFDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	380;"	d
PIO_IFDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	381;"	d
PIO_IFDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	382;"	d
PIO_IFDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	383;"	d
PIO_IFDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	384;"	d
PIO_IFDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	358;"	d
PIO_IFDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	385;"	d
PIO_IFDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	386;"	d
PIO_IFDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	359;"	d
PIO_IFDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	360;"	d
PIO_IFDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	361;"	d
PIO_IFDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	362;"	d
PIO_IFDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	363;"	d
PIO_IFDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	364;"	d
PIO_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_IFER;      \/**< \\brief (Pio Offset: 0x0020) Glitch Input Filter Enable Register *\/$/;"	m	struct:__anon200
PIO_IFER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	322;"	d
PIO_IFER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	323;"	d
PIO_IFER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	332;"	d
PIO_IFER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	333;"	d
PIO_IFER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	334;"	d
PIO_IFER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	335;"	d
PIO_IFER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	336;"	d
PIO_IFER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	337;"	d
PIO_IFER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	338;"	d
PIO_IFER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	339;"	d
PIO_IFER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	340;"	d
PIO_IFER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	341;"	d
PIO_IFER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	324;"	d
PIO_IFER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	342;"	d
PIO_IFER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	343;"	d
PIO_IFER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	344;"	d
PIO_IFER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	345;"	d
PIO_IFER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	346;"	d
PIO_IFER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	347;"	d
PIO_IFER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	348;"	d
PIO_IFER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	349;"	d
PIO_IFER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	350;"	d
PIO_IFER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	351;"	d
PIO_IFER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	325;"	d
PIO_IFER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	352;"	d
PIO_IFER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	353;"	d
PIO_IFER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	326;"	d
PIO_IFER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	327;"	d
PIO_IFER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	328;"	d
PIO_IFER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	329;"	d
PIO_IFER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	330;"	d
PIO_IFER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	331;"	d
PIO_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_IFSCDR;    \/**< \\brief (Pio Offset: 0x0080) Input Filter Slow Clock Disable Register *\/$/;"	m	struct:__anon200
PIO_IFSCDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	916;"	d
PIO_IFSCDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	917;"	d
PIO_IFSCDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	926;"	d
PIO_IFSCDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	927;"	d
PIO_IFSCDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	928;"	d
PIO_IFSCDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	929;"	d
PIO_IFSCDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	930;"	d
PIO_IFSCDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	931;"	d
PIO_IFSCDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	932;"	d
PIO_IFSCDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	933;"	d
PIO_IFSCDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	934;"	d
PIO_IFSCDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	935;"	d
PIO_IFSCDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	918;"	d
PIO_IFSCDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	936;"	d
PIO_IFSCDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	937;"	d
PIO_IFSCDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	938;"	d
PIO_IFSCDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	939;"	d
PIO_IFSCDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	940;"	d
PIO_IFSCDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	941;"	d
PIO_IFSCDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	942;"	d
PIO_IFSCDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	943;"	d
PIO_IFSCDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	944;"	d
PIO_IFSCDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	945;"	d
PIO_IFSCDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	919;"	d
PIO_IFSCDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	946;"	d
PIO_IFSCDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	947;"	d
PIO_IFSCDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	920;"	d
PIO_IFSCDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	921;"	d
PIO_IFSCDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	922;"	d
PIO_IFSCDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	923;"	d
PIO_IFSCDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	924;"	d
PIO_IFSCDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	925;"	d
PIO_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_IFSCER;    \/**< \\brief (Pio Offset: 0x0084) Input Filter Slow Clock Enable Register *\/$/;"	m	struct:__anon200
PIO_IFSCER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	949;"	d
PIO_IFSCER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	950;"	d
PIO_IFSCER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	959;"	d
PIO_IFSCER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	960;"	d
PIO_IFSCER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	961;"	d
PIO_IFSCER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	962;"	d
PIO_IFSCER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	963;"	d
PIO_IFSCER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	964;"	d
PIO_IFSCER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	965;"	d
PIO_IFSCER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	966;"	d
PIO_IFSCER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	967;"	d
PIO_IFSCER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	968;"	d
PIO_IFSCER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	951;"	d
PIO_IFSCER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	969;"	d
PIO_IFSCER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	970;"	d
PIO_IFSCER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	971;"	d
PIO_IFSCER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	972;"	d
PIO_IFSCER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	973;"	d
PIO_IFSCER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	974;"	d
PIO_IFSCER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	975;"	d
PIO_IFSCER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	976;"	d
PIO_IFSCER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	977;"	d
PIO_IFSCER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	978;"	d
PIO_IFSCER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	952;"	d
PIO_IFSCER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	979;"	d
PIO_IFSCER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	980;"	d
PIO_IFSCER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	953;"	d
PIO_IFSCER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	954;"	d
PIO_IFSCER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	955;"	d
PIO_IFSCER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	956;"	d
PIO_IFSCER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	957;"	d
PIO_IFSCER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	958;"	d
PIO_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_IFSCSR;    \/**< \\brief (Pio Offset: 0x0088) Input Filter Slow Clock Status Register *\/$/;"	m	struct:__anon200
PIO_IFSCSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	982;"	d
PIO_IFSCSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	983;"	d
PIO_IFSCSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	992;"	d
PIO_IFSCSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	993;"	d
PIO_IFSCSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	994;"	d
PIO_IFSCSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	995;"	d
PIO_IFSCSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	996;"	d
PIO_IFSCSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	997;"	d
PIO_IFSCSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	998;"	d
PIO_IFSCSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	999;"	d
PIO_IFSCSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1000;"	d
PIO_IFSCSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1001;"	d
PIO_IFSCSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	984;"	d
PIO_IFSCSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1002;"	d
PIO_IFSCSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1003;"	d
PIO_IFSCSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1004;"	d
PIO_IFSCSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1005;"	d
PIO_IFSCSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1006;"	d
PIO_IFSCSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1007;"	d
PIO_IFSCSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1008;"	d
PIO_IFSCSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1009;"	d
PIO_IFSCSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1010;"	d
PIO_IFSCSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1011;"	d
PIO_IFSCSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	985;"	d
PIO_IFSCSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1012;"	d
PIO_IFSCSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1013;"	d
PIO_IFSCSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	986;"	d
PIO_IFSCSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	987;"	d
PIO_IFSCSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	988;"	d
PIO_IFSCSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	989;"	d
PIO_IFSCSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	990;"	d
PIO_IFSCSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	991;"	d
PIO_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_IFSR;      \/**< \\brief (Pio Offset: 0x0028) Glitch Input Filter Status Register *\/$/;"	m	struct:__anon200
PIO_IFSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	388;"	d
PIO_IFSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	389;"	d
PIO_IFSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	398;"	d
PIO_IFSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	399;"	d
PIO_IFSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	400;"	d
PIO_IFSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	401;"	d
PIO_IFSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	402;"	d
PIO_IFSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	403;"	d
PIO_IFSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	404;"	d
PIO_IFSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	405;"	d
PIO_IFSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	406;"	d
PIO_IFSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	407;"	d
PIO_IFSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	390;"	d
PIO_IFSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	408;"	d
PIO_IFSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	409;"	d
PIO_IFSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	410;"	d
PIO_IFSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	411;"	d
PIO_IFSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	412;"	d
PIO_IFSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	413;"	d
PIO_IFSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	414;"	d
PIO_IFSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	415;"	d
PIO_IFSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	416;"	d
PIO_IFSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	417;"	d
PIO_IFSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	391;"	d
PIO_IFSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	418;"	d
PIO_IFSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	419;"	d
PIO_IFSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	392;"	d
PIO_IFSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	393;"	d
PIO_IFSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	394;"	d
PIO_IFSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	395;"	d
PIO_IFSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	396;"	d
PIO_IFSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	397;"	d
PIO_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_IMR;       \/**< \\brief (Pio Offset: 0x0048) Interrupt Mask Register *\/$/;"	m	struct:__anon200
PIO_IMR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	619;"	d
PIO_IMR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	620;"	d
PIO_IMR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	629;"	d
PIO_IMR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	630;"	d
PIO_IMR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	631;"	d
PIO_IMR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	632;"	d
PIO_IMR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	633;"	d
PIO_IMR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	634;"	d
PIO_IMR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	635;"	d
PIO_IMR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	636;"	d
PIO_IMR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	637;"	d
PIO_IMR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	638;"	d
PIO_IMR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	621;"	d
PIO_IMR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	639;"	d
PIO_IMR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	640;"	d
PIO_IMR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	641;"	d
PIO_IMR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	642;"	d
PIO_IMR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	643;"	d
PIO_IMR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	644;"	d
PIO_IMR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	645;"	d
PIO_IMR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	646;"	d
PIO_IMR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	647;"	d
PIO_IMR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	648;"	d
PIO_IMR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	622;"	d
PIO_IMR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	649;"	d
PIO_IMR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	650;"	d
PIO_IMR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	623;"	d
PIO_IMR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	624;"	d
PIO_IMR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	625;"	d
PIO_IMR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	626;"	d
PIO_IMR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	627;"	d
PIO_IMR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	628;"	d
PIO_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_ISR;       \/**< \\brief (Pio Offset: 0x004C) Interrupt Status Register *\/$/;"	m	struct:__anon200
PIO_ISR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	652;"	d
PIO_ISR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	653;"	d
PIO_ISR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	662;"	d
PIO_ISR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	663;"	d
PIO_ISR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	664;"	d
PIO_ISR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	665;"	d
PIO_ISR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	666;"	d
PIO_ISR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	667;"	d
PIO_ISR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	668;"	d
PIO_ISR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	669;"	d
PIO_ISR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	670;"	d
PIO_ISR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	671;"	d
PIO_ISR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	654;"	d
PIO_ISR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	672;"	d
PIO_ISR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	673;"	d
PIO_ISR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	674;"	d
PIO_ISR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	675;"	d
PIO_ISR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	676;"	d
PIO_ISR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	677;"	d
PIO_ISR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	678;"	d
PIO_ISR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	679;"	d
PIO_ISR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	680;"	d
PIO_ISR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	681;"	d
PIO_ISR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	655;"	d
PIO_ISR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	682;"	d
PIO_ISR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	683;"	d
PIO_ISR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	656;"	d
PIO_ISR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	657;"	d
PIO_ISR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	658;"	d
PIO_ISR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	659;"	d
PIO_ISR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	660;"	d
PIO_ISR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	661;"	d
PIO_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_KDR;       \/**< \\brief (Pio Offset: 0x0128) Keypad Controller Debouncing Register *\/$/;"	m	struct:__anon200
PIO_KDR_DBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1698;"	d
PIO_KDR_DBC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1697;"	d
PIO_KDR_DBC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1696;"	d
PIO_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_KER;       \/**< \\brief (Pio Offset: 0x0120) Keypad Controller Enable Register *\/$/;"	m	struct:__anon200
PIO_KER_KCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1687;"	d
PIO_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_KIDR;      \/**< \\brief (Pio Offset: 0x0134) Keypad Controller Interrupt Disable Register *\/$/;"	m	struct:__anon200
PIO_KIDR_KPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1703;"	d
PIO_KIDR_KRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1704;"	d
PIO_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_KIER;      \/**< \\brief (Pio Offset: 0x0130) Keypad Controller Interrupt Enable Register *\/$/;"	m	struct:__anon200
PIO_KIER_KPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1700;"	d
PIO_KIER_KRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1701;"	d
PIO_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_KIMR;      \/**< \\brief (Pio Offset: 0x0138) Keypad Controller Interrupt Mask Register *\/$/;"	m	struct:__anon200
PIO_KIMR_KPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1706;"	d
PIO_KIMR_KRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1707;"	d
PIO_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_KKPR;      \/**< \\brief (Pio Offset: 0x0140) Keypad Controller Key Press Register *\/$/;"	m	struct:__anon200
PIO_KKPR_KEY0COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1719;"	d
PIO_KKPR_KEY0COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1718;"	d
PIO_KKPR_KEY0ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1717;"	d
PIO_KKPR_KEY0ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1716;"	d
PIO_KKPR_KEY1COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1723;"	d
PIO_KKPR_KEY1COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1722;"	d
PIO_KKPR_KEY1ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1721;"	d
PIO_KKPR_KEY1ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1720;"	d
PIO_KKPR_KEY2COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1727;"	d
PIO_KKPR_KEY2COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1726;"	d
PIO_KKPR_KEY2ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1725;"	d
PIO_KKPR_KEY2ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1724;"	d
PIO_KKPR_KEY3COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1731;"	d
PIO_KKPR_KEY3COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1730;"	d
PIO_KKPR_KEY3ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1729;"	d
PIO_KKPR_KEY3ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1728;"	d
PIO_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_KKRR;      \/**< \\brief (Pio Offset: 0x0144) Keypad Controller Key Release Register *\/$/;"	m	struct:__anon200
PIO_KKRR_KEY0COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1736;"	d
PIO_KKRR_KEY0COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1735;"	d
PIO_KKRR_KEY0ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1734;"	d
PIO_KKRR_KEY0ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1733;"	d
PIO_KKRR_KEY1COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1740;"	d
PIO_KKRR_KEY1COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1739;"	d
PIO_KKRR_KEY1ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1738;"	d
PIO_KKRR_KEY1ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1737;"	d
PIO_KKRR_KEY2COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1744;"	d
PIO_KKRR_KEY2COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1743;"	d
PIO_KKRR_KEY2ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1742;"	d
PIO_KKRR_KEY2ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1741;"	d
PIO_KKRR_KEY3COL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1748;"	d
PIO_KKRR_KEY3COL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1747;"	d
PIO_KKRR_KEY3ROW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1746;"	d
PIO_KKRR_KEY3ROW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1745;"	d
PIO_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_KRCR;      \/**< \\brief (Pio Offset: 0x0124) Keypad Controller Row Column Register *\/$/;"	m	struct:__anon200
PIO_KRCR_NBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1694;"	d
PIO_KRCR_NBC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1693;"	d
PIO_KRCR_NBC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1692;"	d
PIO_KRCR_NBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1691;"	d
PIO_KRCR_NBR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1690;"	d
PIO_KRCR_NBR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1689;"	d
PIO_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_KSR;       \/**< \\brief (Pio Offset: 0x013C) Keypad Controller Status Register *\/$/;"	m	struct:__anon200
PIO_KSR_KPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1709;"	d
PIO_KSR_KRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1710;"	d
PIO_KSR_NBKPR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1712;"	d
PIO_KSR_NBKPR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1711;"	d
PIO_KSR_NBKRL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1714;"	d
PIO_KSR_NBKRL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1713;"	d
PIO_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_LOCKSR;    \/**< \\brief (Pio Offset: 0x00E0) Lock Status *\/$/;"	m	struct:__anon200
PIO_LOCKSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1514;"	d
PIO_LOCKSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1515;"	d
PIO_LOCKSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1524;"	d
PIO_LOCKSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1525;"	d
PIO_LOCKSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1526;"	d
PIO_LOCKSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1527;"	d
PIO_LOCKSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1528;"	d
PIO_LOCKSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1529;"	d
PIO_LOCKSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1530;"	d
PIO_LOCKSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1531;"	d
PIO_LOCKSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1532;"	d
PIO_LOCKSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1533;"	d
PIO_LOCKSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1516;"	d
PIO_LOCKSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1534;"	d
PIO_LOCKSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1535;"	d
PIO_LOCKSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1536;"	d
PIO_LOCKSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1537;"	d
PIO_LOCKSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1538;"	d
PIO_LOCKSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1539;"	d
PIO_LOCKSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1540;"	d
PIO_LOCKSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1541;"	d
PIO_LOCKSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1542;"	d
PIO_LOCKSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1543;"	d
PIO_LOCKSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1517;"	d
PIO_LOCKSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1544;"	d
PIO_LOCKSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1545;"	d
PIO_LOCKSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1518;"	d
PIO_LOCKSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1519;"	d
PIO_LOCKSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1520;"	d
PIO_LOCKSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1521;"	d
PIO_LOCKSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1522;"	d
PIO_LOCKSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1523;"	d
PIO_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_LSR;       \/**< \\brief (Pio Offset: 0x00C4) Level Select Register *\/$/;"	m	struct:__anon200
PIO_LSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1349;"	d
PIO_LSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1350;"	d
PIO_LSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1359;"	d
PIO_LSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1360;"	d
PIO_LSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1361;"	d
PIO_LSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1362;"	d
PIO_LSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1363;"	d
PIO_LSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1364;"	d
PIO_LSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1365;"	d
PIO_LSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1366;"	d
PIO_LSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1367;"	d
PIO_LSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1368;"	d
PIO_LSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1351;"	d
PIO_LSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1369;"	d
PIO_LSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1370;"	d
PIO_LSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1371;"	d
PIO_LSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1372;"	d
PIO_LSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1373;"	d
PIO_LSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1374;"	d
PIO_LSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1375;"	d
PIO_LSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1376;"	d
PIO_LSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1377;"	d
PIO_LSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1378;"	d
PIO_LSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1352;"	d
PIO_LSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1379;"	d
PIO_LSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1380;"	d
PIO_LSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1353;"	d
PIO_LSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1354;"	d
PIO_LSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1355;"	d
PIO_LSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1356;"	d
PIO_LSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1357;"	d
PIO_LSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1358;"	d
PIO_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_MDDR;      \/**< \\brief (Pio Offset: 0x0054) Multi-driver Disable Register *\/$/;"	m	struct:__anon200
PIO_MDDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	718;"	d
PIO_MDDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	719;"	d
PIO_MDDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	728;"	d
PIO_MDDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	729;"	d
PIO_MDDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	730;"	d
PIO_MDDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	731;"	d
PIO_MDDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	732;"	d
PIO_MDDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	733;"	d
PIO_MDDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	734;"	d
PIO_MDDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	735;"	d
PIO_MDDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	736;"	d
PIO_MDDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	737;"	d
PIO_MDDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	720;"	d
PIO_MDDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	738;"	d
PIO_MDDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	739;"	d
PIO_MDDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	740;"	d
PIO_MDDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	741;"	d
PIO_MDDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	742;"	d
PIO_MDDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	743;"	d
PIO_MDDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	744;"	d
PIO_MDDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	745;"	d
PIO_MDDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	746;"	d
PIO_MDDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	747;"	d
PIO_MDDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	721;"	d
PIO_MDDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	748;"	d
PIO_MDDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	749;"	d
PIO_MDDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	722;"	d
PIO_MDDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	723;"	d
PIO_MDDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	724;"	d
PIO_MDDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	725;"	d
PIO_MDDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	726;"	d
PIO_MDDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	727;"	d
PIO_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_MDER;      \/**< \\brief (Pio Offset: 0x0050) Multi-driver Enable Register *\/$/;"	m	struct:__anon200
PIO_MDER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	685;"	d
PIO_MDER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	686;"	d
PIO_MDER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	695;"	d
PIO_MDER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	696;"	d
PIO_MDER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	697;"	d
PIO_MDER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	698;"	d
PIO_MDER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	699;"	d
PIO_MDER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	700;"	d
PIO_MDER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	701;"	d
PIO_MDER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	702;"	d
PIO_MDER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	703;"	d
PIO_MDER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	704;"	d
PIO_MDER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	687;"	d
PIO_MDER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	705;"	d
PIO_MDER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	706;"	d
PIO_MDER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	707;"	d
PIO_MDER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	708;"	d
PIO_MDER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	709;"	d
PIO_MDER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	710;"	d
PIO_MDER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	711;"	d
PIO_MDER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	712;"	d
PIO_MDER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	713;"	d
PIO_MDER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	714;"	d
PIO_MDER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	688;"	d
PIO_MDER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	715;"	d
PIO_MDER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	716;"	d
PIO_MDER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	689;"	d
PIO_MDER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	690;"	d
PIO_MDER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	691;"	d
PIO_MDER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	692;"	d
PIO_MDER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	693;"	d
PIO_MDER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	694;"	d
PIO_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_MDSR;      \/**< \\brief (Pio Offset: 0x0058) Multi-driver Status Register *\/$/;"	m	struct:__anon200
PIO_MDSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	751;"	d
PIO_MDSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	752;"	d
PIO_MDSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	761;"	d
PIO_MDSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	762;"	d
PIO_MDSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	763;"	d
PIO_MDSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	764;"	d
PIO_MDSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	765;"	d
PIO_MDSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	766;"	d
PIO_MDSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	767;"	d
PIO_MDSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	768;"	d
PIO_MDSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	769;"	d
PIO_MDSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	770;"	d
PIO_MDSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	753;"	d
PIO_MDSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	771;"	d
PIO_MDSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	772;"	d
PIO_MDSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	773;"	d
PIO_MDSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	774;"	d
PIO_MDSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	775;"	d
PIO_MDSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	776;"	d
PIO_MDSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	777;"	d
PIO_MDSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	778;"	d
PIO_MDSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	779;"	d
PIO_MDSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	780;"	d
PIO_MDSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	754;"	d
PIO_MDSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	781;"	d
PIO_MDSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	782;"	d
PIO_MDSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	755;"	d
PIO_MDSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	756;"	d
PIO_MDSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	757;"	d
PIO_MDSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	758;"	d
PIO_MDSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	759;"	d
PIO_MDSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	760;"	d
PIO_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_ODR;       \/**< \\brief (Pio Offset: 0x0014) Output Disable Register *\/$/;"	m	struct:__anon200
PIO_ODR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	256;"	d
PIO_ODR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	257;"	d
PIO_ODR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	266;"	d
PIO_ODR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	267;"	d
PIO_ODR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	268;"	d
PIO_ODR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	269;"	d
PIO_ODR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	270;"	d
PIO_ODR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	271;"	d
PIO_ODR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	272;"	d
PIO_ODR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	273;"	d
PIO_ODR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	274;"	d
PIO_ODR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	275;"	d
PIO_ODR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	258;"	d
PIO_ODR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	276;"	d
PIO_ODR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	277;"	d
PIO_ODR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	278;"	d
PIO_ODR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	279;"	d
PIO_ODR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	280;"	d
PIO_ODR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	281;"	d
PIO_ODR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	282;"	d
PIO_ODR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	283;"	d
PIO_ODR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	284;"	d
PIO_ODR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	285;"	d
PIO_ODR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	259;"	d
PIO_ODR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	286;"	d
PIO_ODR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	287;"	d
PIO_ODR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	260;"	d
PIO_ODR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	261;"	d
PIO_ODR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	262;"	d
PIO_ODR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	263;"	d
PIO_ODR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	264;"	d
PIO_ODR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	265;"	d
PIO_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_ODSR;      \/**< \\brief (Pio Offset: 0x0038) Output Data Status Register *\/$/;"	m	struct:__anon200
PIO_ODSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	487;"	d
PIO_ODSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	488;"	d
PIO_ODSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	497;"	d
PIO_ODSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	498;"	d
PIO_ODSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	499;"	d
PIO_ODSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	500;"	d
PIO_ODSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	501;"	d
PIO_ODSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	502;"	d
PIO_ODSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	503;"	d
PIO_ODSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	504;"	d
PIO_ODSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	505;"	d
PIO_ODSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	506;"	d
PIO_ODSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	489;"	d
PIO_ODSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	507;"	d
PIO_ODSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	508;"	d
PIO_ODSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	509;"	d
PIO_ODSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	510;"	d
PIO_ODSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	511;"	d
PIO_ODSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	512;"	d
PIO_ODSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	513;"	d
PIO_ODSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	514;"	d
PIO_ODSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	515;"	d
PIO_ODSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	516;"	d
PIO_ODSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	490;"	d
PIO_ODSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	517;"	d
PIO_ODSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	518;"	d
PIO_ODSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	491;"	d
PIO_ODSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	492;"	d
PIO_ODSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	493;"	d
PIO_ODSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	494;"	d
PIO_ODSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	495;"	d
PIO_ODSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	496;"	d
PIO_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_OER;       \/**< \\brief (Pio Offset: 0x0010) Output Enable Register *\/$/;"	m	struct:__anon200
PIO_OER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	223;"	d
PIO_OER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	224;"	d
PIO_OER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	233;"	d
PIO_OER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	234;"	d
PIO_OER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	235;"	d
PIO_OER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	236;"	d
PIO_OER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	237;"	d
PIO_OER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	238;"	d
PIO_OER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	239;"	d
PIO_OER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	240;"	d
PIO_OER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	241;"	d
PIO_OER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	242;"	d
PIO_OER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	225;"	d
PIO_OER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	243;"	d
PIO_OER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	244;"	d
PIO_OER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	245;"	d
PIO_OER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	246;"	d
PIO_OER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	247;"	d
PIO_OER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	248;"	d
PIO_OER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	249;"	d
PIO_OER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	250;"	d
PIO_OER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	251;"	d
PIO_OER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	252;"	d
PIO_OER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	226;"	d
PIO_OER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	253;"	d
PIO_OER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	254;"	d
PIO_OER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	227;"	d
PIO_OER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	228;"	d
PIO_OER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	229;"	d
PIO_OER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	230;"	d
PIO_OER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	231;"	d
PIO_OER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	232;"	d
PIO_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_OSR;       \/**< \\brief (Pio Offset: 0x0018) Output Status Register *\/$/;"	m	struct:__anon200
PIO_OSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	289;"	d
PIO_OSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	290;"	d
PIO_OSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	299;"	d
PIO_OSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	300;"	d
PIO_OSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	301;"	d
PIO_OSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	302;"	d
PIO_OSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	303;"	d
PIO_OSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	304;"	d
PIO_OSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	305;"	d
PIO_OSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	306;"	d
PIO_OSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	307;"	d
PIO_OSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	308;"	d
PIO_OSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	291;"	d
PIO_OSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	309;"	d
PIO_OSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	310;"	d
PIO_OSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	311;"	d
PIO_OSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	312;"	d
PIO_OSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	313;"	d
PIO_OSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	314;"	d
PIO_OSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	315;"	d
PIO_OSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	316;"	d
PIO_OSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	317;"	d
PIO_OSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	318;"	d
PIO_OSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	292;"	d
PIO_OSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	319;"	d
PIO_OSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	320;"	d
PIO_OSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	293;"	d
PIO_OSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	294;"	d
PIO_OSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	295;"	d
PIO_OSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	296;"	d
PIO_OSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	297;"	d
PIO_OSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	298;"	d
PIO_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_OWDR;      \/**< \\brief (Pio Offset: 0x00A4) Output Write Disable *\/$/;"	m	struct:__anon200
PIO_OWDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1151;"	d
PIO_OWDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1152;"	d
PIO_OWDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1161;"	d
PIO_OWDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1162;"	d
PIO_OWDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1163;"	d
PIO_OWDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1164;"	d
PIO_OWDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1165;"	d
PIO_OWDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1166;"	d
PIO_OWDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1167;"	d
PIO_OWDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1168;"	d
PIO_OWDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1169;"	d
PIO_OWDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1170;"	d
PIO_OWDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1153;"	d
PIO_OWDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1171;"	d
PIO_OWDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1172;"	d
PIO_OWDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1173;"	d
PIO_OWDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1174;"	d
PIO_OWDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1175;"	d
PIO_OWDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1176;"	d
PIO_OWDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1177;"	d
PIO_OWDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1178;"	d
PIO_OWDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1179;"	d
PIO_OWDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1180;"	d
PIO_OWDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1154;"	d
PIO_OWDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1181;"	d
PIO_OWDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1182;"	d
PIO_OWDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1155;"	d
PIO_OWDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1156;"	d
PIO_OWDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1157;"	d
PIO_OWDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1158;"	d
PIO_OWDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1159;"	d
PIO_OWDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1160;"	d
PIO_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_OWER;      \/**< \\brief (Pio Offset: 0x00A0) Output Write Enable *\/$/;"	m	struct:__anon200
PIO_OWER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1118;"	d
PIO_OWER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1119;"	d
PIO_OWER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1128;"	d
PIO_OWER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1129;"	d
PIO_OWER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1130;"	d
PIO_OWER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1131;"	d
PIO_OWER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1132;"	d
PIO_OWER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1133;"	d
PIO_OWER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1134;"	d
PIO_OWER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1135;"	d
PIO_OWER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1136;"	d
PIO_OWER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1137;"	d
PIO_OWER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1120;"	d
PIO_OWER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1138;"	d
PIO_OWER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1139;"	d
PIO_OWER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1140;"	d
PIO_OWER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1141;"	d
PIO_OWER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1142;"	d
PIO_OWER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1143;"	d
PIO_OWER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1144;"	d
PIO_OWER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1145;"	d
PIO_OWER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1146;"	d
PIO_OWER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1147;"	d
PIO_OWER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1121;"	d
PIO_OWER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1148;"	d
PIO_OWER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1149;"	d
PIO_OWER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1122;"	d
PIO_OWER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1123;"	d
PIO_OWER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1124;"	d
PIO_OWER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1125;"	d
PIO_OWER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1126;"	d
PIO_OWER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1127;"	d
PIO_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_OWSR;      \/**< \\brief (Pio Offset: 0x00A8) Output Write Status Register *\/$/;"	m	struct:__anon200
PIO_OWSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1184;"	d
PIO_OWSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1185;"	d
PIO_OWSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1194;"	d
PIO_OWSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1195;"	d
PIO_OWSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1196;"	d
PIO_OWSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1197;"	d
PIO_OWSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1198;"	d
PIO_OWSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1199;"	d
PIO_OWSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1200;"	d
PIO_OWSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1201;"	d
PIO_OWSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1202;"	d
PIO_OWSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1203;"	d
PIO_OWSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1186;"	d
PIO_OWSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1204;"	d
PIO_OWSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1205;"	d
PIO_OWSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1206;"	d
PIO_OWSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1207;"	d
PIO_OWSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1208;"	d
PIO_OWSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1209;"	d
PIO_OWSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1210;"	d
PIO_OWSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1211;"	d
PIO_OWSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1212;"	d
PIO_OWSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1213;"	d
PIO_OWSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1187;"	d
PIO_OWSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1214;"	d
PIO_OWSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1215;"	d
PIO_OWSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1188;"	d
PIO_OWSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1189;"	d
PIO_OWSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1190;"	d
PIO_OWSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1191;"	d
PIO_OWSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1192;"	d
PIO_OWSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1193;"	d
PIO_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PCIDR;     \/**< \\brief (Pio Offset: 0x0158) Parallel Capture Interrupt Disable Register *\/$/;"	m	struct:__anon200
PIO_PCIDR_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1766;"	d
PIO_PCIDR_ENDRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1768;"	d
PIO_PCIDR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1767;"	d
PIO_PCIDR_RXBUFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1769;"	d
PIO_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PCIER;     \/**< \\brief (Pio Offset: 0x0154) Parallel Capture Interrupt Enable Register *\/$/;"	m	struct:__anon200
PIO_PCIER_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1761;"	d
PIO_PCIER_ENDRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1763;"	d
PIO_PCIER_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1762;"	d
PIO_PCIER_RXBUFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1764;"	d
PIO_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PCIMR;     \/**< \\brief (Pio Offset: 0x015C) Parallel Capture Interrupt Mask Register *\/$/;"	m	struct:__anon200
PIO_PCIMR_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1771;"	d
PIO_PCIMR_ENDRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1773;"	d
PIO_PCIMR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1772;"	d
PIO_PCIMR_RXBUFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1774;"	d
PIO_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PCISR;     \/**< \\brief (Pio Offset: 0x0160) Parallel Capture Interrupt Status Register *\/$/;"	m	struct:__anon200
PIO_PCISR_DRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1776;"	d
PIO_PCISR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1777;"	d
PIO_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_PCMR;      \/**< \\brief (Pio Offset: 0x0150) Parallel Capture Mode Register *\/$/;"	m	struct:__anon200
PIO_PCMR_ALWYS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1757;"	d
PIO_PCMR_DSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1753;"	d
PIO_PCMR_DSIZE_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1754;"	d
PIO_PCMR_DSIZE_HALFWORD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1755;"	d
PIO_PCMR_DSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1752;"	d
PIO_PCMR_DSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1751;"	d
PIO_PCMR_DSIZE_WORD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1756;"	d
PIO_PCMR_FRSTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1759;"	d
PIO_PCMR_HALFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1758;"	d
PIO_PCMR_PCEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1750;"	d
PIO_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PCRHR;     \/**< \\brief (Pio Offset: 0x0164) Parallel Capture Reception Holding Register *\/$/;"	m	struct:__anon200
PIO_PCRHR_RDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1780;"	d
PIO_PCRHR_RDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1779;"	d
PIO_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PDR;       \/**< \\brief (Pio Offset: 0x0004) PIO Disable Register *\/$/;"	m	struct:__anon200
PIO_PDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	157;"	d
PIO_PDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	158;"	d
PIO_PDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	167;"	d
PIO_PDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	168;"	d
PIO_PDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	169;"	d
PIO_PDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	170;"	d
PIO_PDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	171;"	d
PIO_PDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	172;"	d
PIO_PDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	173;"	d
PIO_PDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	174;"	d
PIO_PDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	175;"	d
PIO_PDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	176;"	d
PIO_PDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	159;"	d
PIO_PDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	177;"	d
PIO_PDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	178;"	d
PIO_PDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	179;"	d
PIO_PDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	180;"	d
PIO_PDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	181;"	d
PIO_PDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	182;"	d
PIO_PDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	183;"	d
PIO_PDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	184;"	d
PIO_PDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	185;"	d
PIO_PDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	186;"	d
PIO_PDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	160;"	d
PIO_PDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	187;"	d
PIO_PDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	188;"	d
PIO_PDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	161;"	d
PIO_PDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	162;"	d
PIO_PDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	163;"	d
PIO_PDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	164;"	d
PIO_PDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	165;"	d
PIO_PDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	166;"	d
PIO_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PDSR;      \/**< \\brief (Pio Offset: 0x003C) Pin Data Status Register *\/$/;"	m	struct:__anon200
PIO_PDSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	520;"	d
PIO_PDSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	521;"	d
PIO_PDSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	530;"	d
PIO_PDSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	531;"	d
PIO_PDSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	532;"	d
PIO_PDSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	533;"	d
PIO_PDSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	534;"	d
PIO_PDSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	535;"	d
PIO_PDSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	536;"	d
PIO_PDSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	537;"	d
PIO_PDSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	538;"	d
PIO_PDSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	539;"	d
PIO_PDSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	522;"	d
PIO_PDSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	540;"	d
PIO_PDSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	541;"	d
PIO_PDSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	542;"	d
PIO_PDSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	543;"	d
PIO_PDSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	544;"	d
PIO_PDSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	545;"	d
PIO_PDSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	546;"	d
PIO_PDSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	547;"	d
PIO_PDSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	548;"	d
PIO_PDSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	549;"	d
PIO_PDSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	523;"	d
PIO_PDSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	550;"	d
PIO_PDSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	551;"	d
PIO_PDSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	524;"	d
PIO_PDSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	525;"	d
PIO_PDSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	526;"	d
PIO_PDSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	527;"	d
PIO_PDSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	528;"	d
PIO_PDSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	529;"	d
PIO_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PER;       \/**< \\brief (Pio Offset: 0x0000) PIO Enable Register *\/$/;"	m	struct:__anon200
PIO_PER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	124;"	d
PIO_PER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	125;"	d
PIO_PER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	134;"	d
PIO_PER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	135;"	d
PIO_PER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	136;"	d
PIO_PER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	137;"	d
PIO_PER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	138;"	d
PIO_PER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	139;"	d
PIO_PER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	140;"	d
PIO_PER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	141;"	d
PIO_PER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	142;"	d
PIO_PER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	143;"	d
PIO_PER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	126;"	d
PIO_PER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	144;"	d
PIO_PER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	145;"	d
PIO_PER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	146;"	d
PIO_PER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	147;"	d
PIO_PER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	148;"	d
PIO_PER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	149;"	d
PIO_PER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	150;"	d
PIO_PER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	151;"	d
PIO_PER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	152;"	d
PIO_PER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	153;"	d
PIO_PER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	127;"	d
PIO_PER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	154;"	d
PIO_PER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	155;"	d
PIO_PER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	128;"	d
PIO_PER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	129;"	d
PIO_PER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	130;"	d
PIO_PER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	131;"	d
PIO_PER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	132;"	d
PIO_PER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	133;"	d
PIO_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PPDDR;     \/**< \\brief (Pio Offset: 0x0090) Pad Pull-down Disable Register *\/$/;"	m	struct:__anon200
PIO_PPDDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1019;"	d
PIO_PPDDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1020;"	d
PIO_PPDDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1029;"	d
PIO_PPDDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1030;"	d
PIO_PPDDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1031;"	d
PIO_PPDDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1032;"	d
PIO_PPDDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1033;"	d
PIO_PPDDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1034;"	d
PIO_PPDDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1035;"	d
PIO_PPDDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1036;"	d
PIO_PPDDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1037;"	d
PIO_PPDDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1038;"	d
PIO_PPDDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1021;"	d
PIO_PPDDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1039;"	d
PIO_PPDDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1040;"	d
PIO_PPDDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1041;"	d
PIO_PPDDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1042;"	d
PIO_PPDDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1043;"	d
PIO_PPDDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1044;"	d
PIO_PPDDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1045;"	d
PIO_PPDDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1046;"	d
PIO_PPDDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1047;"	d
PIO_PPDDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1048;"	d
PIO_PPDDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1022;"	d
PIO_PPDDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1049;"	d
PIO_PPDDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1050;"	d
PIO_PPDDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1023;"	d
PIO_PPDDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1024;"	d
PIO_PPDDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1025;"	d
PIO_PPDDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1026;"	d
PIO_PPDDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1027;"	d
PIO_PPDDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1028;"	d
PIO_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PPDER;     \/**< \\brief (Pio Offset: 0x0094) Pad Pull-down Enable Register *\/$/;"	m	struct:__anon200
PIO_PPDER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1052;"	d
PIO_PPDER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1053;"	d
PIO_PPDER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1062;"	d
PIO_PPDER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1063;"	d
PIO_PPDER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1064;"	d
PIO_PPDER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1065;"	d
PIO_PPDER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1066;"	d
PIO_PPDER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1067;"	d
PIO_PPDER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1068;"	d
PIO_PPDER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1069;"	d
PIO_PPDER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1070;"	d
PIO_PPDER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1071;"	d
PIO_PPDER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1054;"	d
PIO_PPDER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1072;"	d
PIO_PPDER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1073;"	d
PIO_PPDER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1074;"	d
PIO_PPDER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1075;"	d
PIO_PPDER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1076;"	d
PIO_PPDER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1077;"	d
PIO_PPDER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1078;"	d
PIO_PPDER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1079;"	d
PIO_PPDER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1080;"	d
PIO_PPDER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1081;"	d
PIO_PPDER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1055;"	d
PIO_PPDER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1082;"	d
PIO_PPDER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1083;"	d
PIO_PPDER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1056;"	d
PIO_PPDER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1057;"	d
PIO_PPDER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1058;"	d
PIO_PPDER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1059;"	d
PIO_PPDER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1060;"	d
PIO_PPDER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1061;"	d
PIO_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PPDSR;     \/**< \\brief (Pio Offset: 0x0098) Pad Pull-down Status Register *\/$/;"	m	struct:__anon200
PIO_PPDSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1085;"	d
PIO_PPDSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1086;"	d
PIO_PPDSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1095;"	d
PIO_PPDSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1096;"	d
PIO_PPDSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1097;"	d
PIO_PPDSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1098;"	d
PIO_PPDSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1099;"	d
PIO_PPDSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1100;"	d
PIO_PPDSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1101;"	d
PIO_PPDSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1102;"	d
PIO_PPDSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1103;"	d
PIO_PPDSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1104;"	d
PIO_PPDSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1087;"	d
PIO_PPDSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1105;"	d
PIO_PPDSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1106;"	d
PIO_PPDSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1107;"	d
PIO_PPDSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1108;"	d
PIO_PPDSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1109;"	d
PIO_PPDSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1110;"	d
PIO_PPDSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1111;"	d
PIO_PPDSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1112;"	d
PIO_PPDSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1113;"	d
PIO_PPDSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1114;"	d
PIO_PPDSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1088;"	d
PIO_PPDSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1115;"	d
PIO_PPDSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1116;"	d
PIO_PPDSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1089;"	d
PIO_PPDSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1090;"	d
PIO_PPDSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1091;"	d
PIO_PPDSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1092;"	d
PIO_PPDSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1093;"	d
PIO_PPDSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1094;"	d
PIO_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PSR;       \/**< \\brief (Pio Offset: 0x0008) PIO Status Register *\/$/;"	m	struct:__anon200
PIO_PSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	190;"	d
PIO_PSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	191;"	d
PIO_PSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	200;"	d
PIO_PSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	201;"	d
PIO_PSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	202;"	d
PIO_PSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	203;"	d
PIO_PSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	204;"	d
PIO_PSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	205;"	d
PIO_PSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	206;"	d
PIO_PSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	207;"	d
PIO_PSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	208;"	d
PIO_PSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	209;"	d
PIO_PSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	192;"	d
PIO_PSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	210;"	d
PIO_PSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	211;"	d
PIO_PSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	212;"	d
PIO_PSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	213;"	d
PIO_PSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	214;"	d
PIO_PSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	215;"	d
PIO_PSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	216;"	d
PIO_PSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	217;"	d
PIO_PSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	218;"	d
PIO_PSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	219;"	d
PIO_PSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	193;"	d
PIO_PSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	220;"	d
PIO_PSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	221;"	d
PIO_PSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	194;"	d
PIO_PSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	195;"	d
PIO_PSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	196;"	d
PIO_PSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	197;"	d
PIO_PSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	198;"	d
PIO_PSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	199;"	d
PIO_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PUDR;      \/**< \\brief (Pio Offset: 0x0060) Pull-up Disable Register *\/$/;"	m	struct:__anon200
PIO_PUDR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	784;"	d
PIO_PUDR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	785;"	d
PIO_PUDR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	794;"	d
PIO_PUDR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	795;"	d
PIO_PUDR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	796;"	d
PIO_PUDR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	797;"	d
PIO_PUDR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	798;"	d
PIO_PUDR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	799;"	d
PIO_PUDR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	800;"	d
PIO_PUDR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	801;"	d
PIO_PUDR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	802;"	d
PIO_PUDR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	803;"	d
PIO_PUDR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	786;"	d
PIO_PUDR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	804;"	d
PIO_PUDR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	805;"	d
PIO_PUDR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	806;"	d
PIO_PUDR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	807;"	d
PIO_PUDR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	808;"	d
PIO_PUDR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	809;"	d
PIO_PUDR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	810;"	d
PIO_PUDR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	811;"	d
PIO_PUDR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	812;"	d
PIO_PUDR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	813;"	d
PIO_PUDR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	787;"	d
PIO_PUDR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	814;"	d
PIO_PUDR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	815;"	d
PIO_PUDR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	788;"	d
PIO_PUDR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	789;"	d
PIO_PUDR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	790;"	d
PIO_PUDR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	791;"	d
PIO_PUDR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	792;"	d
PIO_PUDR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	793;"	d
PIO_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_PUER;      \/**< \\brief (Pio Offset: 0x0064) Pull-up Enable Register *\/$/;"	m	struct:__anon200
PIO_PUER_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	817;"	d
PIO_PUER_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	818;"	d
PIO_PUER_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	827;"	d
PIO_PUER_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	828;"	d
PIO_PUER_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	829;"	d
PIO_PUER_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	830;"	d
PIO_PUER_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	831;"	d
PIO_PUER_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	832;"	d
PIO_PUER_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	833;"	d
PIO_PUER_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	834;"	d
PIO_PUER_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	835;"	d
PIO_PUER_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	836;"	d
PIO_PUER_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	819;"	d
PIO_PUER_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	837;"	d
PIO_PUER_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	838;"	d
PIO_PUER_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	839;"	d
PIO_PUER_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	840;"	d
PIO_PUER_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	841;"	d
PIO_PUER_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	842;"	d
PIO_PUER_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	843;"	d
PIO_PUER_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	844;"	d
PIO_PUER_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	845;"	d
PIO_PUER_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	846;"	d
PIO_PUER_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	820;"	d
PIO_PUER_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	847;"	d
PIO_PUER_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	848;"	d
PIO_PUER_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	821;"	d
PIO_PUER_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	822;"	d
PIO_PUER_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	823;"	d
PIO_PUER_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	824;"	d
PIO_PUER_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	825;"	d
PIO_PUER_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	826;"	d
PIO_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_PUSR;      \/**< \\brief (Pio Offset: 0x0068) Pad Pull-up Status Register *\/$/;"	m	struct:__anon200
PIO_PUSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	850;"	d
PIO_PUSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	851;"	d
PIO_PUSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	860;"	d
PIO_PUSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	861;"	d
PIO_PUSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	862;"	d
PIO_PUSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	863;"	d
PIO_PUSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	864;"	d
PIO_PUSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	865;"	d
PIO_PUSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	866;"	d
PIO_PUSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	867;"	d
PIO_PUSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	868;"	d
PIO_PUSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	869;"	d
PIO_PUSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	852;"	d
PIO_PUSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	870;"	d
PIO_PUSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	871;"	d
PIO_PUSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	872;"	d
PIO_PUSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	873;"	d
PIO_PUSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	874;"	d
PIO_PUSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	875;"	d
PIO_PUSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	876;"	d
PIO_PUSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	877;"	d
PIO_PUSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	878;"	d
PIO_PUSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	879;"	d
PIO_PUSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	853;"	d
PIO_PUSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	880;"	d
PIO_PUSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	881;"	d
PIO_PUSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	854;"	d
PIO_PUSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	855;"	d
PIO_PUSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	856;"	d
PIO_PUSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	857;"	d
PIO_PUSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	858;"	d
PIO_PUSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	859;"	d
PIO_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_REHLSR;    \/**< \\brief (Pio Offset: 0x00D4) Rising Edge\/High-Level Select Register *\/$/;"	m	struct:__anon200
PIO_REHLSR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1448;"	d
PIO_REHLSR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1449;"	d
PIO_REHLSR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1458;"	d
PIO_REHLSR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1459;"	d
PIO_REHLSR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1460;"	d
PIO_REHLSR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1461;"	d
PIO_REHLSR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1462;"	d
PIO_REHLSR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1463;"	d
PIO_REHLSR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1464;"	d
PIO_REHLSR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1465;"	d
PIO_REHLSR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1466;"	d
PIO_REHLSR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1467;"	d
PIO_REHLSR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1450;"	d
PIO_REHLSR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1468;"	d
PIO_REHLSR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1469;"	d
PIO_REHLSR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1470;"	d
PIO_REHLSR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1471;"	d
PIO_REHLSR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1472;"	d
PIO_REHLSR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1473;"	d
PIO_REHLSR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1474;"	d
PIO_REHLSR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1475;"	d
PIO_REHLSR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1476;"	d
PIO_REHLSR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1477;"	d
PIO_REHLSR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1451;"	d
PIO_REHLSR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1478;"	d
PIO_REHLSR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1479;"	d
PIO_REHLSR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1452;"	d
PIO_REHLSR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1453;"	d
PIO_REHLSR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1454;"	d
PIO_REHLSR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1455;"	d
PIO_REHLSR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1456;"	d
PIO_REHLSR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1457;"	d
PIO_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_SCDR;      \/**< \\brief (Pio Offset: 0x008C) Slow Clock Divider Debouncing Register *\/$/;"	m	struct:__anon200
PIO_SCDR_DIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1017;"	d
PIO_SCDR_DIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1016;"	d
PIO_SCDR_DIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1015;"	d
PIO_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_SCHMITT;   \/**< \\brief (Pio Offset: 0x0100) Schmitt Trigger Register *\/$/;"	m	struct:__anon200
PIO_SCHMITT_SCHMITT0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1557;"	d
PIO_SCHMITT_SCHMITT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1558;"	d
PIO_SCHMITT_SCHMITT10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1567;"	d
PIO_SCHMITT_SCHMITT11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1568;"	d
PIO_SCHMITT_SCHMITT12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1569;"	d
PIO_SCHMITT_SCHMITT13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1570;"	d
PIO_SCHMITT_SCHMITT14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1571;"	d
PIO_SCHMITT_SCHMITT15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1572;"	d
PIO_SCHMITT_SCHMITT16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1573;"	d
PIO_SCHMITT_SCHMITT17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1574;"	d
PIO_SCHMITT_SCHMITT18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1575;"	d
PIO_SCHMITT_SCHMITT19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1576;"	d
PIO_SCHMITT_SCHMITT2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1559;"	d
PIO_SCHMITT_SCHMITT20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1577;"	d
PIO_SCHMITT_SCHMITT21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1578;"	d
PIO_SCHMITT_SCHMITT22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1579;"	d
PIO_SCHMITT_SCHMITT23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1580;"	d
PIO_SCHMITT_SCHMITT24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1581;"	d
PIO_SCHMITT_SCHMITT25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1582;"	d
PIO_SCHMITT_SCHMITT26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1583;"	d
PIO_SCHMITT_SCHMITT27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1584;"	d
PIO_SCHMITT_SCHMITT28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1585;"	d
PIO_SCHMITT_SCHMITT29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1586;"	d
PIO_SCHMITT_SCHMITT3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1560;"	d
PIO_SCHMITT_SCHMITT30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1587;"	d
PIO_SCHMITT_SCHMITT31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1588;"	d
PIO_SCHMITT_SCHMITT4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1561;"	d
PIO_SCHMITT_SCHMITT5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1562;"	d
PIO_SCHMITT_SCHMITT6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1563;"	d
PIO_SCHMITT_SCHMITT7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1564;"	d
PIO_SCHMITT_SCHMITT8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1565;"	d
PIO_SCHMITT_SCHMITT9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1566;"	d
PIO_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __O  uint32_t PIO_SODR;      \/**< \\brief (Pio Offset: 0x0030) Set Output Data Register *\/$/;"	m	struct:__anon200
PIO_SODR_P0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	421;"	d
PIO_SODR_P1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	422;"	d
PIO_SODR_P10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	431;"	d
PIO_SODR_P11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	432;"	d
PIO_SODR_P12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	433;"	d
PIO_SODR_P13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	434;"	d
PIO_SODR_P14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	435;"	d
PIO_SODR_P15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	436;"	d
PIO_SODR_P16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	437;"	d
PIO_SODR_P17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	438;"	d
PIO_SODR_P18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	439;"	d
PIO_SODR_P19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	440;"	d
PIO_SODR_P2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	423;"	d
PIO_SODR_P20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	441;"	d
PIO_SODR_P21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	442;"	d
PIO_SODR_P22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	443;"	d
PIO_SODR_P23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	444;"	d
PIO_SODR_P24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	445;"	d
PIO_SODR_P25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	446;"	d
PIO_SODR_P26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	447;"	d
PIO_SODR_P27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	448;"	d
PIO_SODR_P28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	449;"	d
PIO_SODR_P29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	450;"	d
PIO_SODR_P3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	424;"	d
PIO_SODR_P30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	451;"	d
PIO_SODR_P31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	452;"	d
PIO_SODR_P4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	425;"	d
PIO_SODR_P5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	426;"	d
PIO_SODR_P6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	427;"	d
PIO_SODR_P7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	428;"	d
PIO_SODR_P8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	429;"	d
PIO_SODR_P9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	430;"	d
PIO_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __IO uint32_t PIO_WPMR;      \/**< \\brief (Pio Offset: 0x00E4) Write Protection Mode Register *\/$/;"	m	struct:__anon200
PIO_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1547;"	d
PIO_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1550;"	d
PIO_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1549;"	d
PIO_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1551;"	d
PIO_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1548;"	d
PIO_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t PIO_WPSR;      \/**< \\brief (Pio Offset: 0x00E8) Write Protection Status Register *\/$/;"	m	struct:__anon200
PIO_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1553;"	d
PIO_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1555;"	d
PIO_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	1554;"	d
Pio	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^} Pio;$/;"	t	typeref:struct:__anon200
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved1[1];$/;"	m	struct:__anon200
Reserved10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved10[1];$/;"	m	struct:__anon200
Reserved11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved11[1];$/;"	m	struct:__anon200
Reserved12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved12[5];$/;"	m	struct:__anon200
Reserved13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved13[5];$/;"	m	struct:__anon200
Reserved14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved14[1];$/;"	m	struct:__anon200
Reserved15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved15[1];$/;"	m	struct:__anon200
Reserved16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved16[2];$/;"	m	struct:__anon200
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved2[1];$/;"	m	struct:__anon200
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved3[1];$/;"	m	struct:__anon200
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved4[1];$/;"	m	struct:__anon200
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved5[1];$/;"	m	struct:__anon200
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved6[2];$/;"	m	struct:__anon200
Reserved7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved7[1];$/;"	m	struct:__anon200
Reserved8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved8[1];$/;"	m	struct:__anon200
Reserved9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	/^  __I  uint32_t Reserved9[1];$/;"	m	struct:__anon200
_SAMV71_PIO_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pio.h	31;"	d
CKGR_MCFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t CKGR_MCFR;      \/**< \\brief (Pmc Offset: 0x0024) Main Clock Frequency Register *\/$/;"	m	struct:__anon201
CKGR_MCFR_CCSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	225;"	d
CKGR_MCFR_MAINF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	222;"	d
CKGR_MCFR_MAINFRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	223;"	d
CKGR_MCFR_MAINF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	221;"	d
CKGR_MCFR_MAINF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	220;"	d
CKGR_MCFR_RCMEAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	224;"	d
CKGR_MOR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t CKGR_MOR;       \/**< \\brief (Pmc Offset: 0x0020) Main Oscillator Register *\/$/;"	m	struct:__anon201
CKGR_MOR_CFDEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	217;"	d
CKGR_MOR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	214;"	d
CKGR_MOR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	213;"	d
CKGR_MOR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	215;"	d
CKGR_MOR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	212;"	d
CKGR_MOR_MOSCRCEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	202;"	d
CKGR_MOR_MOSCRCF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	205;"	d
CKGR_MOR_MOSCRCF_12_MHz	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	208;"	d
CKGR_MOR_MOSCRCF_4_MHz	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	206;"	d
CKGR_MOR_MOSCRCF_8_MHz	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	207;"	d
CKGR_MOR_MOSCRCF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	204;"	d
CKGR_MOR_MOSCRCF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	203;"	d
CKGR_MOR_MOSCSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	216;"	d
CKGR_MOR_MOSCXTBY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	200;"	d
CKGR_MOR_MOSCXTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	199;"	d
CKGR_MOR_MOSCXTST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	211;"	d
CKGR_MOR_MOSCXTST_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	210;"	d
CKGR_MOR_MOSCXTST_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	209;"	d
CKGR_MOR_WAITMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	201;"	d
CKGR_MOR_XT32KFME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	218;"	d
CKGR_PLLAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t CKGR_PLLAR;     \/**< \\brief (Pmc Offset: 0x0028) PLLA Register *\/$/;"	m	struct:__anon201
CKGR_PLLAR_DIVA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	229;"	d
CKGR_PLLAR_DIVA_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	230;"	d
CKGR_PLLAR_DIVA_BYPASS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	231;"	d
CKGR_PLLAR_DIVA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	228;"	d
CKGR_PLLAR_DIVA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	227;"	d
CKGR_PLLAR_MULA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	237;"	d
CKGR_PLLAR_MULA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	236;"	d
CKGR_PLLAR_MULA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	235;"	d
CKGR_PLLAR_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	238;"	d
CKGR_PLLAR_PLLACOUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	234;"	d
CKGR_PLLAR_PLLACOUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	233;"	d
CKGR_PLLAR_PLLACOUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	232;"	d
CKGR_UCKR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t CKGR_UCKR;      \/**< \\brief (Pmc Offset: 0x001C) UTMI Clock Register *\/$/;"	m	struct:__anon201
CKGR_UCKR_UPLLCOUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	197;"	d
CKGR_UCKR_UPLLCOUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	196;"	d
CKGR_UCKR_UPLLCOUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	195;"	d
CKGR_UCKR_UPLLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	194;"	d
PMC_FOCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_FOCR;       \/**< \\brief (Pmc Offset: 0x0078) Fault Output Clear Register *\/$/;"	m	struct:__anon201
PMC_FOCR_FOCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	392;"	d
PMC_FSMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_FSMR;       \/**< \\brief (Pmc Offset: 0x0070) Fast Startup Mode Register *\/$/;"	m	struct:__anon201
PMC_FSMR_FFLPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	373;"	d
PMC_FSMR_FLPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	369;"	d
PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	371;"	d
PMC_FSMR_FLPM_FLASH_IDLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	372;"	d
PMC_FSMR_FLPM_FLASH_STANDBY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	370;"	d
PMC_FSMR_FLPM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	368;"	d
PMC_FSMR_FLPM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	367;"	d
PMC_FSMR_FSTT0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	347;"	d
PMC_FSMR_FSTT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	348;"	d
PMC_FSMR_FSTT10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	357;"	d
PMC_FSMR_FSTT11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	358;"	d
PMC_FSMR_FSTT12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	359;"	d
PMC_FSMR_FSTT13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	360;"	d
PMC_FSMR_FSTT14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	361;"	d
PMC_FSMR_FSTT15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	362;"	d
PMC_FSMR_FSTT2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	349;"	d
PMC_FSMR_FSTT3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	350;"	d
PMC_FSMR_FSTT4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	351;"	d
PMC_FSMR_FSTT5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	352;"	d
PMC_FSMR_FSTT6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	353;"	d
PMC_FSMR_FSTT7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	354;"	d
PMC_FSMR_FSTT8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	355;"	d
PMC_FSMR_FSTT9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	356;"	d
PMC_FSMR_LPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	366;"	d
PMC_FSMR_RTCAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	364;"	d
PMC_FSMR_RTTAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	363;"	d
PMC_FSMR_USBAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	365;"	d
PMC_FSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_FSPR;       \/**< \\brief (Pmc Offset: 0x0074) Fast Startup Polarity Register *\/$/;"	m	struct:__anon201
PMC_FSPR_FSTP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	375;"	d
PMC_FSPR_FSTP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	376;"	d
PMC_FSPR_FSTP10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	385;"	d
PMC_FSPR_FSTP11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	386;"	d
PMC_FSPR_FSTP12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	387;"	d
PMC_FSPR_FSTP13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	388;"	d
PMC_FSPR_FSTP14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	389;"	d
PMC_FSPR_FSTP15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	390;"	d
PMC_FSPR_FSTP2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	377;"	d
PMC_FSPR_FSTP3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	378;"	d
PMC_FSPR_FSTP4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	379;"	d
PMC_FSPR_FSTP5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	380;"	d
PMC_FSPR_FSTP6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	381;"	d
PMC_FSPR_FSTP7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	382;"	d
PMC_FSPR_FSTP8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	383;"	d
PMC_FSPR_FSTP9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	384;"	d
PMC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_IDR;        \/**< \\brief (Pmc Offset: 0x0064) Interrupt Disable Register *\/$/;"	m	struct:__anon201
PMC_IDR_CFDEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	313;"	d
PMC_IDR_LOCKA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	301;"	d
PMC_IDR_LOCKU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	303;"	d
PMC_IDR_MCKRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	302;"	d
PMC_IDR_MOSCRCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	312;"	d
PMC_IDR_MOSCSELS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	311;"	d
PMC_IDR_MOSCXTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	300;"	d
PMC_IDR_PCKRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	304;"	d
PMC_IDR_PCKRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	305;"	d
PMC_IDR_PCKRDY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	306;"	d
PMC_IDR_PCKRDY3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	307;"	d
PMC_IDR_PCKRDY4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	308;"	d
PMC_IDR_PCKRDY5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	309;"	d
PMC_IDR_PCKRDY6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	310;"	d
PMC_IDR_XT32KERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	314;"	d
PMC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_IER;        \/**< \\brief (Pmc Offset: 0x0060) Interrupt Enable Register *\/$/;"	m	struct:__anon201
PMC_IER_CFDEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	297;"	d
PMC_IER_LOCKA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	285;"	d
PMC_IER_LOCKU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	287;"	d
PMC_IER_MCKRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	286;"	d
PMC_IER_MOSCRCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	296;"	d
PMC_IER_MOSCSELS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	295;"	d
PMC_IER_MOSCXTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	284;"	d
PMC_IER_PCKRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	288;"	d
PMC_IER_PCKRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	289;"	d
PMC_IER_PCKRDY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	290;"	d
PMC_IER_PCKRDY3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	291;"	d
PMC_IER_PCKRDY4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	292;"	d
PMC_IER_PCKRDY5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	293;"	d
PMC_IER_PCKRDY6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	294;"	d
PMC_IER_XT32KERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	298;"	d
PMC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_IMR;        \/**< \\brief (Pmc Offset: 0x006C) Interrupt Mask Register *\/$/;"	m	struct:__anon201
PMC_IMR_CFDEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	344;"	d
PMC_IMR_LOCKA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	336;"	d
PMC_IMR_LOCKU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	338;"	d
PMC_IMR_MCKRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	337;"	d
PMC_IMR_MOSCRCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	343;"	d
PMC_IMR_MOSCSELS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	342;"	d
PMC_IMR_MOSCXTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	335;"	d
PMC_IMR_PCKRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	339;"	d
PMC_IMR_PCKRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	340;"	d
PMC_IMR_PCKRDY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	341;"	d
PMC_IMR_XT32KERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	345;"	d
PMC_MCKR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_MCKR;       \/**< \\brief (Pmc Offset: 0x0030) Master Clock Register *\/$/;"	m	struct:__anon201
PMC_MCKR_CSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	242;"	d
PMC_MCKR_CSS_MAIN_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	244;"	d
PMC_MCKR_CSS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	241;"	d
PMC_MCKR_CSS_PLLA_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	245;"	d
PMC_MCKR_CSS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	240;"	d
PMC_MCKR_CSS_SLOW_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	243;"	d
PMC_MCKR_CSS_UPLL_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	246;"	d
PMC_MCKR_MDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	260;"	d
PMC_MCKR_MDIV_EQ_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	261;"	d
PMC_MCKR_MDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	259;"	d
PMC_MCKR_MDIV_PCK_DIV2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	262;"	d
PMC_MCKR_MDIV_PCK_DIV3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	264;"	d
PMC_MCKR_MDIV_PCK_DIV4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	263;"	d
PMC_MCKR_MDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	258;"	d
PMC_MCKR_PRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	249;"	d
PMC_MCKR_PRES_CLK_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	250;"	d
PMC_MCKR_PRES_CLK_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	254;"	d
PMC_MCKR_PRES_CLK_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	251;"	d
PMC_MCKR_PRES_CLK_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	257;"	d
PMC_MCKR_PRES_CLK_32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	255;"	d
PMC_MCKR_PRES_CLK_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	252;"	d
PMC_MCKR_PRES_CLK_64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	256;"	d
PMC_MCKR_PRES_CLK_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	253;"	d
PMC_MCKR_PRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	248;"	d
PMC_MCKR_PRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	247;"	d
PMC_MCKR_UPLLDIV2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	265;"	d
PMC_OCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_OCR;        \/**< \\brief (Pmc Offset: 0x0110) Oscillator Calibration Register *\/$/;"	m	struct:__anon201
PMC_OCR_CAL12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	505;"	d
PMC_OCR_CAL12_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	504;"	d
PMC_OCR_CAL12_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	503;"	d
PMC_OCR_CAL4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	497;"	d
PMC_OCR_CAL4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	496;"	d
PMC_OCR_CAL4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	495;"	d
PMC_OCR_CAL8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	501;"	d
PMC_OCR_CAL8_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	500;"	d
PMC_OCR_CAL8_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	499;"	d
PMC_OCR_SEL12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	506;"	d
PMC_OCR_SEL4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	498;"	d
PMC_OCR_SEL8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	502;"	d
PMC_PCDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_PCDR0;      \/**< \\brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 *\/$/;"	m	struct:__anon201
PMC_PCDR0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	145;"	d
PMC_PCDR0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	146;"	d
PMC_PCDR0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	147;"	d
PMC_PCDR0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	148;"	d
PMC_PCDR0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	149;"	d
PMC_PCDR0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	150;"	d
PMC_PCDR0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	151;"	d
PMC_PCDR0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	152;"	d
PMC_PCDR0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	153;"	d
PMC_PCDR0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	154;"	d
PMC_PCDR0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	155;"	d
PMC_PCDR0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	156;"	d
PMC_PCDR0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	157;"	d
PMC_PCDR0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	158;"	d
PMC_PCDR0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	159;"	d
PMC_PCDR0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	160;"	d
PMC_PCDR0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	161;"	d
PMC_PCDR0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	162;"	d
PMC_PCDR0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	163;"	d
PMC_PCDR0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	164;"	d
PMC_PCDR0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	165;"	d
PMC_PCDR0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	166;"	d
PMC_PCDR0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	142;"	d
PMC_PCDR0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	143;"	d
PMC_PCDR0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	144;"	d
PMC_PCDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_PCDR1;      \/**< \\brief (Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 *\/$/;"	m	struct:__anon201
PMC_PCDR1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	430;"	d
PMC_PCDR1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	431;"	d
PMC_PCDR1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	432;"	d
PMC_PCDR1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	433;"	d
PMC_PCDR1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	434;"	d
PMC_PCDR1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	435;"	d
PMC_PCDR1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	436;"	d
PMC_PCDR1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	437;"	d
PMC_PCDR1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	438;"	d
PMC_PCDR1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	439;"	d
PMC_PCDR1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	440;"	d
PMC_PCDR1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	441;"	d
PMC_PCDR1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	442;"	d
PMC_PCDR1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	443;"	d
PMC_PCDR1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	444;"	d
PMC_PCDR1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	445;"	d
PMC_PCDR1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	446;"	d
PMC_PCDR1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	447;"	d
PMC_PCDR1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	448;"	d
PMC_PCDR1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	449;"	d
PMC_PCDR1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	450;"	d
PMC_PCDR1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	451;"	d
PMC_PCDR1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	452;"	d
PMC_PCDR1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	453;"	d
PMC_PCDR1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	454;"	d
PMC_PCER0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_PCER0;      \/**< \\brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 *\/$/;"	m	struct:__anon201
PMC_PCER0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	119;"	d
PMC_PCER0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	120;"	d
PMC_PCER0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	121;"	d
PMC_PCER0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	122;"	d
PMC_PCER0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	123;"	d
PMC_PCER0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	124;"	d
PMC_PCER0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	125;"	d
PMC_PCER0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	126;"	d
PMC_PCER0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	127;"	d
PMC_PCER0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	128;"	d
PMC_PCER0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	129;"	d
PMC_PCER0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	130;"	d
PMC_PCER0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	131;"	d
PMC_PCER0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	132;"	d
PMC_PCER0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	133;"	d
PMC_PCER0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	134;"	d
PMC_PCER0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	135;"	d
PMC_PCER0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	136;"	d
PMC_PCER0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	137;"	d
PMC_PCER0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	138;"	d
PMC_PCER0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	139;"	d
PMC_PCER0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	140;"	d
PMC_PCER0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	116;"	d
PMC_PCER0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	117;"	d
PMC_PCER0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	118;"	d
PMC_PCER1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_PCER1;      \/**< \\brief (Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 *\/$/;"	m	struct:__anon201
PMC_PCER1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	404;"	d
PMC_PCER1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	405;"	d
PMC_PCER1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	406;"	d
PMC_PCER1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	407;"	d
PMC_PCER1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	408;"	d
PMC_PCER1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	409;"	d
PMC_PCER1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	410;"	d
PMC_PCER1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	411;"	d
PMC_PCER1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	412;"	d
PMC_PCER1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	413;"	d
PMC_PCER1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	414;"	d
PMC_PCER1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	415;"	d
PMC_PCER1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	416;"	d
PMC_PCER1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	417;"	d
PMC_PCER1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	418;"	d
PMC_PCER1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	419;"	d
PMC_PCER1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	420;"	d
PMC_PCER1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	421;"	d
PMC_PCER1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	422;"	d
PMC_PCER1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	423;"	d
PMC_PCER1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	424;"	d
PMC_PCER1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	425;"	d
PMC_PCER1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	426;"	d
PMC_PCER1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	427;"	d
PMC_PCER1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	428;"	d
PMC_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_PCK[7];     \/**< \\brief (Pmc Offset: 0x0040) Programmable Clock 0 Register *\/$/;"	m	struct:__anon201
PMC_PCK_CSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	274;"	d
PMC_PCK_CSS_MAIN_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	276;"	d
PMC_PCK_CSS_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	279;"	d
PMC_PCK_CSS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	273;"	d
PMC_PCK_CSS_PLLA_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	277;"	d
PMC_PCK_CSS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	272;"	d
PMC_PCK_CSS_SLOW_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	275;"	d
PMC_PCK_CSS_UPLL_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	278;"	d
PMC_PCK_PRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	282;"	d
PMC_PCK_PRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	281;"	d
PMC_PCK_PRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	280;"	d
PMC_PCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_PCR;        \/**< \\brief (Pmc Offset: 0x010C) Peripheral Control Register *\/$/;"	m	struct:__anon201
PMC_PCR_CMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	485;"	d
PMC_PCR_DIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	488;"	d
PMC_PCR_DIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	487;"	d
PMC_PCR_DIV_PERIPH_DIV2_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	490;"	d
PMC_PCR_DIV_PERIPH_DIV4_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	491;"	d
PMC_PCR_DIV_PERIPH_DIV8_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	492;"	d
PMC_PCR_DIV_PERIPH_DIV_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	489;"	d
PMC_PCR_DIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	486;"	d
PMC_PCR_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	493;"	d
PMC_PCR_PID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	484;"	d
PMC_PCR_PID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	483;"	d
PMC_PCR_PID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	482;"	d
PMC_PCSR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_PCSR0;      \/**< \\brief (Pmc Offset: 0x0018) Peripheral Clock Status Register 0 *\/$/;"	m	struct:__anon201
PMC_PCSR0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	171;"	d
PMC_PCSR0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	172;"	d
PMC_PCSR0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	173;"	d
PMC_PCSR0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	174;"	d
PMC_PCSR0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	175;"	d
PMC_PCSR0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	176;"	d
PMC_PCSR0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	177;"	d
PMC_PCSR0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	178;"	d
PMC_PCSR0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	179;"	d
PMC_PCSR0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	180;"	d
PMC_PCSR0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	181;"	d
PMC_PCSR0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	182;"	d
PMC_PCSR0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	183;"	d
PMC_PCSR0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	184;"	d
PMC_PCSR0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	185;"	d
PMC_PCSR0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	186;"	d
PMC_PCSR0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	187;"	d
PMC_PCSR0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	188;"	d
PMC_PCSR0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	189;"	d
PMC_PCSR0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	190;"	d
PMC_PCSR0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	191;"	d
PMC_PCSR0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	192;"	d
PMC_PCSR0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	168;"	d
PMC_PCSR0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	169;"	d
PMC_PCSR0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	170;"	d
PMC_PCSR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_PCSR1;      \/**< \\brief (Pmc Offset: 0x0108) Peripheral Clock Status Register 1 *\/$/;"	m	struct:__anon201
PMC_PCSR1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	456;"	d
PMC_PCSR1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	457;"	d
PMC_PCSR1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	458;"	d
PMC_PCSR1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	459;"	d
PMC_PCSR1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	460;"	d
PMC_PCSR1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	461;"	d
PMC_PCSR1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	462;"	d
PMC_PCSR1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	463;"	d
PMC_PCSR1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	464;"	d
PMC_PCSR1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	465;"	d
PMC_PCSR1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	466;"	d
PMC_PCSR1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	467;"	d
PMC_PCSR1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	468;"	d
PMC_PCSR1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	469;"	d
PMC_PCSR1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	470;"	d
PMC_PCSR1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	471;"	d
PMC_PCSR1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	472;"	d
PMC_PCSR1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	473;"	d
PMC_PCSR1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	474;"	d
PMC_PCSR1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	475;"	d
PMC_PCSR1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	476;"	d
PMC_PCSR1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	477;"	d
PMC_PCSR1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	478;"	d
PMC_PCSR1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	479;"	d
PMC_PCSR1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	480;"	d
PMC_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_SCDR;       \/**< \\brief (Pmc Offset: 0x0004) System Clock Disable Register *\/$/;"	m	struct:__anon201
PMC_SCDR_PCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	99;"	d
PMC_SCDR_PCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	100;"	d
PMC_SCDR_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	101;"	d
PMC_SCDR_PCK3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	102;"	d
PMC_SCDR_PCK4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	103;"	d
PMC_SCDR_PCK5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	104;"	d
PMC_SCDR_PCK6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	105;"	d
PMC_SCDR_USBCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	98;"	d
PMC_SCER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_SCER;       \/**< \\brief (Pmc Offset: 0x0000) System Clock Enable Register *\/$/;"	m	struct:__anon201
PMC_SCER_PCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	90;"	d
PMC_SCER_PCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	91;"	d
PMC_SCER_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	92;"	d
PMC_SCER_PCK3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	93;"	d
PMC_SCER_PCK4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	94;"	d
PMC_SCER_PCK5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	95;"	d
PMC_SCER_PCK6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	96;"	d
PMC_SCER_USBCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	89;"	d
PMC_SCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SCSR;       \/**< \\brief (Pmc Offset: 0x0008) System Clock Status Register *\/$/;"	m	struct:__anon201
PMC_SCSR_PCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	108;"	d
PMC_SCSR_PCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	109;"	d
PMC_SCSR_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	110;"	d
PMC_SCSR_PCK3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	111;"	d
PMC_SCSR_PCK4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	112;"	d
PMC_SCSR_PCK5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	113;"	d
PMC_SCSR_PCK6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	114;"	d
PMC_SCSR_USBCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	107;"	d
PMC_SLPWK_AIPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SLPWK_AIPR; \/**< \\brief (Pmc Offset: 0x0144) SleepWalking Activity In Progress Register *\/$/;"	m	struct:__anon201
PMC_SLPWK_AIPR_AIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	716;"	d
PMC_SLPWK_ASR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SLPWK_ASR0; \/**< \\brief (Pmc Offset: 0x0120) SleepWalking Activity Status Register 0 *\/$/;"	m	struct:__anon201
PMC_SLPWK_ASR0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	589;"	d
PMC_SLPWK_ASR0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	590;"	d
PMC_SLPWK_ASR0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	591;"	d
PMC_SLPWK_ASR0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	592;"	d
PMC_SLPWK_ASR0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	593;"	d
PMC_SLPWK_ASR0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	594;"	d
PMC_SLPWK_ASR0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	595;"	d
PMC_SLPWK_ASR0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	596;"	d
PMC_SLPWK_ASR0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	597;"	d
PMC_SLPWK_ASR0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	598;"	d
PMC_SLPWK_ASR0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	599;"	d
PMC_SLPWK_ASR0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	600;"	d
PMC_SLPWK_ASR0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	601;"	d
PMC_SLPWK_ASR0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	602;"	d
PMC_SLPWK_ASR0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	603;"	d
PMC_SLPWK_ASR0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	604;"	d
PMC_SLPWK_ASR0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	605;"	d
PMC_SLPWK_ASR0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	606;"	d
PMC_SLPWK_ASR0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	607;"	d
PMC_SLPWK_ASR0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	608;"	d
PMC_SLPWK_ASR0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	609;"	d
PMC_SLPWK_ASR0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	610;"	d
PMC_SLPWK_ASR0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	586;"	d
PMC_SLPWK_ASR0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	587;"	d
PMC_SLPWK_ASR0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	588;"	d
PMC_SLPWK_ASR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SLPWK_ASR1; \/**< \\brief (Pmc Offset: 0x0140) SleepWalking Activity Status Register 1 *\/$/;"	m	struct:__anon201
PMC_SLPWK_ASR1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	690;"	d
PMC_SLPWK_ASR1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	691;"	d
PMC_SLPWK_ASR1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	692;"	d
PMC_SLPWK_ASR1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	693;"	d
PMC_SLPWK_ASR1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	694;"	d
PMC_SLPWK_ASR1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	695;"	d
PMC_SLPWK_ASR1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	696;"	d
PMC_SLPWK_ASR1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	697;"	d
PMC_SLPWK_ASR1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	698;"	d
PMC_SLPWK_ASR1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	699;"	d
PMC_SLPWK_ASR1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	700;"	d
PMC_SLPWK_ASR1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	701;"	d
PMC_SLPWK_ASR1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	702;"	d
PMC_SLPWK_ASR1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	703;"	d
PMC_SLPWK_ASR1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	704;"	d
PMC_SLPWK_ASR1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	705;"	d
PMC_SLPWK_ASR1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	706;"	d
PMC_SLPWK_ASR1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	707;"	d
PMC_SLPWK_ASR1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	708;"	d
PMC_SLPWK_ASR1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	709;"	d
PMC_SLPWK_ASR1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	710;"	d
PMC_SLPWK_ASR1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	711;"	d
PMC_SLPWK_ASR1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	712;"	d
PMC_SLPWK_ASR1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	713;"	d
PMC_SLPWK_ASR1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	714;"	d
PMC_SLPWK_DR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_SLPWK_DR0;  \/**< \\brief (Pmc Offset: 0x0118) SleepWalking Disable Register 0 *\/$/;"	m	struct:__anon201
PMC_SLPWK_DR0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	537;"	d
PMC_SLPWK_DR0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	538;"	d
PMC_SLPWK_DR0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	539;"	d
PMC_SLPWK_DR0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	540;"	d
PMC_SLPWK_DR0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	541;"	d
PMC_SLPWK_DR0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	542;"	d
PMC_SLPWK_DR0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	543;"	d
PMC_SLPWK_DR0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	544;"	d
PMC_SLPWK_DR0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	545;"	d
PMC_SLPWK_DR0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	546;"	d
PMC_SLPWK_DR0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	547;"	d
PMC_SLPWK_DR0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	548;"	d
PMC_SLPWK_DR0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	549;"	d
PMC_SLPWK_DR0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	550;"	d
PMC_SLPWK_DR0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	551;"	d
PMC_SLPWK_DR0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	552;"	d
PMC_SLPWK_DR0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	553;"	d
PMC_SLPWK_DR0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	554;"	d
PMC_SLPWK_DR0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	555;"	d
PMC_SLPWK_DR0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	556;"	d
PMC_SLPWK_DR0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	557;"	d
PMC_SLPWK_DR0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	558;"	d
PMC_SLPWK_DR0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	534;"	d
PMC_SLPWK_DR0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	535;"	d
PMC_SLPWK_DR0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	536;"	d
PMC_SLPWK_DR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_SLPWK_DR1;  \/**< \\brief (Pmc Offset: 0x0138) SleepWalking Disable Register 1 *\/$/;"	m	struct:__anon201
PMC_SLPWK_DR1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	638;"	d
PMC_SLPWK_DR1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	639;"	d
PMC_SLPWK_DR1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	640;"	d
PMC_SLPWK_DR1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	641;"	d
PMC_SLPWK_DR1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	642;"	d
PMC_SLPWK_DR1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	643;"	d
PMC_SLPWK_DR1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	644;"	d
PMC_SLPWK_DR1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	645;"	d
PMC_SLPWK_DR1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	646;"	d
PMC_SLPWK_DR1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	647;"	d
PMC_SLPWK_DR1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	648;"	d
PMC_SLPWK_DR1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	649;"	d
PMC_SLPWK_DR1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	650;"	d
PMC_SLPWK_DR1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	651;"	d
PMC_SLPWK_DR1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	652;"	d
PMC_SLPWK_DR1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	653;"	d
PMC_SLPWK_DR1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	654;"	d
PMC_SLPWK_DR1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	655;"	d
PMC_SLPWK_DR1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	656;"	d
PMC_SLPWK_DR1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	657;"	d
PMC_SLPWK_DR1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	658;"	d
PMC_SLPWK_DR1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	659;"	d
PMC_SLPWK_DR1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	660;"	d
PMC_SLPWK_DR1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	661;"	d
PMC_SLPWK_DR1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	662;"	d
PMC_SLPWK_ER0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_SLPWK_ER0;  \/**< \\brief (Pmc Offset: 0x0114) SleepWalking Enable Register 0 *\/$/;"	m	struct:__anon201
PMC_SLPWK_ER0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	511;"	d
PMC_SLPWK_ER0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	512;"	d
PMC_SLPWK_ER0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	513;"	d
PMC_SLPWK_ER0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	514;"	d
PMC_SLPWK_ER0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	515;"	d
PMC_SLPWK_ER0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	516;"	d
PMC_SLPWK_ER0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	517;"	d
PMC_SLPWK_ER0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	518;"	d
PMC_SLPWK_ER0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	519;"	d
PMC_SLPWK_ER0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	520;"	d
PMC_SLPWK_ER0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	521;"	d
PMC_SLPWK_ER0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	522;"	d
PMC_SLPWK_ER0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	523;"	d
PMC_SLPWK_ER0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	524;"	d
PMC_SLPWK_ER0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	525;"	d
PMC_SLPWK_ER0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	526;"	d
PMC_SLPWK_ER0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	527;"	d
PMC_SLPWK_ER0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	528;"	d
PMC_SLPWK_ER0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	529;"	d
PMC_SLPWK_ER0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	530;"	d
PMC_SLPWK_ER0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	531;"	d
PMC_SLPWK_ER0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	532;"	d
PMC_SLPWK_ER0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	508;"	d
PMC_SLPWK_ER0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	509;"	d
PMC_SLPWK_ER0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	510;"	d
PMC_SLPWK_ER1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __O  uint32_t PMC_SLPWK_ER1;  \/**< \\brief (Pmc Offset: 0x0134) SleepWalking Enable Register 1 *\/$/;"	m	struct:__anon201
PMC_SLPWK_ER1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	612;"	d
PMC_SLPWK_ER1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	613;"	d
PMC_SLPWK_ER1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	614;"	d
PMC_SLPWK_ER1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	615;"	d
PMC_SLPWK_ER1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	616;"	d
PMC_SLPWK_ER1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	617;"	d
PMC_SLPWK_ER1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	618;"	d
PMC_SLPWK_ER1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	619;"	d
PMC_SLPWK_ER1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	620;"	d
PMC_SLPWK_ER1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	621;"	d
PMC_SLPWK_ER1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	622;"	d
PMC_SLPWK_ER1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	623;"	d
PMC_SLPWK_ER1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	624;"	d
PMC_SLPWK_ER1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	625;"	d
PMC_SLPWK_ER1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	626;"	d
PMC_SLPWK_ER1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	627;"	d
PMC_SLPWK_ER1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	628;"	d
PMC_SLPWK_ER1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	629;"	d
PMC_SLPWK_ER1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	630;"	d
PMC_SLPWK_ER1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	631;"	d
PMC_SLPWK_ER1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	632;"	d
PMC_SLPWK_ER1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	633;"	d
PMC_SLPWK_ER1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	634;"	d
PMC_SLPWK_ER1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	635;"	d
PMC_SLPWK_ER1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	636;"	d
PMC_SLPWK_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SLPWK_SR0;  \/**< \\brief (Pmc Offset: 0x011C) SleepWalking Status Register 0 *\/$/;"	m	struct:__anon201
PMC_SLPWK_SR0_PID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	563;"	d
PMC_SLPWK_SR0_PID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	564;"	d
PMC_SLPWK_SR0_PID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	565;"	d
PMC_SLPWK_SR0_PID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	566;"	d
PMC_SLPWK_SR0_PID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	567;"	d
PMC_SLPWK_SR0_PID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	568;"	d
PMC_SLPWK_SR0_PID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	569;"	d
PMC_SLPWK_SR0_PID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	570;"	d
PMC_SLPWK_SR0_PID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	571;"	d
PMC_SLPWK_SR0_PID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	572;"	d
PMC_SLPWK_SR0_PID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	573;"	d
PMC_SLPWK_SR0_PID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	574;"	d
PMC_SLPWK_SR0_PID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	575;"	d
PMC_SLPWK_SR0_PID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	576;"	d
PMC_SLPWK_SR0_PID24	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	577;"	d
PMC_SLPWK_SR0_PID25	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	578;"	d
PMC_SLPWK_SR0_PID26	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	579;"	d
PMC_SLPWK_SR0_PID27	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	580;"	d
PMC_SLPWK_SR0_PID28	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	581;"	d
PMC_SLPWK_SR0_PID29	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	582;"	d
PMC_SLPWK_SR0_PID30	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	583;"	d
PMC_SLPWK_SR0_PID31	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	584;"	d
PMC_SLPWK_SR0_PID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	560;"	d
PMC_SLPWK_SR0_PID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	561;"	d
PMC_SLPWK_SR0_PID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	562;"	d
PMC_SLPWK_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SLPWK_SR1;  \/**< \\brief (Pmc Offset: 0x013C) SleepWalking Status Register 1 *\/$/;"	m	struct:__anon201
PMC_SLPWK_SR1_PID32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	664;"	d
PMC_SLPWK_SR1_PID33	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	665;"	d
PMC_SLPWK_SR1_PID34	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	666;"	d
PMC_SLPWK_SR1_PID35	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	667;"	d
PMC_SLPWK_SR1_PID37	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	668;"	d
PMC_SLPWK_SR1_PID39	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	669;"	d
PMC_SLPWK_SR1_PID40	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	670;"	d
PMC_SLPWK_SR1_PID41	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	671;"	d
PMC_SLPWK_SR1_PID42	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	672;"	d
PMC_SLPWK_SR1_PID43	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	673;"	d
PMC_SLPWK_SR1_PID44	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	674;"	d
PMC_SLPWK_SR1_PID45	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	675;"	d
PMC_SLPWK_SR1_PID46	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	676;"	d
PMC_SLPWK_SR1_PID47	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	677;"	d
PMC_SLPWK_SR1_PID48	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	678;"	d
PMC_SLPWK_SR1_PID49	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	679;"	d
PMC_SLPWK_SR1_PID50	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	680;"	d
PMC_SLPWK_SR1_PID51	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	681;"	d
PMC_SLPWK_SR1_PID52	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	682;"	d
PMC_SLPWK_SR1_PID53	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	683;"	d
PMC_SLPWK_SR1_PID56	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	684;"	d
PMC_SLPWK_SR1_PID57	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	685;"	d
PMC_SLPWK_SR1_PID58	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	686;"	d
PMC_SLPWK_SR1_PID59	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	687;"	d
PMC_SLPWK_SR1_PID60	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	688;"	d
PMC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_SR;         \/**< \\brief (Pmc Offset: 0x0068) Status Register *\/$/;"	m	struct:__anon201
PMC_SR_CFDEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	330;"	d
PMC_SR_CFDS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	331;"	d
PMC_SR_FOS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	332;"	d
PMC_SR_LOCKA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	317;"	d
PMC_SR_LOCKU	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	319;"	d
PMC_SR_MCKRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	318;"	d
PMC_SR_MOSCRCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	329;"	d
PMC_SR_MOSCSELS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	328;"	d
PMC_SR_MOSCXTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	316;"	d
PMC_SR_OSCSELS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	320;"	d
PMC_SR_PCKRDY0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	321;"	d
PMC_SR_PCKRDY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	322;"	d
PMC_SR_PCKRDY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	323;"	d
PMC_SR_PCKRDY3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	324;"	d
PMC_SR_PCKRDY4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	325;"	d
PMC_SR_PCKRDY5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	326;"	d
PMC_SR_PCKRDY6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	327;"	d
PMC_SR_XT32KERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	333;"	d
PMC_USB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_USB;        \/**< \\brief (Pmc Offset: 0x0038) USB Clock Register *\/$/;"	m	struct:__anon201
PMC_USB_USBDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	270;"	d
PMC_USB_USBDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	269;"	d
PMC_USB_USBDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	268;"	d
PMC_USB_USBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	267;"	d
PMC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __IO uint32_t PMC_WPMR;       \/**< \\brief (Pmc Offset: 0x00E4) Write Protection Mode Register *\/$/;"	m	struct:__anon201
PMC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	394;"	d
PMC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	397;"	d
PMC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	396;"	d
PMC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	398;"	d
PMC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	395;"	d
PMC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t PMC_WPSR;       \/**< \\brief (Pmc Offset: 0x00E8) Write Protection Status Register *\/$/;"	m	struct:__anon201
PMC_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	400;"	d
PMC_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	402;"	d
PMC_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	401;"	d
Pmc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^} Pmc;$/;"	t	typeref:struct:__anon201
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved1[1];$/;"	m	struct:__anon201
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved2[1];$/;"	m	struct:__anon201
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved3[1];$/;"	m	struct:__anon201
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved4[1];$/;"	m	struct:__anon201
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved5[1];$/;"	m	struct:__anon201
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved6[26];$/;"	m	struct:__anon201
Reserved7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved7[5];$/;"	m	struct:__anon201
Reserved8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	/^  __I  uint32_t Reserved8[4];$/;"	m	struct:__anon201
_SAMV71_PMC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pmc.h	31;"	d
PWMCH_NUM_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	60;"	d
PWMCMP_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	59;"	d
PWM_CCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t PWM_CCNT;    \/**< \\brief (PwmCh_num Offset: 0x14) PWM Channel Counter Register *\/$/;"	m	struct:__anon202
PWM_CCNT_CNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	569;"	d
PWM_CCNT_CNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	568;"	d
PWM_CDTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t PWM_CDTY;    \/**< \\brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register *\/$/;"	m	struct:__anon202
PWM_CDTYUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t PWM_CDTYUPD; \/**< \\brief (PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register *\/$/;"	m	struct:__anon202
PWM_CDTYUPD_CDTYUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	558;"	d
PWM_CDTYUPD_CDTYUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	557;"	d
PWM_CDTYUPD_CDTYUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	556;"	d
PWM_CDTY_CDTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	554;"	d
PWM_CDTY_CDTY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	553;"	d
PWM_CDTY_CDTY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	552;"	d
PWM_CH_NUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^       PwmCh_num PWM_CH_NUM[PWMCH_NUM_NUMBER]; \/**< \\brief (Pwm Offset: 0x200) ch_num = 0 .. 3 *\/$/;"	m	struct:__anon204
PWM_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_CLK;                      \/**< \\brief (Pwm Offset: 0x00) PWM Clock Register *\/$/;"	m	struct:__anon204
PWM_CLK_DIVA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	131;"	d
PWM_CLK_DIVA_CLKA_POFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	132;"	d
PWM_CLK_DIVA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	130;"	d
PWM_CLK_DIVA_PREA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	133;"	d
PWM_CLK_DIVA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	129;"	d
PWM_CLK_DIVB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	150;"	d
PWM_CLK_DIVB_CLKB_POFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	151;"	d
PWM_CLK_DIVB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	149;"	d
PWM_CLK_DIVB_PREB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	152;"	d
PWM_CLK_DIVB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	148;"	d
PWM_CLK_PREA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	136;"	d
PWM_CLK_PREA_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	137;"	d
PWM_CLK_PREA_CLK_DIV1024	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	147;"	d
PWM_CLK_PREA_CLK_DIV128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	144;"	d
PWM_CLK_PREA_CLK_DIV16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	141;"	d
PWM_CLK_PREA_CLK_DIV2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	138;"	d
PWM_CLK_PREA_CLK_DIV256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	145;"	d
PWM_CLK_PREA_CLK_DIV32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	142;"	d
PWM_CLK_PREA_CLK_DIV4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	139;"	d
PWM_CLK_PREA_CLK_DIV512	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	146;"	d
PWM_CLK_PREA_CLK_DIV64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	143;"	d
PWM_CLK_PREA_CLK_DIV8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	140;"	d
PWM_CLK_PREA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	135;"	d
PWM_CLK_PREA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	134;"	d
PWM_CLK_PREB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	155;"	d
PWM_CLK_PREB_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	156;"	d
PWM_CLK_PREB_CLK_DIV1024	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	166;"	d
PWM_CLK_PREB_CLK_DIV128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	163;"	d
PWM_CLK_PREB_CLK_DIV16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	160;"	d
PWM_CLK_PREB_CLK_DIV2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	157;"	d
PWM_CLK_PREB_CLK_DIV256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	164;"	d
PWM_CLK_PREB_CLK_DIV32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	161;"	d
PWM_CLK_PREB_CLK_DIV4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	158;"	d
PWM_CLK_PREB_CLK_DIV512	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	165;"	d
PWM_CLK_PREB_CLK_DIV64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	162;"	d
PWM_CLK_PREB_CLK_DIV8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	159;"	d
PWM_CLK_PREB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	154;"	d
PWM_CLK_PREB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	153;"	d
PWM_CMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^       PwmCmp    PWM_CMP[PWMCMP_NUMBER];       \/**< \\brief (Pwm Offset: 0x130) 0 .. 7 *\/$/;"	m	struct:__anon204
PWM_CMPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t PWM_CMPM;    \/**< \\brief (PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register *\/$/;"	m	struct:__anon203
PWM_CMPMUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t PWM_CMPMUPD; \/**< \\brief (PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register *\/$/;"	m	struct:__anon203
PWM_CMPMUPD_CENUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	514;"	d
PWM_CMPMUPD_CPRUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	520;"	d
PWM_CMPMUPD_CPRUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	519;"	d
PWM_CMPMUPD_CPRUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	518;"	d
PWM_CMPMUPD_CTRUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	517;"	d
PWM_CMPMUPD_CTRUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	516;"	d
PWM_CMPMUPD_CTRUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	515;"	d
PWM_CMPMUPD_CUPRUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	523;"	d
PWM_CMPMUPD_CUPRUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	522;"	d
PWM_CMPMUPD_CUPRUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	521;"	d
PWM_CMPM_CEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	497;"	d
PWM_CMPM_CPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	503;"	d
PWM_CMPM_CPRCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	506;"	d
PWM_CMPM_CPRCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	505;"	d
PWM_CMPM_CPRCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	504;"	d
PWM_CMPM_CPR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	502;"	d
PWM_CMPM_CPR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	501;"	d
PWM_CMPM_CTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	500;"	d
PWM_CMPM_CTR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	499;"	d
PWM_CMPM_CTR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	498;"	d
PWM_CMPM_CUPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	509;"	d
PWM_CMPM_CUPRCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	512;"	d
PWM_CMPM_CUPRCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	511;"	d
PWM_CMPM_CUPRCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	510;"	d
PWM_CMPM_CUPR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	508;"	d
PWM_CMPM_CUPR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	507;"	d
PWM_CMPV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t PWM_CMPV;    \/**< \\brief (PwmCmp Offset: 0x0) PWM Comparison 0 Value Register *\/$/;"	m	struct:__anon203
PWM_CMPVUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t PWM_CMPVUPD; \/**< \\brief (PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register *\/$/;"	m	struct:__anon203
PWM_CMPVUPD_CVMUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	495;"	d
PWM_CMPVUPD_CVUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	494;"	d
PWM_CMPVUPD_CVUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	493;"	d
PWM_CMPVUPD_CVUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	492;"	d
PWM_CMPV_CV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	489;"	d
PWM_CMPV_CVM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	490;"	d
PWM_CMPV_CV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	488;"	d
PWM_CMPV_CV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	487;"	d
PWM_CMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t PWM_CMR;     \/**< \\brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register *\/$/;"	m	struct:__anon202
PWM_CMR_CALG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	541;"	d
PWM_CMR_CES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	543;"	d
PWM_CMR_CPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	542;"	d
PWM_CMR_CPRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	527;"	d
PWM_CMR_CPRE_CLKA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	539;"	d
PWM_CMR_CPRE_CLKB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	540;"	d
PWM_CMR_CPRE_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	528;"	d
PWM_CMR_CPRE_MCK_DIV_1024	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	538;"	d
PWM_CMR_CPRE_MCK_DIV_128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	535;"	d
PWM_CMR_CPRE_MCK_DIV_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	532;"	d
PWM_CMR_CPRE_MCK_DIV_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	529;"	d
PWM_CMR_CPRE_MCK_DIV_256	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	536;"	d
PWM_CMR_CPRE_MCK_DIV_32	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	533;"	d
PWM_CMR_CPRE_MCK_DIV_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	530;"	d
PWM_CMR_CPRE_MCK_DIV_512	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	537;"	d
PWM_CMR_CPRE_MCK_DIV_64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	534;"	d
PWM_CMR_CPRE_MCK_DIV_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	531;"	d
PWM_CMR_CPRE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	526;"	d
PWM_CMR_CPRE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	525;"	d
PWM_CMR_DPOLI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	545;"	d
PWM_CMR_DTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	547;"	d
PWM_CMR_DTHI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	548;"	d
PWM_CMR_DTLI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	549;"	d
PWM_CMR_PPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	550;"	d
PWM_CMR_TCTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	546;"	d
PWM_CMR_UPDS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	544;"	d
PWM_CMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_CMUPD0;                   \/**< \\brief (Pwm Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) *\/$/;"	m	struct:__anon204
PWM_CMUPD0_CPOLINVUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	586;"	d
PWM_CMUPD0_CPOLUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	585;"	d
PWM_CMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_CMUPD1;                   \/**< \\brief (Pwm Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) *\/$/;"	m	struct:__anon204
PWM_CMUPD1_CPOLINVUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	589;"	d
PWM_CMUPD1_CPOLUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	588;"	d
PWM_CMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_CMUPD2;                   \/**< \\brief (Pwm Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) *\/$/;"	m	struct:__anon204
PWM_CMUPD2_CPOLINVUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	617;"	d
PWM_CMUPD2_CPOLUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	616;"	d
PWM_CMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_CMUPD3;                   \/**< \\brief (Pwm Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) *\/$/;"	m	struct:__anon204
PWM_CMUPD3_CPOLINVUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	645;"	d
PWM_CMUPD3_CPOLUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	644;"	d
PWM_CPRD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t PWM_CPRD;    \/**< \\brief (PwmCh_num Offset: 0xC) PWM Channel Period Register *\/$/;"	m	struct:__anon202
PWM_CPRDUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t PWM_CPRDUPD; \/**< \\brief (PwmCh_num Offset: 0x10) PWM Channel Period Update Register *\/$/;"	m	struct:__anon202
PWM_CPRDUPD_CPRDUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	566;"	d
PWM_CPRDUPD_CPRDUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	565;"	d
PWM_CPRDUPD_CPRDUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	564;"	d
PWM_CPRD_CPRD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	562;"	d
PWM_CPRD_CPRD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	561;"	d
PWM_CPRD_CPRD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	560;"	d
PWM_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_DIS;                      \/**< \\brief (Pwm Offset: 0x08) PWM Disable Register *\/$/;"	m	struct:__anon204
PWM_DIS_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	173;"	d
PWM_DIS_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	174;"	d
PWM_DIS_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	175;"	d
PWM_DIS_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	176;"	d
PWM_DMAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_DMAR;                     \/**< \\brief (Pwm Offset: 0x24) PWM DMA Register *\/$/;"	m	struct:__anon204
PWM_DMAR_DMADUTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	236;"	d
PWM_DMAR_DMADUTY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	235;"	d
PWM_DMAR_DMADUTY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	234;"	d
PWM_DT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t PWM_DT;      \/**< \\brief (PwmCh_num Offset: 0x18) PWM Channel Dead Time Register *\/$/;"	m	struct:__anon202
PWM_DTUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t PWM_DTUPD;   \/**< \\brief (PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register *\/$/;"	m	struct:__anon202
PWM_DTUPD_DTHUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	580;"	d
PWM_DTUPD_DTHUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	579;"	d
PWM_DTUPD_DTHUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	578;"	d
PWM_DTUPD_DTLUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	583;"	d
PWM_DTUPD_DTLUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	582;"	d
PWM_DTUPD_DTLUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	581;"	d
PWM_DT_DTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	573;"	d
PWM_DT_DTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	572;"	d
PWM_DT_DTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	571;"	d
PWM_DT_DTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	576;"	d
PWM_DT_DTL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	575;"	d
PWM_DT_DTL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	574;"	d
PWM_ELMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_ELMR[8];                  \/**< \\brief (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register *\/$/;"	m	struct:__anon204
PWM_ELMR_CSEL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	422;"	d
PWM_ELMR_CSEL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	423;"	d
PWM_ELMR_CSEL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	424;"	d
PWM_ELMR_CSEL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	425;"	d
PWM_ELMR_CSEL4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	426;"	d
PWM_ELMR_CSEL5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	427;"	d
PWM_ELMR_CSEL6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	428;"	d
PWM_ELMR_CSEL7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	429;"	d
PWM_ENA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_ENA;                      \/**< \\brief (Pwm Offset: 0x04) PWM Enable Register *\/$/;"	m	struct:__anon204
PWM_ENA_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	168;"	d
PWM_ENA_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	169;"	d
PWM_ENA_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	170;"	d
PWM_ENA_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	171;"	d
PWM_ETRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_ETRG1;                    \/**< \\brief (Pwm Offset: 0x42C) PWM External Trigger Register (trg_num = 1) *\/$/;"	m	struct:__anon204
PWM_ETRG1_MAXCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	593;"	d
PWM_ETRG1_MAXCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	592;"	d
PWM_ETRG1_MAXCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	591;"	d
PWM_ETRG1_RFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	606;"	d
PWM_ETRG1_TRGEDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	601;"	d
PWM_ETRG1_TRGEDGE_FALLING_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	602;"	d
PWM_ETRG1_TRGEDGE_RISING_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	603;"	d
PWM_ETRG1_TRGFILT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	604;"	d
PWM_ETRG1_TRGMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	596;"	d
PWM_ETRG1_TRGMODE_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	598;"	d
PWM_ETRG1_TRGMODE_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	599;"	d
PWM_ETRG1_TRGMODE_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	600;"	d
PWM_ETRG1_TRGMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	595;"	d
PWM_ETRG1_TRGMODE_OFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	597;"	d
PWM_ETRG1_TRGMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	594;"	d
PWM_ETRG1_TRGSRC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	605;"	d
PWM_ETRG2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_ETRG2;                    \/**< \\brief (Pwm Offset: 0x44C) PWM External Trigger Register (trg_num = 2) *\/$/;"	m	struct:__anon204
PWM_ETRG2_MAXCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	621;"	d
PWM_ETRG2_MAXCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	620;"	d
PWM_ETRG2_MAXCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	619;"	d
PWM_ETRG2_RFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	634;"	d
PWM_ETRG2_TRGEDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	629;"	d
PWM_ETRG2_TRGEDGE_FALLING_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	630;"	d
PWM_ETRG2_TRGEDGE_RISING_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	631;"	d
PWM_ETRG2_TRGFILT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	632;"	d
PWM_ETRG2_TRGMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	624;"	d
PWM_ETRG2_TRGMODE_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	626;"	d
PWM_ETRG2_TRGMODE_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	627;"	d
PWM_ETRG2_TRGMODE_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	628;"	d
PWM_ETRG2_TRGMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	623;"	d
PWM_ETRG2_TRGMODE_OFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	625;"	d
PWM_ETRG2_TRGMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	622;"	d
PWM_ETRG2_TRGSRC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	633;"	d
PWM_ETRG3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_ETRG3;                    \/**< \\brief (Pwm Offset: 0x46C) PWM External Trigger Register (trg_num = 3) *\/$/;"	m	struct:__anon204
PWM_ETRG3_MAXCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	649;"	d
PWM_ETRG3_MAXCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	648;"	d
PWM_ETRG3_MAXCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	647;"	d
PWM_ETRG3_RFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	662;"	d
PWM_ETRG3_TRGEDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	657;"	d
PWM_ETRG3_TRGEDGE_FALLING_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	658;"	d
PWM_ETRG3_TRGEDGE_RISING_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	659;"	d
PWM_ETRG3_TRGFILT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	660;"	d
PWM_ETRG3_TRGMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	652;"	d
PWM_ETRG3_TRGMODE_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	654;"	d
PWM_ETRG3_TRGMODE_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	655;"	d
PWM_ETRG3_TRGMODE_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	656;"	d
PWM_ETRG3_TRGMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	651;"	d
PWM_ETRG3_TRGMODE_OFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	653;"	d
PWM_ETRG3_TRGMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	650;"	d
PWM_ETRG3_TRGSRC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	661;"	d
PWM_ETRG4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_ETRG4;                    \/**< \\brief (Pwm Offset: 0x48C) PWM External Trigger Register (trg_num = 4) *\/$/;"	m	struct:__anon204
PWM_ETRG4_MAXCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	674;"	d
PWM_ETRG4_MAXCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	673;"	d
PWM_ETRG4_MAXCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	672;"	d
PWM_ETRG4_RFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	687;"	d
PWM_ETRG4_TRGEDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	682;"	d
PWM_ETRG4_TRGEDGE_FALLING_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	683;"	d
PWM_ETRG4_TRGEDGE_RISING_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	684;"	d
PWM_ETRG4_TRGFILT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	685;"	d
PWM_ETRG4_TRGMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	677;"	d
PWM_ETRG4_TRGMODE_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	679;"	d
PWM_ETRG4_TRGMODE_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	680;"	d
PWM_ETRG4_TRGMODE_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	681;"	d
PWM_ETRG4_TRGMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	676;"	d
PWM_ETRG4_TRGMODE_OFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	678;"	d
PWM_ETRG4_TRGMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	675;"	d
PWM_ETRG4_TRGSRC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	686;"	d
PWM_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_FCR;                      \/**< \\brief (Pwm Offset: 0x64) PWM Fault Clear Register *\/$/;"	m	struct:__anon204
PWM_FCR_FCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	398;"	d
PWM_FCR_FCLR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	397;"	d
PWM_FCR_FCLR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	396;"	d
PWM_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_FMR;                      \/**< \\brief (Pwm Offset: 0x5C) PWM Fault Mode Register *\/$/;"	m	struct:__anon204
PWM_FMR_FFIL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	389;"	d
PWM_FMR_FFIL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	388;"	d
PWM_FMR_FFIL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	387;"	d
PWM_FMR_FMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	386;"	d
PWM_FMR_FMOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	385;"	d
PWM_FMR_FMOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	384;"	d
PWM_FMR_FPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	383;"	d
PWM_FMR_FPOL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	382;"	d
PWM_FMR_FPOL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	381;"	d
PWM_FPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_FPE;                      \/**< \\brief (Pwm Offset: 0x6C) PWM Fault Protection Enable Register *\/$/;"	m	struct:__anon204
PWM_FPE_FPE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	411;"	d
PWM_FPE_FPE0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	410;"	d
PWM_FPE_FPE0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	409;"	d
PWM_FPE_FPE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	414;"	d
PWM_FPE_FPE1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	413;"	d
PWM_FPE_FPE1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	412;"	d
PWM_FPE_FPE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	417;"	d
PWM_FPE_FPE2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	416;"	d
PWM_FPE_FPE2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	415;"	d
PWM_FPE_FPE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	420;"	d
PWM_FPE_FPE3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	419;"	d
PWM_FPE_FPE3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	418;"	d
PWM_FPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_FPV1;                     \/**< \\brief (Pwm Offset: 0x68) PWM Fault Protection Value Register 1 *\/$/;"	m	struct:__anon204
PWM_FPV1_FPVH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	400;"	d
PWM_FPV1_FPVH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	401;"	d
PWM_FPV1_FPVH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	402;"	d
PWM_FPV1_FPVH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	403;"	d
PWM_FPV1_FPVL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	404;"	d
PWM_FPV1_FPVL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	405;"	d
PWM_FPV1_FPVL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	406;"	d
PWM_FPV1_FPVL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	407;"	d
PWM_FPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_FPV2;                     \/**< \\brief (Pwm Offset: 0xC0) PWM Fault Protection Value 2 Register *\/$/;"	m	struct:__anon204
PWM_FPV2_FPZH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	445;"	d
PWM_FPV2_FPZH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	446;"	d
PWM_FPV2_FPZH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	447;"	d
PWM_FPV2_FPZH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	448;"	d
PWM_FPV2_FPZL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	449;"	d
PWM_FPV2_FPZL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	450;"	d
PWM_FPV2_FPZL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	451;"	d
PWM_FPV2_FPZL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	452;"	d
PWM_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_FSR;                      \/**< \\brief (Pwm Offset: 0x60) PWM Fault Status Register *\/$/;"	m	struct:__anon204
PWM_FSR_FIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	392;"	d
PWM_FSR_FIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	391;"	d
PWM_FSR_FS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	394;"	d
PWM_FSR_FS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	393;"	d
PWM_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_IDR1;                     \/**< \\brief (Pwm Offset: 0x14) PWM Interrupt Disable Register 1 *\/$/;"	m	struct:__anon204
PWM_IDR1_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	192;"	d
PWM_IDR1_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	193;"	d
PWM_IDR1_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	194;"	d
PWM_IDR1_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	195;"	d
PWM_IDR1_FCHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	196;"	d
PWM_IDR1_FCHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	197;"	d
PWM_IDR1_FCHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	198;"	d
PWM_IDR1_FCHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	199;"	d
PWM_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_IDR2;                     \/**< \\brief (Pwm Offset: 0x38) PWM Interrupt Disable Register 2 *\/$/;"	m	struct:__anon204
PWM_IDR2_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	272;"	d
PWM_IDR2_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	273;"	d
PWM_IDR2_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	274;"	d
PWM_IDR2_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	275;"	d
PWM_IDR2_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	276;"	d
PWM_IDR2_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	277;"	d
PWM_IDR2_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	278;"	d
PWM_IDR2_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	279;"	d
PWM_IDR2_CMPU0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	280;"	d
PWM_IDR2_CMPU1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	281;"	d
PWM_IDR2_CMPU2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	282;"	d
PWM_IDR2_CMPU3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	283;"	d
PWM_IDR2_CMPU4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	284;"	d
PWM_IDR2_CMPU5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	285;"	d
PWM_IDR2_CMPU6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	286;"	d
PWM_IDR2_CMPU7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	287;"	d
PWM_IDR2_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	271;"	d
PWM_IDR2_WRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	270;"	d
PWM_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_IER1;                     \/**< \\brief (Pwm Offset: 0x10) PWM Interrupt Enable Register 1 *\/$/;"	m	struct:__anon204
PWM_IER1_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	183;"	d
PWM_IER1_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	184;"	d
PWM_IER1_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	185;"	d
PWM_IER1_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	186;"	d
PWM_IER1_FCHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	187;"	d
PWM_IER1_FCHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	188;"	d
PWM_IER1_FCHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	189;"	d
PWM_IER1_FCHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	190;"	d
PWM_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_IER2;                     \/**< \\brief (Pwm Offset: 0x34) PWM Interrupt Enable Register 2 *\/$/;"	m	struct:__anon204
PWM_IER2_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	253;"	d
PWM_IER2_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	254;"	d
PWM_IER2_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	255;"	d
PWM_IER2_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	256;"	d
PWM_IER2_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	257;"	d
PWM_IER2_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	258;"	d
PWM_IER2_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	259;"	d
PWM_IER2_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	260;"	d
PWM_IER2_CMPU0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	261;"	d
PWM_IER2_CMPU1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	262;"	d
PWM_IER2_CMPU2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	263;"	d
PWM_IER2_CMPU3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	264;"	d
PWM_IER2_CMPU4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	265;"	d
PWM_IER2_CMPU5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	266;"	d
PWM_IER2_CMPU6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	267;"	d
PWM_IER2_CMPU7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	268;"	d
PWM_IER2_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	252;"	d
PWM_IER2_WRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	251;"	d
PWM_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_IMR1;                     \/**< \\brief (Pwm Offset: 0x18) PWM Interrupt Mask Register 1 *\/$/;"	m	struct:__anon204
PWM_IMR1_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	201;"	d
PWM_IMR1_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	202;"	d
PWM_IMR1_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	203;"	d
PWM_IMR1_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	204;"	d
PWM_IMR1_FCHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	205;"	d
PWM_IMR1_FCHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	206;"	d
PWM_IMR1_FCHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	207;"	d
PWM_IMR1_FCHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	208;"	d
PWM_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_IMR2;                     \/**< \\brief (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 *\/$/;"	m	struct:__anon204
PWM_IMR2_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	291;"	d
PWM_IMR2_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	292;"	d
PWM_IMR2_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	293;"	d
PWM_IMR2_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	294;"	d
PWM_IMR2_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	295;"	d
PWM_IMR2_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	296;"	d
PWM_IMR2_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	297;"	d
PWM_IMR2_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	298;"	d
PWM_IMR2_CMPU0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	299;"	d
PWM_IMR2_CMPU1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	300;"	d
PWM_IMR2_CMPU2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	301;"	d
PWM_IMR2_CMPU3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	302;"	d
PWM_IMR2_CMPU4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	303;"	d
PWM_IMR2_CMPU5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	304;"	d
PWM_IMR2_CMPU6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	305;"	d
PWM_IMR2_CMPU7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	306;"	d
PWM_IMR2_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	290;"	d
PWM_IMR2_WRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	289;"	d
PWM_ISR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_ISR1;                     \/**< \\brief (Pwm Offset: 0x1C) PWM Interrupt Status Register 1 *\/$/;"	m	struct:__anon204
PWM_ISR1_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	210;"	d
PWM_ISR1_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	211;"	d
PWM_ISR1_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	212;"	d
PWM_ISR1_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	213;"	d
PWM_ISR1_FCHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	214;"	d
PWM_ISR1_FCHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	215;"	d
PWM_ISR1_FCHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	216;"	d
PWM_ISR1_FCHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	217;"	d
PWM_ISR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_ISR2;                     \/**< \\brief (Pwm Offset: 0x40) PWM Interrupt Status Register 2 *\/$/;"	m	struct:__anon204
PWM_ISR2_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	310;"	d
PWM_ISR2_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	311;"	d
PWM_ISR2_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	312;"	d
PWM_ISR2_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	313;"	d
PWM_ISR2_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	314;"	d
PWM_ISR2_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	315;"	d
PWM_ISR2_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	316;"	d
PWM_ISR2_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	317;"	d
PWM_ISR2_CMPU0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	318;"	d
PWM_ISR2_CMPU1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	319;"	d
PWM_ISR2_CMPU2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	320;"	d
PWM_ISR2_CMPU3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	321;"	d
PWM_ISR2_CMPU4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	322;"	d
PWM_ISR2_CMPU5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	323;"	d
PWM_ISR2_CMPU6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	324;"	d
PWM_ISR2_CMPU7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	325;"	d
PWM_ISR2_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	309;"	d
PWM_ISR2_WRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	308;"	d
PWM_LEBR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_LEBR1;                    \/**< \\brief (Pwm Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) *\/$/;"	m	struct:__anon204
PWM_LEBR1_LEBDELAY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	610;"	d
PWM_LEBR1_LEBDELAY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	609;"	d
PWM_LEBR1_LEBDELAY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	608;"	d
PWM_LEBR1_PWMHFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	613;"	d
PWM_LEBR1_PWMHREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	614;"	d
PWM_LEBR1_PWMLFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	611;"	d
PWM_LEBR1_PWMLREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	612;"	d
PWM_LEBR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_LEBR2;                    \/**< \\brief (Pwm Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) *\/$/;"	m	struct:__anon204
PWM_LEBR2_LEBDELAY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	638;"	d
PWM_LEBR2_LEBDELAY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	637;"	d
PWM_LEBR2_LEBDELAY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	636;"	d
PWM_LEBR2_PWMHFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	641;"	d
PWM_LEBR2_PWMHREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	642;"	d
PWM_LEBR2_PWMLFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	639;"	d
PWM_LEBR2_PWMLREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	640;"	d
PWM_LEBR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_LEBR3;                    \/**< \\brief (Pwm Offset: 0x470) PWM Leading-Edge Blanking Register (trg_num = 3) *\/$/;"	m	struct:__anon204
PWM_LEBR3_LEBDELAY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	666;"	d
PWM_LEBR3_LEBDELAY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	665;"	d
PWM_LEBR3_LEBDELAY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	664;"	d
PWM_LEBR3_PWMHFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	669;"	d
PWM_LEBR3_PWMHREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	670;"	d
PWM_LEBR3_PWMLFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	667;"	d
PWM_LEBR3_PWMLREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	668;"	d
PWM_LEBR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_LEBR4;                    \/**< \\brief (Pwm Offset: 0x490) PWM Leading-Edge Blanking Register (trg_num = 4) *\/$/;"	m	struct:__anon204
PWM_LEBR4_LEBDELAY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	691;"	d
PWM_LEBR4_LEBDELAY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	690;"	d
PWM_LEBR4_LEBDELAY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	689;"	d
PWM_LEBR4_PWMHFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	694;"	d
PWM_LEBR4_PWMHREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	695;"	d
PWM_LEBR4_PWMLFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	692;"	d
PWM_LEBR4_PWMLREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	693;"	d
PWM_OOV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_OOV;                      \/**< \\brief (Pwm Offset: 0x44) PWM Output Override Value Register *\/$/;"	m	struct:__anon204
PWM_OOV_OOVH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	327;"	d
PWM_OOV_OOVH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	328;"	d
PWM_OOV_OOVH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	329;"	d
PWM_OOV_OOVH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	330;"	d
PWM_OOV_OOVL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	331;"	d
PWM_OOV_OOVL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	332;"	d
PWM_OOV_OOVL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	333;"	d
PWM_OOV_OOVL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	334;"	d
PWM_OS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_OS;                       \/**< \\brief (Pwm Offset: 0x48) PWM Output Selection Register *\/$/;"	m	struct:__anon204
PWM_OSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_OSC;                      \/**< \\brief (Pwm Offset: 0x50) PWM Output Selection Clear Register *\/$/;"	m	struct:__anon204
PWM_OSCUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_OSCUPD;                   \/**< \\brief (Pwm Offset: 0x58) PWM Output Selection Clear Update Register *\/$/;"	m	struct:__anon204
PWM_OSCUPD_OSCUPH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	372;"	d
PWM_OSCUPD_OSCUPH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	373;"	d
PWM_OSCUPD_OSCUPH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	374;"	d
PWM_OSCUPD_OSCUPH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	375;"	d
PWM_OSCUPD_OSCUPL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	376;"	d
PWM_OSCUPD_OSCUPL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	377;"	d
PWM_OSCUPD_OSCUPL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	378;"	d
PWM_OSCUPD_OSCUPL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	379;"	d
PWM_OSC_OSCH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	354;"	d
PWM_OSC_OSCH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	355;"	d
PWM_OSC_OSCH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	356;"	d
PWM_OSC_OSCH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	357;"	d
PWM_OSC_OSCL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	358;"	d
PWM_OSC_OSCL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	359;"	d
PWM_OSC_OSCL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	360;"	d
PWM_OSC_OSCL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	361;"	d
PWM_OSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_OSS;                      \/**< \\brief (Pwm Offset: 0x4C) PWM Output Selection Set Register *\/$/;"	m	struct:__anon204
PWM_OSSUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_OSSUPD;                   \/**< \\brief (Pwm Offset: 0x54) PWM Output Selection Set Update Register *\/$/;"	m	struct:__anon204
PWM_OSSUPD_OSSUPH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	363;"	d
PWM_OSSUPD_OSSUPH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	364;"	d
PWM_OSSUPD_OSSUPH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	365;"	d
PWM_OSSUPD_OSSUPH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	366;"	d
PWM_OSSUPD_OSSUPL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	367;"	d
PWM_OSSUPD_OSSUPL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	368;"	d
PWM_OSSUPD_OSSUPL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	369;"	d
PWM_OSSUPD_OSSUPL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	370;"	d
PWM_OSS_OSSH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	345;"	d
PWM_OSS_OSSH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	346;"	d
PWM_OSS_OSSH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	347;"	d
PWM_OSS_OSSH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	348;"	d
PWM_OSS_OSSL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	349;"	d
PWM_OSS_OSSL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	350;"	d
PWM_OSS_OSSL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	351;"	d
PWM_OSS_OSSL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	352;"	d
PWM_OS_OSH0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	336;"	d
PWM_OS_OSH1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	337;"	d
PWM_OS_OSH2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	338;"	d
PWM_OS_OSH3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	339;"	d
PWM_OS_OSL0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	340;"	d
PWM_OS_OSL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	341;"	d
PWM_OS_OSL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	342;"	d
PWM_OS_OSL3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	343;"	d
PWM_SCM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_SCM;                      \/**< \\brief (Pwm Offset: 0x20) PWM Sync Channels Mode Register *\/$/;"	m	struct:__anon204
PWM_SCM_PTRCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	232;"	d
PWM_SCM_PTRCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	231;"	d
PWM_SCM_PTRCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	230;"	d
PWM_SCM_PTRM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	229;"	d
PWM_SCM_SYNC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	219;"	d
PWM_SCM_SYNC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	220;"	d
PWM_SCM_SYNC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	221;"	d
PWM_SCM_SYNC3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	222;"	d
PWM_SCM_UPDM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	225;"	d
PWM_SCM_UPDM_MODE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	226;"	d
PWM_SCM_UPDM_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	227;"	d
PWM_SCM_UPDM_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	228;"	d
PWM_SCM_UPDM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	224;"	d
PWM_SCM_UPDM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	223;"	d
PWM_SCUC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_SCUC;                     \/**< \\brief (Pwm Offset: 0x28) PWM Sync Channels Update Control Register *\/$/;"	m	struct:__anon204
PWM_SCUC_UPDULOCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	238;"	d
PWM_SCUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_SCUP;                     \/**< \\brief (Pwm Offset: 0x2C) PWM Sync Channels Update Period Register *\/$/;"	m	struct:__anon204
PWM_SCUPUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_SCUPUPD;                  \/**< \\brief (Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register *\/$/;"	m	struct:__anon204
PWM_SCUPUPD_UPRUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	249;"	d
PWM_SCUPUPD_UPRUPD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	248;"	d
PWM_SCUPUPD_UPRUPD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	247;"	d
PWM_SCUP_UPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	242;"	d
PWM_SCUP_UPRCNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	245;"	d
PWM_SCUP_UPRCNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	244;"	d
PWM_SCUP_UPRCNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	243;"	d
PWM_SCUP_UPR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	241;"	d
PWM_SCUP_UPR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	240;"	d
PWM_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_SMMR;                     \/**< \\brief (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register *\/$/;"	m	struct:__anon204
PWM_SMMR_DOWN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	442;"	d
PWM_SMMR_DOWN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	443;"	d
PWM_SMMR_GCEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	440;"	d
PWM_SMMR_GCEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	441;"	d
PWM_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_SR;                       \/**< \\brief (Pwm Offset: 0x0C) PWM Status Register *\/$/;"	m	struct:__anon204
PWM_SR_CHID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	178;"	d
PWM_SR_CHID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	179;"	d
PWM_SR_CHID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	180;"	d
PWM_SR_CHID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	181;"	d
PWM_SSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __IO uint32_t  PWM_SSPR;                     \/**< \\brief (Pwm Offset: 0xA0) PWM Spread Spectrum Register *\/$/;"	m	struct:__anon204
PWM_SSPR_SPRD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	433;"	d
PWM_SSPR_SPRDM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	434;"	d
PWM_SSPR_SPRD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	432;"	d
PWM_SSPR_SPRD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	431;"	d
PWM_SSPUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_SSPUP;                    \/**< \\brief (Pwm Offset: 0xA4) PWM Spread Spectrum Update Register *\/$/;"	m	struct:__anon204
PWM_SSPUP_SPRDUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	438;"	d
PWM_SSPUP_SPRDUP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	437;"	d
PWM_SSPUP_SPRDUP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	436;"	d
PWM_WPCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __O  uint32_t  PWM_WPCR;                     \/**< \\brief (Pwm Offset: 0xE4) PWM Write Protection Control Register *\/$/;"	m	struct:__anon204
PWM_WPCR_WPCMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	456;"	d
PWM_WPCR_WPCMD_DISABLE_SW_PROT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	457;"	d
PWM_WPCR_WPCMD_ENABLE_HW_PROT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	459;"	d
PWM_WPCR_WPCMD_ENABLE_SW_PROT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	458;"	d
PWM_WPCR_WPCMD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	455;"	d
PWM_WPCR_WPCMD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	454;"	d
PWM_WPCR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	468;"	d
PWM_WPCR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	467;"	d
PWM_WPCR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	469;"	d
PWM_WPCR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	466;"	d
PWM_WPCR_WPRG0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	460;"	d
PWM_WPCR_WPRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	461;"	d
PWM_WPCR_WPRG2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	462;"	d
PWM_WPCR_WPRG3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	463;"	d
PWM_WPCR_WPRG4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	464;"	d
PWM_WPCR_WPRG5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	465;"	d
PWM_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  PWM_WPSR;                     \/**< \\brief (Pwm Offset: 0xE8) PWM Write Protection Status Register *\/$/;"	m	struct:__anon204
PWM_WPSR_WPHWS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	478;"	d
PWM_WPSR_WPHWS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	479;"	d
PWM_WPSR_WPHWS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	480;"	d
PWM_WPSR_WPHWS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	481;"	d
PWM_WPSR_WPHWS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	482;"	d
PWM_WPSR_WPHWS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	483;"	d
PWM_WPSR_WPSWS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	471;"	d
PWM_WPSR_WPSWS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	472;"	d
PWM_WPSR_WPSWS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	473;"	d
PWM_WPSR_WPSWS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	474;"	d
PWM_WPSR_WPSWS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	475;"	d
PWM_WPSR_WPSWS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	476;"	d
PWM_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	477;"	d
PWM_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	485;"	d
PWM_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	484;"	d
Pwm	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^} Pwm;$/;"	t	typeref:struct:__anon204
PwmCh_num	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^} PwmCh_num;$/;"	t	typeref:struct:__anon202
PwmCmp	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^} PwmCmp;$/;"	t	typeref:struct:__anon203
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved1[3];$/;"	m	struct:__anon204
Reserved10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved10[2];$/;"	m	struct:__anon204
Reserved11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved11[3];$/;"	m	struct:__anon204
Reserved12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved12[2];$/;"	m	struct:__anon204
Reserved13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved13[3];$/;"	m	struct:__anon204
Reserved14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved14[2];$/;"	m	struct:__anon204
Reserved15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved15[6];$/;"	m	struct:__anon204
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved2[1];$/;"	m	struct:__anon204
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved3[2];$/;"	m	struct:__anon204
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved4[3];$/;"	m	struct:__anon204
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved5[8];$/;"	m	struct:__anon204
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved6[17];$/;"	m	struct:__anon204
Reserved7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved7[20];$/;"	m	struct:__anon204
Reserved8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved8[96];$/;"	m	struct:__anon204
Reserved9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	/^  __I  uint32_t  Reserved9[7];$/;"	m	struct:__anon204
_SAMV71_PWM_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_pwm.h	31;"	d
QSPI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __O  uint32_t QSPI_CR;       \/**< \\brief (Qspi Offset: 0x00) Control Register *\/$/;"	m	struct:__anon205
QSPI_CR_LASTXFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	67;"	d
QSPI_CR_QSPIDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	65;"	d
QSPI_CR_QSPIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	64;"	d
QSPI_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	66;"	d
QSPI_IAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_IAR;      \/**< \\brief (Qspi Offset: 0x30) Instruction Address Register *\/$/;"	m	struct:__anon205
QSPI_IAR_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	154;"	d
QSPI_IAR_ADDR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	153;"	d
QSPI_IAR_ADDR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	152;"	d
QSPI_ICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_ICR;      \/**< \\brief (Qspi Offset: 0x34) Instruction Code Register *\/$/;"	m	struct:__anon205
QSPI_ICR_INST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	158;"	d
QSPI_ICR_INST_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	157;"	d
QSPI_ICR_INST_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	156;"	d
QSPI_ICR_OPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	161;"	d
QSPI_ICR_OPT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	160;"	d
QSPI_ICR_OPT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	159;"	d
QSPI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __O  uint32_t QSPI_IDR;      \/**< \\brief (Qspi Offset: 0x18) Interrupt Disable Register *\/$/;"	m	struct:__anon205
QSPI_IDR_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	131;"	d
QSPI_IDR_CSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	132;"	d
QSPI_IDR_INSTRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	133;"	d
QSPI_IDR_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	130;"	d
QSPI_IDR_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	127;"	d
QSPI_IDR_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	128;"	d
QSPI_IDR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	129;"	d
QSPI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __O  uint32_t QSPI_IER;      \/**< \\brief (Qspi Offset: 0x14) Interrupt Enable Register *\/$/;"	m	struct:__anon205
QSPI_IER_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	123;"	d
QSPI_IER_CSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	124;"	d
QSPI_IER_INSTRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	125;"	d
QSPI_IER_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	122;"	d
QSPI_IER_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	119;"	d
QSPI_IER_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	120;"	d
QSPI_IER_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	121;"	d
QSPI_IFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_IFR;      \/**< \\brief (Qspi Offset: 0x38) Instruction Frame Register *\/$/;"	m	struct:__anon205
QSPI_IFR_ADDREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	174;"	d
QSPI_IFR_ADDRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	184;"	d
QSPI_IFR_ADDRL_24_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	185;"	d
QSPI_IFR_ADDRL_32_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	186;"	d
QSPI_IFR_CRM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	194;"	d
QSPI_IFR_CRM_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	195;"	d
QSPI_IFR_CRM_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	196;"	d
QSPI_IFR_DATAEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	176;"	d
QSPI_IFR_INSTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	173;"	d
QSPI_IFR_NBDUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	199;"	d
QSPI_IFR_NBDUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	198;"	d
QSPI_IFR_NBDUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	197;"	d
QSPI_IFR_OPTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	175;"	d
QSPI_IFR_OPTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	179;"	d
QSPI_IFR_OPTL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	178;"	d
QSPI_IFR_OPTL_OPTION_1BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	180;"	d
QSPI_IFR_OPTL_OPTION_2BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	181;"	d
QSPI_IFR_OPTL_OPTION_4BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	182;"	d
QSPI_IFR_OPTL_OPTION_8BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	183;"	d
QSPI_IFR_OPTL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	177;"	d
QSPI_IFR_TFRTYP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	189;"	d
QSPI_IFR_TFRTYP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	188;"	d
QSPI_IFR_TFRTYP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	187;"	d
QSPI_IFR_TFRTYP_TRSFR_READ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	190;"	d
QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	191;"	d
QSPI_IFR_TFRTYP_TRSFR_WRITE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	192;"	d
QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	193;"	d
QSPI_IFR_WIDTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	165;"	d
QSPI_IFR_WIDTH_DUAL_CMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	171;"	d
QSPI_IFR_WIDTH_DUAL_IO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	169;"	d
QSPI_IFR_WIDTH_DUAL_OUTPUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	167;"	d
QSPI_IFR_WIDTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	164;"	d
QSPI_IFR_WIDTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	163;"	d
QSPI_IFR_WIDTH_QUAD_CMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	172;"	d
QSPI_IFR_WIDTH_QUAD_IO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	170;"	d
QSPI_IFR_WIDTH_QUAD_OUTPUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	168;"	d
QSPI_IFR_WIDTH_SINGLE_BIT_SPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	166;"	d
QSPI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t QSPI_IMR;      \/**< \\brief (Qspi Offset: 0x1C) Interrupt Mask Register *\/$/;"	m	struct:__anon205
QSPI_IMR_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	139;"	d
QSPI_IMR_CSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	140;"	d
QSPI_IMR_INSTRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	141;"	d
QSPI_IMR_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	138;"	d
QSPI_IMR_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	135;"	d
QSPI_IMR_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	136;"	d
QSPI_IMR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	137;"	d
QSPI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_MR;       \/**< \\brief (Qspi Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon205
QSPI_MR_CSMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	80;"	d
QSPI_MR_CSMODE_LASTXFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	82;"	d
QSPI_MR_CSMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	79;"	d
QSPI_MR_CSMODE_NOT_RELOADED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	81;"	d
QSPI_MR_CSMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	78;"	d
QSPI_MR_CSMODE_SYSTEMATICALLY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	83;"	d
QSPI_MR_DLYBCT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	98;"	d
QSPI_MR_DLYBCT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	97;"	d
QSPI_MR_DLYBCT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	96;"	d
QSPI_MR_DLYCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	101;"	d
QSPI_MR_DLYCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	100;"	d
QSPI_MR_DLYCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	99;"	d
QSPI_MR_LLB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	72;"	d
QSPI_MR_LLB_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	73;"	d
QSPI_MR_LLB_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	74;"	d
QSPI_MR_NBBITS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	86;"	d
QSPI_MR_NBBITS_10_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	89;"	d
QSPI_MR_NBBITS_11_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	90;"	d
QSPI_MR_NBBITS_12_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	91;"	d
QSPI_MR_NBBITS_13_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	92;"	d
QSPI_MR_NBBITS_14_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	93;"	d
QSPI_MR_NBBITS_15_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	94;"	d
QSPI_MR_NBBITS_16_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	95;"	d
QSPI_MR_NBBITS_8_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	87;"	d
QSPI_MR_NBBITS_9_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	88;"	d
QSPI_MR_NBBITS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	85;"	d
QSPI_MR_NBBITS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	84;"	d
QSPI_MR_SMM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	69;"	d
QSPI_MR_SMM_MEMORY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	71;"	d
QSPI_MR_SMM_SPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	70;"	d
QSPI_MR_WDRBT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	75;"	d
QSPI_MR_WDRBT_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	76;"	d
QSPI_MR_WDRBT_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	77;"	d
QSPI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t QSPI_RDR;      \/**< \\brief (Qspi Offset: 0x08) Receive Data Register *\/$/;"	m	struct:__anon205
QSPI_RDR_RD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	104;"	d
QSPI_RDR_RD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	103;"	d
QSPI_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_SCR;      \/**< \\brief (Qspi Offset: 0x20) Serial Clock Register *\/$/;"	m	struct:__anon205
QSPI_SCR_CPHA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	144;"	d
QSPI_SCR_CPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	143;"	d
QSPI_SCR_DLYBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	150;"	d
QSPI_SCR_DLYBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	149;"	d
QSPI_SCR_DLYBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	148;"	d
QSPI_SCR_SCBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	147;"	d
QSPI_SCR_SCBR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	146;"	d
QSPI_SCR_SCBR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	145;"	d
QSPI_SKR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __O  uint32_t QSPI_SKR;      \/**< \\brief (Qspi Offset: 0x44) Scrambling Key Register *\/$/;"	m	struct:__anon205
QSPI_SKR_USRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	208;"	d
QSPI_SKR_USRK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	207;"	d
QSPI_SKR_USRK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	206;"	d
QSPI_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_SMR;      \/**< \\brief (Qspi Offset: 0x40) Scrambling Mode Register *\/$/;"	m	struct:__anon205
QSPI_SMR_RVDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	204;"	d
QSPI_SMR_SCREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	201;"	d
QSPI_SMR_SCREN_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	202;"	d
QSPI_SMR_SCREN_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	203;"	d
QSPI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t QSPI_SR;       \/**< \\brief (Qspi Offset: 0x10) Status Register *\/$/;"	m	struct:__anon205
QSPI_SR_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	114;"	d
QSPI_SR_CSS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	115;"	d
QSPI_SR_INSTRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	116;"	d
QSPI_SR_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	113;"	d
QSPI_SR_QSPIENS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	117;"	d
QSPI_SR_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	110;"	d
QSPI_SR_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	111;"	d
QSPI_SR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	112;"	d
QSPI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __O  uint32_t QSPI_TDR;      \/**< \\brief (Qspi Offset: 0x0C) Transmit Data Register *\/$/;"	m	struct:__anon205
QSPI_TDR_TD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	108;"	d
QSPI_TDR_TD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	107;"	d
QSPI_TDR_TD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	106;"	d
QSPI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __IO uint32_t QSPI_WPMR;     \/**< \\brief (Qspi Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon205
QSPI_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	210;"	d
QSPI_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	213;"	d
QSPI_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	212;"	d
QSPI_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	214;"	d
QSPI_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	211;"	d
QSPI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t QSPI_WPSR;     \/**< \\brief (Qspi Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon205
QSPI_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	216;"	d
QSPI_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	218;"	d
QSPI_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	217;"	d
Qspi	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^} Qspi;$/;"	t	typeref:struct:__anon205
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t Reserved1[3];$/;"	m	struct:__anon205
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t Reserved2[1];$/;"	m	struct:__anon205
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	/^  __I  uint32_t Reserved3[39];$/;"	m	struct:__anon205
_SAMV71_QSPI_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_qspi.h	31;"	d
RSTC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	/^  __O  uint32_t RSTC_CR; \/**< \\brief (Rstc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon206
RSTC_CR_EXTRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	49;"	d
RSTC_CR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	52;"	d
RSTC_CR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	51;"	d
RSTC_CR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	53;"	d
RSTC_CR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	50;"	d
RSTC_CR_PROCRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	48;"	d
RSTC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	/^  __IO uint32_t RSTC_MR; \/**< \\brief (Rstc Offset: 0x08) Mode Register *\/$/;"	m	struct:__anon206
RSTC_MR_ERSTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	70;"	d
RSTC_MR_ERSTL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	69;"	d
RSTC_MR_ERSTL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	68;"	d
RSTC_MR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	73;"	d
RSTC_MR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	72;"	d
RSTC_MR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	74;"	d
RSTC_MR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	71;"	d
RSTC_MR_URSTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	66;"	d
RSTC_MR_URSTIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	67;"	d
RSTC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	/^  __I  uint32_t RSTC_SR; \/**< \\brief (Rstc Offset: 0x04) Status Register *\/$/;"	m	struct:__anon206
RSTC_SR_NRSTL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	63;"	d
RSTC_SR_RSTTYP_BACKUP_RST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	59;"	d
RSTC_SR_RSTTYP_GENERAL_RST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	58;"	d
RSTC_SR_RSTTYP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	57;"	d
RSTC_SR_RSTTYP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	56;"	d
RSTC_SR_RSTTYP_SOFT_RST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	61;"	d
RSTC_SR_RSTTYP_USER_RST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	62;"	d
RSTC_SR_RSTTYP_WDT_RST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	60;"	d
RSTC_SR_SRCMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	64;"	d
RSTC_SR_URSTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	55;"	d
Rstc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	/^} Rstc;$/;"	t	typeref:struct:__anon206
_SAMV71_RSTC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rstc.h	31;"	d
RSWDT_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	/^  __O  uint32_t RSWDT_CR; \/**< \\brief (Rswdt Offset: 0x00) Control Register *\/$/;"	m	struct:__anon207
RSWDT_CR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	51;"	d
RSWDT_CR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	50;"	d
RSWDT_CR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	52;"	d
RSWDT_CR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	49;"	d
RSWDT_CR_WDRSTT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	48;"	d
RSWDT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	/^  __IO uint32_t RSWDT_MR; \/**< \\brief (Rswdt Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon207
RSWDT_MR_ALLONES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	63;"	d
RSWDT_MR_ALLONES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	62;"	d
RSWDT_MR_ALLONES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	61;"	d
RSWDT_MR_WDDBGHLT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	64;"	d
RSWDT_MR_WDDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	60;"	d
RSWDT_MR_WDFIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	57;"	d
RSWDT_MR_WDIDLEHLT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	65;"	d
RSWDT_MR_WDRPROC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	59;"	d
RSWDT_MR_WDRSTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	58;"	d
RSWDT_MR_WDV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	56;"	d
RSWDT_MR_WDV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	55;"	d
RSWDT_MR_WDV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	54;"	d
RSWDT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	/^  __I  uint32_t RSWDT_SR; \/**< \\brief (Rswdt Offset: 0x08) Status Register *\/$/;"	m	struct:__anon207
RSWDT_SR_WDUNF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	67;"	d
Rswdt	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	/^} Rswdt;$/;"	t	typeref:struct:__anon207
_SAMV71_RSWDT_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rswdt.h	31;"	d
RTC_CALALR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __IO uint32_t RTC_CALALR; \/**< \\brief (Rtc Offset: 0x14) Calendar Alarm Register *\/$/;"	m	struct:__anon208
RTC_CALALR_DATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	168;"	d
RTC_CALALR_DATEEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	169;"	d
RTC_CALALR_DATE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	167;"	d
RTC_CALALR_DATE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	166;"	d
RTC_CALALR_MONTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	164;"	d
RTC_CALALR_MONTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	163;"	d
RTC_CALALR_MONTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	162;"	d
RTC_CALALR_MTHEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	165;"	d
RTC_CALR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __IO uint32_t RTC_CALR;   \/**< \\brief (Rtc Offset: 0x0C) Calendar Register *\/$/;"	m	struct:__anon208
RTC_CALR_CENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	134;"	d
RTC_CALR_CENT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	133;"	d
RTC_CALR_CENT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	132;"	d
RTC_CALR_DATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	146;"	d
RTC_CALR_DATE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	145;"	d
RTC_CALR_DATE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	144;"	d
RTC_CALR_DAY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	143;"	d
RTC_CALR_DAY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	142;"	d
RTC_CALR_DAY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	141;"	d
RTC_CALR_MONTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	140;"	d
RTC_CALR_MONTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	139;"	d
RTC_CALR_MONTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	138;"	d
RTC_CALR_YEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	137;"	d
RTC_CALR_YEAR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	136;"	d
RTC_CALR_YEAR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	135;"	d
RTC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __IO uint32_t RTC_CR;     \/**< \\brief (Rtc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon208
RTC_CR_CALEVSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	68;"	d
RTC_CR_CALEVSEL_MONTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	70;"	d
RTC_CR_CALEVSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	67;"	d
RTC_CR_CALEVSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	66;"	d
RTC_CR_CALEVSEL_WEEK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	69;"	d
RTC_CR_CALEVSEL_YEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	71;"	d
RTC_CR_TIMEVSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	61;"	d
RTC_CR_TIMEVSEL_HOUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	63;"	d
RTC_CR_TIMEVSEL_MIDNIGHT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	64;"	d
RTC_CR_TIMEVSEL_MINUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	62;"	d
RTC_CR_TIMEVSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	60;"	d
RTC_CR_TIMEVSEL_NOON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	65;"	d
RTC_CR_TIMEVSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	59;"	d
RTC_CR_UPDCAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	58;"	d
RTC_CR_UPDTIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	57;"	d
RTC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __O  uint32_t RTC_IDR;    \/**< \\brief (Rtc Offset: 0x24) Interrupt Disable Register *\/$/;"	m	struct:__anon208
RTC_IDR_ACKDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	204;"	d
RTC_IDR_ALRDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	205;"	d
RTC_IDR_CALDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	208;"	d
RTC_IDR_SECDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	206;"	d
RTC_IDR_TDERRDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	209;"	d
RTC_IDR_TIMDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	207;"	d
RTC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __O  uint32_t RTC_IER;    \/**< \\brief (Rtc Offset: 0x20) Interrupt Enable Register *\/$/;"	m	struct:__anon208
RTC_IER_ACKEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	197;"	d
RTC_IER_ALREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	198;"	d
RTC_IER_CALEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	201;"	d
RTC_IER_SECEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	199;"	d
RTC_IER_TDERREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	202;"	d
RTC_IER_TIMEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	200;"	d
RTC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __I  uint32_t RTC_IMR;    \/**< \\brief (Rtc Offset: 0x28) Interrupt Mask Register *\/$/;"	m	struct:__anon208
RTC_IMR_ACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	211;"	d
RTC_IMR_ALR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	212;"	d
RTC_IMR_CAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	215;"	d
RTC_IMR_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	213;"	d
RTC_IMR_TDERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	216;"	d
RTC_IMR_TIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	214;"	d
RTC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __IO uint32_t RTC_MR;     \/**< \\brief (Rtc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon208
RTC_MR_CORRECTION	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	78;"	d
RTC_MR_CORRECTION_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	77;"	d
RTC_MR_CORRECTION_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	76;"	d
RTC_MR_HIGHPPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	79;"	d
RTC_MR_HRMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	73;"	d
RTC_MR_NEGPPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	75;"	d
RTC_MR_OUT0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	82;"	d
RTC_MR_OUT0_ALARM_FLAG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	89;"	d
RTC_MR_OUT0_ALARM_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	88;"	d
RTC_MR_OUT0_FREQ1HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	84;"	d
RTC_MR_OUT0_FREQ32HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	85;"	d
RTC_MR_OUT0_FREQ512HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	87;"	d
RTC_MR_OUT0_FREQ64HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	86;"	d
RTC_MR_OUT0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	81;"	d
RTC_MR_OUT0_NO_WAVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	83;"	d
RTC_MR_OUT0_PROG_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	90;"	d
RTC_MR_OUT0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	80;"	d
RTC_MR_OUT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	93;"	d
RTC_MR_OUT1_ALARM_FLAG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	100;"	d
RTC_MR_OUT1_ALARM_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	99;"	d
RTC_MR_OUT1_FREQ1HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	95;"	d
RTC_MR_OUT1_FREQ32HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	96;"	d
RTC_MR_OUT1_FREQ512HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	98;"	d
RTC_MR_OUT1_FREQ64HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	97;"	d
RTC_MR_OUT1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	92;"	d
RTC_MR_OUT1_NO_WAVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	94;"	d
RTC_MR_OUT1_PROG_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	101;"	d
RTC_MR_OUT1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	91;"	d
RTC_MR_PERSIAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	74;"	d
RTC_MR_THIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	104;"	d
RTC_MR_THIGH_H_122US	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	110;"	d
RTC_MR_THIGH_H_15US	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	112;"	d
RTC_MR_THIGH_H_16MS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	106;"	d
RTC_MR_THIGH_H_30US	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	111;"	d
RTC_MR_THIGH_H_31MS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	105;"	d
RTC_MR_THIGH_H_488US	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	109;"	d
RTC_MR_THIGH_H_4MS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	107;"	d
RTC_MR_THIGH_H_976US	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	108;"	d
RTC_MR_THIGH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	103;"	d
RTC_MR_THIGH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	102;"	d
RTC_MR_TPERIOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	115;"	d
RTC_MR_TPERIOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	114;"	d
RTC_MR_TPERIOD_P_125MS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	119;"	d
RTC_MR_TPERIOD_P_1S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	116;"	d
RTC_MR_TPERIOD_P_250MS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	118;"	d
RTC_MR_TPERIOD_P_500MS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	117;"	d
RTC_MR_TPERIOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	113;"	d
RTC_SCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __O  uint32_t RTC_SCCR;   \/**< \\brief (Rtc Offset: 0x1C) Status Clear Command Register *\/$/;"	m	struct:__anon208
RTC_SCCR_ACKCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	190;"	d
RTC_SCCR_ALRCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	191;"	d
RTC_SCCR_CALCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	194;"	d
RTC_SCCR_SECCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	192;"	d
RTC_SCCR_TDERRCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	195;"	d
RTC_SCCR_TIMCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	193;"	d
RTC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __I  uint32_t RTC_SR;     \/**< \\brief (Rtc Offset: 0x18) Status Register *\/$/;"	m	struct:__anon208
RTC_SR_ACKUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	171;"	d
RTC_SR_ACKUPD_FREERUN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	172;"	d
RTC_SR_ACKUPD_UPDATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	173;"	d
RTC_SR_ALARM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	174;"	d
RTC_SR_ALARM_ALARMEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	176;"	d
RTC_SR_ALARM_NO_ALARMEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	175;"	d
RTC_SR_CALEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	183;"	d
RTC_SR_CALEV_CALEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	185;"	d
RTC_SR_CALEV_NO_CALEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	184;"	d
RTC_SR_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	177;"	d
RTC_SR_SEC_NO_SECEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	178;"	d
RTC_SR_SEC_SECEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	179;"	d
RTC_SR_TDERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	186;"	d
RTC_SR_TDERR_CORRECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	187;"	d
RTC_SR_TDERR_ERR_TIMEDATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	188;"	d
RTC_SR_TIMEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	180;"	d
RTC_SR_TIMEV_NO_TIMEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	181;"	d
RTC_SR_TIMEV_TIMEVENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	182;"	d
RTC_TIMALR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __IO uint32_t RTC_TIMALR; \/**< \\brief (Rtc Offset: 0x10) Time Alarm Register *\/$/;"	m	struct:__anon208
RTC_TIMALR_AMPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	159;"	d
RTC_TIMALR_HOUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	158;"	d
RTC_TIMALR_HOUREN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	160;"	d
RTC_TIMALR_HOUR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	157;"	d
RTC_TIMALR_HOUR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	156;"	d
RTC_TIMALR_MIN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	154;"	d
RTC_TIMALR_MINEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	155;"	d
RTC_TIMALR_MIN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	153;"	d
RTC_TIMALR_MIN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	152;"	d
RTC_TIMALR_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	150;"	d
RTC_TIMALR_SECEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	151;"	d
RTC_TIMALR_SEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	149;"	d
RTC_TIMALR_SEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	148;"	d
RTC_TIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __IO uint32_t RTC_TIMR;   \/**< \\brief (Rtc Offset: 0x08) Time Register *\/$/;"	m	struct:__anon208
RTC_TIMR_AMPM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	130;"	d
RTC_TIMR_HOUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	129;"	d
RTC_TIMR_HOUR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	128;"	d
RTC_TIMR_HOUR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	127;"	d
RTC_TIMR_MIN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	126;"	d
RTC_TIMR_MIN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	125;"	d
RTC_TIMR_MIN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	124;"	d
RTC_TIMR_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	123;"	d
RTC_TIMR_SEC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	122;"	d
RTC_TIMR_SEC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	121;"	d
RTC_VER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^  __I  uint32_t RTC_VER;    \/**< \\brief (Rtc Offset: 0x2C) Valid Entry Register *\/$/;"	m	struct:__anon208
RTC_VER_NVCAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	219;"	d
RTC_VER_NVCALALR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	221;"	d
RTC_VER_NVTIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	218;"	d
RTC_VER_NVTIMALR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	220;"	d
Rtc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	/^} Rtc;$/;"	t	typeref:struct:__anon208
_SAMV71_RTC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtc.h	31;"	d
RTT_AR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	/^  __IO uint32_t RTT_AR; \/**< \\brief (Rtt Offset: 0x04) Alarm Register *\/$/;"	m	struct:__anon209
RTT_AR_ALMV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	60;"	d
RTT_AR_ALMV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	59;"	d
RTT_AR_ALMV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	58;"	d
RTT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	/^  __IO uint32_t RTT_MR; \/**< \\brief (Rtt Offset: 0x00) Mode Register *\/$/;"	m	struct:__anon209
RTT_MR_ALMIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	52;"	d
RTT_MR_RTC1HZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	56;"	d
RTT_MR_RTPRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	51;"	d
RTT_MR_RTPRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	50;"	d
RTT_MR_RTPRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	49;"	d
RTT_MR_RTTDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	55;"	d
RTT_MR_RTTINCIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	53;"	d
RTT_MR_RTTRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	54;"	d
RTT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	/^  __I  uint32_t RTT_SR; \/**< \\brief (Rtt Offset: 0x0C) Status Register *\/$/;"	m	struct:__anon209
RTT_SR_ALMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	65;"	d
RTT_SR_RTTINC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	66;"	d
RTT_VR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	/^  __I  uint32_t RTT_VR; \/**< \\brief (Rtt Offset: 0x08) Value Register *\/$/;"	m	struct:__anon209
RTT_VR_CRTV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	63;"	d
RTT_VR_CRTV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	62;"	d
Rtt	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	/^} Rtt;$/;"	t	typeref:struct:__anon209
_SAMV71_RTT_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_rtt.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __I  uint32_t Reserved1[1];$/;"	m	struct:__anon210
SDRAMC_CFR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_CFR1;      \/**< \\brief (Sdramc Offset: 0x28) SDRAMC Configuration Register 1 *\/$/;"	m	struct:__anon210
SDRAMC_CFR1_TMRD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	155;"	d
SDRAMC_CFR1_TMRD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	154;"	d
SDRAMC_CFR1_TMRD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	153;"	d
SDRAMC_CFR1_UNAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	156;"	d
SDRAMC_CFR1_UNAL_SUPPORTED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	158;"	d
SDRAMC_CFR1_UNAL_UNSUPPORTED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	157;"	d
SDRAMC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_CR;        \/**< \\brief (Sdramc Offset: 0x08) SDRAMC Configuration Register *\/$/;"	m	struct:__anon210
SDRAMC_CR_CAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	92;"	d
SDRAMC_CR_CAS_LATENCY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	93;"	d
SDRAMC_CR_CAS_LATENCY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	94;"	d
SDRAMC_CR_CAS_LATENCY3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	95;"	d
SDRAMC_CR_CAS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	91;"	d
SDRAMC_CR_CAS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	90;"	d
SDRAMC_CR_DBW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	96;"	d
SDRAMC_CR_NB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	87;"	d
SDRAMC_CR_NB_BANK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	88;"	d
SDRAMC_CR_NB_BANK4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	89;"	d
SDRAMC_CR_NC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	76;"	d
SDRAMC_CR_NC_COL10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	79;"	d
SDRAMC_CR_NC_COL11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	80;"	d
SDRAMC_CR_NC_COL8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	77;"	d
SDRAMC_CR_NC_COL9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	78;"	d
SDRAMC_CR_NC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	75;"	d
SDRAMC_CR_NC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	74;"	d
SDRAMC_CR_NR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	83;"	d
SDRAMC_CR_NR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	82;"	d
SDRAMC_CR_NR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	81;"	d
SDRAMC_CR_NR_ROW11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	84;"	d
SDRAMC_CR_NR_ROW12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	85;"	d
SDRAMC_CR_NR_ROW13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	86;"	d
SDRAMC_CR_TRAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	111;"	d
SDRAMC_CR_TRAS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	110;"	d
SDRAMC_CR_TRAS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	109;"	d
SDRAMC_CR_TRCD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	108;"	d
SDRAMC_CR_TRCD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	107;"	d
SDRAMC_CR_TRCD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	106;"	d
SDRAMC_CR_TRC_TRFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	102;"	d
SDRAMC_CR_TRC_TRFC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	101;"	d
SDRAMC_CR_TRC_TRFC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	100;"	d
SDRAMC_CR_TRP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	105;"	d
SDRAMC_CR_TRP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	104;"	d
SDRAMC_CR_TRP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	103;"	d
SDRAMC_CR_TWR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	99;"	d
SDRAMC_CR_TWR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	98;"	d
SDRAMC_CR_TWR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	97;"	d
SDRAMC_CR_TXSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	114;"	d
SDRAMC_CR_TXSR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	113;"	d
SDRAMC_CR_TXSR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	112;"	d
SDRAMC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __O  uint32_t SDRAMC_IDR;       \/**< \\brief (Sdramc Offset: 0x18) SDRAMC Interrupt Disable Register *\/$/;"	m	struct:__anon210
SDRAMC_IDR_RES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	141;"	d
SDRAMC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __O  uint32_t SDRAMC_IER;       \/**< \\brief (Sdramc Offset: 0x14) SDRAMC Interrupt Enable Register *\/$/;"	m	struct:__anon210
SDRAMC_IER_RES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	139;"	d
SDRAMC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __I  uint32_t SDRAMC_IMR;       \/**< \\brief (Sdramc Offset: 0x1C) SDRAMC Interrupt Mask Register *\/$/;"	m	struct:__anon210
SDRAMC_IMR_RES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	143;"	d
SDRAMC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __I  uint32_t SDRAMC_ISR;       \/**< \\brief (Sdramc Offset: 0x20) SDRAMC Interrupt Status Register *\/$/;"	m	struct:__anon210
SDRAMC_ISR_RES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	145;"	d
SDRAMC_LPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_LPR;       \/**< \\brief (Sdramc Offset: 0x10) SDRAMC Low Power Register *\/$/;"	m	struct:__anon210
SDRAMC_LPR_DS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	131;"	d
SDRAMC_LPR_DS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	130;"	d
SDRAMC_LPR_DS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	129;"	d
SDRAMC_LPR_LPCB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	118;"	d
SDRAMC_LPR_LPCB_DEEP_POWER_DOWN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	122;"	d
SDRAMC_LPR_LPCB_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	119;"	d
SDRAMC_LPR_LPCB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	117;"	d
SDRAMC_LPR_LPCB_POWER_DOWN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	121;"	d
SDRAMC_LPR_LPCB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	116;"	d
SDRAMC_LPR_LPCB_SELF_REFRESH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	120;"	d
SDRAMC_LPR_PASR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	125;"	d
SDRAMC_LPR_PASR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	124;"	d
SDRAMC_LPR_PASR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	123;"	d
SDRAMC_LPR_TCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	128;"	d
SDRAMC_LPR_TCSR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	127;"	d
SDRAMC_LPR_TCSR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	126;"	d
SDRAMC_LPR_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	134;"	d
SDRAMC_LPR_TIMEOUT_LP_LAST_XFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	135;"	d
SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	137;"	d
SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	136;"	d
SDRAMC_LPR_TIMEOUT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	133;"	d
SDRAMC_LPR_TIMEOUT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	132;"	d
SDRAMC_MDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_MDR;       \/**< \\brief (Sdramc Offset: 0x24) SDRAMC Memory Device Register *\/$/;"	m	struct:__anon210
SDRAMC_MDR_MD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	149;"	d
SDRAMC_MDR_MD_LPSDRAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	151;"	d
SDRAMC_MDR_MD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	148;"	d
SDRAMC_MDR_MD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	147;"	d
SDRAMC_MDR_MD_SDRAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	150;"	d
SDRAMC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_MR;        \/**< \\brief (Sdramc Offset: 0x00) SDRAMC Mode Register *\/$/;"	m	struct:__anon210
SDRAMC_MR_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	61;"	d
SDRAMC_MR_MODE_ALLBANKS_PRECHARGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	64;"	d
SDRAMC_MR_MODE_AUTO_REFRESH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	66;"	d
SDRAMC_MR_MODE_DEEP_POWERDOWN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	68;"	d
SDRAMC_MR_MODE_EXT_LOAD_MODEREG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	67;"	d
SDRAMC_MR_MODE_LOAD_MODEREG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	65;"	d
SDRAMC_MR_MODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	60;"	d
SDRAMC_MR_MODE_NOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	63;"	d
SDRAMC_MR_MODE_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	62;"	d
SDRAMC_MR_MODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	59;"	d
SDRAMC_OCMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_OCMS;      \/**< \\brief (Sdramc Offset: 0x2C) SDRAMC OCMS Register *\/$/;"	m	struct:__anon210
SDRAMC_OCMS_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __O  uint32_t SDRAMC_OCMS_KEY1; \/**< \\brief (Sdramc Offset: 0x30) SDRAMC OCMS KEY1 Register *\/$/;"	m	struct:__anon210
SDRAMC_OCMS_KEY1_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	164;"	d
SDRAMC_OCMS_KEY1_KEY1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	163;"	d
SDRAMC_OCMS_KEY1_KEY1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	162;"	d
SDRAMC_OCMS_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __O  uint32_t SDRAMC_OCMS_KEY2; \/**< \\brief (Sdramc Offset: 0x34) SDRAMC OCMS KEY2 Register *\/$/;"	m	struct:__anon210
SDRAMC_OCMS_KEY2_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	168;"	d
SDRAMC_OCMS_KEY2_KEY2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	167;"	d
SDRAMC_OCMS_KEY2_KEY2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	166;"	d
SDRAMC_OCMS_SDR_SE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	160;"	d
SDRAMC_TR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^  __IO uint32_t SDRAMC_TR;        \/**< \\brief (Sdramc Offset: 0x04) SDRAMC Refresh Timer Register *\/$/;"	m	struct:__anon210
SDRAMC_TR_COUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	72;"	d
SDRAMC_TR_COUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	71;"	d
SDRAMC_TR_COUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	70;"	d
Sdramc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	/^} Sdramc;$/;"	t	typeref:struct:__anon210
_SAMV71_SDRAMC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_sdramc.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __I  uint32_t     Reserved1[16];$/;"	m	struct:__anon212
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __I  uint32_t     Reserved2[22];$/;"	m	struct:__anon212
SMCCS_NUMBER_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	48;"	d
SMC_CS_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^       SmcCs_number SMC_CS_NUMBER[SMCCS_NUMBER_NUMBER]; \/**< \\brief (Smc Offset: 0x0) CS_number = 0 .. 3 *\/$/;"	m	struct:__anon212
SMC_CYCLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __IO uint32_t SMC_CYCLE; \/**< \\brief (SmcCs_number Offset: 0x8) SMC Cycle Register *\/$/;"	m	struct:__anon211
SMC_CYCLE_NRD_CYCLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	92;"	d
SMC_CYCLE_NRD_CYCLE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	91;"	d
SMC_CYCLE_NRD_CYCLE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	90;"	d
SMC_CYCLE_NWE_CYCLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	89;"	d
SMC_CYCLE_NWE_CYCLE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	88;"	d
SMC_CYCLE_NWE_CYCLE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	87;"	d
SMC_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __O  uint32_t     SMC_KEY1;                           \/**< \\brief (Smc Offset: 0x84) SMC OCMS KEY1 Register *\/$/;"	m	struct:__anon212
SMC_KEY1_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	125;"	d
SMC_KEY1_KEY1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	124;"	d
SMC_KEY1_KEY1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	123;"	d
SMC_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __O  uint32_t     SMC_KEY2;                           \/**< \\brief (Smc Offset: 0x88) SMC OCMS KEY2 Register *\/$/;"	m	struct:__anon212
SMC_KEY2_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	129;"	d
SMC_KEY2_KEY2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	128;"	d
SMC_KEY2_KEY2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	127;"	d
SMC_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __IO uint32_t SMC_MODE;  \/**< \\brief (SmcCs_number Offset: 0xC) SMC MODE Register *\/$/;"	m	struct:__anon211
SMC_MODE_BAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	102;"	d
SMC_MODE_BAT_BYTE_SELECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	103;"	d
SMC_MODE_BAT_BYTE_WRITE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	104;"	d
SMC_MODE_DBW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	105;"	d
SMC_MODE_DBW_16_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	107;"	d
SMC_MODE_DBW_8_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	106;"	d
SMC_MODE_EXNW_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	98;"	d
SMC_MODE_EXNW_MODE_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	99;"	d
SMC_MODE_EXNW_MODE_FROZEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	100;"	d
SMC_MODE_EXNW_MODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	97;"	d
SMC_MODE_EXNW_MODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	96;"	d
SMC_MODE_EXNW_MODE_READY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	101;"	d
SMC_MODE_PMEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	112;"	d
SMC_MODE_PS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	115;"	d
SMC_MODE_PS_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	118;"	d
SMC_MODE_PS_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	119;"	d
SMC_MODE_PS_4_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	116;"	d
SMC_MODE_PS_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	117;"	d
SMC_MODE_PS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	114;"	d
SMC_MODE_PS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	113;"	d
SMC_MODE_READ_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	94;"	d
SMC_MODE_TDF_CYCLES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	110;"	d
SMC_MODE_TDF_CYCLES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	109;"	d
SMC_MODE_TDF_CYCLES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	108;"	d
SMC_MODE_TDF_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	111;"	d
SMC_MODE_WRITE_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	95;"	d
SMC_OCMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __IO uint32_t     SMC_OCMS;                           \/**< \\brief (Smc Offset: 0x80) SMC OCMS MODE Register *\/$/;"	m	struct:__anon212
SMC_OCMS_SMSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	121;"	d
SMC_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __IO uint32_t SMC_PULSE; \/**< \\brief (SmcCs_number Offset: 0x4) SMC Pulse Register *\/$/;"	m	struct:__anon211
SMC_PULSE_NCS_RD_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	85;"	d
SMC_PULSE_NCS_RD_PULSE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	84;"	d
SMC_PULSE_NCS_RD_PULSE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	83;"	d
SMC_PULSE_NCS_WR_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	79;"	d
SMC_PULSE_NCS_WR_PULSE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	78;"	d
SMC_PULSE_NCS_WR_PULSE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	77;"	d
SMC_PULSE_NRD_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	82;"	d
SMC_PULSE_NRD_PULSE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	81;"	d
SMC_PULSE_NRD_PULSE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	80;"	d
SMC_PULSE_NWE_PULSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	76;"	d
SMC_PULSE_NWE_PULSE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	75;"	d
SMC_PULSE_NWE_PULSE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	74;"	d
SMC_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __IO uint32_t SMC_SETUP; \/**< \\brief (SmcCs_number Offset: 0x0) SMC Setup Register *\/$/;"	m	struct:__anon211
SMC_SETUP_NCS_RD_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	72;"	d
SMC_SETUP_NCS_RD_SETUP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	71;"	d
SMC_SETUP_NCS_RD_SETUP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	70;"	d
SMC_SETUP_NCS_WR_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	66;"	d
SMC_SETUP_NCS_WR_SETUP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	65;"	d
SMC_SETUP_NCS_WR_SETUP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	64;"	d
SMC_SETUP_NRD_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	69;"	d
SMC_SETUP_NRD_SETUP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	68;"	d
SMC_SETUP_NRD_SETUP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	67;"	d
SMC_SETUP_NWE_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	63;"	d
SMC_SETUP_NWE_SETUP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	62;"	d
SMC_SETUP_NWE_SETUP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	61;"	d
SMC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __IO uint32_t     SMC_WPMR;                           \/**< \\brief (Smc Offset: 0xE4) SMC Write Protection Mode Register *\/$/;"	m	struct:__anon212
SMC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	131;"	d
SMC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	134;"	d
SMC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	133;"	d
SMC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	135;"	d
SMC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	132;"	d
SMC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^  __I  uint32_t     SMC_WPSR;                           \/**< \\brief (Smc Offset: 0xE8) SMC Write Protection Status Register *\/$/;"	m	struct:__anon212
SMC_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	137;"	d
SMC_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	139;"	d
SMC_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	138;"	d
Smc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^} Smc;$/;"	t	typeref:struct:__anon212
SmcCs_number	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	/^} SmcCs_number;$/;"	t	typeref:struct:__anon211
_SAMV71_SMC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_smc.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __I  uint32_t Reserved1[4];$/;"	m	struct:__anon213
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __I  uint32_t Reserved2[41];$/;"	m	struct:__anon213
SPI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __O  uint32_t SPI_CR;        \/**< \\brief (Spi Offset: 0x00) Control Register *\/$/;"	m	struct:__anon213
SPI_CR_LASTXFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	61;"	d
SPI_CR_SPIDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	59;"	d
SPI_CR_SPIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	58;"	d
SPI_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	60;"	d
SPI_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __IO uint32_t SPI_CSR[4];    \/**< \\brief (Spi Offset: 0x30) Chip Select Register *\/$/;"	m	struct:__anon213
SPI_CSR_BITS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	128;"	d
SPI_CSR_BITS_10_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	131;"	d
SPI_CSR_BITS_11_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	132;"	d
SPI_CSR_BITS_12_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	133;"	d
SPI_CSR_BITS_13_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	134;"	d
SPI_CSR_BITS_14_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	135;"	d
SPI_CSR_BITS_15_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	136;"	d
SPI_CSR_BITS_16_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	137;"	d
SPI_CSR_BITS_8_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	129;"	d
SPI_CSR_BITS_9_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	130;"	d
SPI_CSR_BITS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	127;"	d
SPI_CSR_BITS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	126;"	d
SPI_CSR_CPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	122;"	d
SPI_CSR_CSAAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	125;"	d
SPI_CSR_CSNAAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	124;"	d
SPI_CSR_DLYBCT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	146;"	d
SPI_CSR_DLYBCT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	145;"	d
SPI_CSR_DLYBCT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	144;"	d
SPI_CSR_DLYBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	143;"	d
SPI_CSR_DLYBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	142;"	d
SPI_CSR_DLYBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	141;"	d
SPI_CSR_NCPHA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	123;"	d
SPI_CSR_SCBR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	140;"	d
SPI_CSR_SCBR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	139;"	d
SPI_CSR_SCBR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	138;"	d
SPI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __O  uint32_t SPI_IDR;       \/**< \\brief (Spi Offset: 0x18) Interrupt Disable Register *\/$/;"	m	struct:__anon213
SPI_IDR_MODF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	108;"	d
SPI_IDR_NSSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	110;"	d
SPI_IDR_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	109;"	d
SPI_IDR_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	106;"	d
SPI_IDR_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	107;"	d
SPI_IDR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	111;"	d
SPI_IDR_UNDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	112;"	d
SPI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __O  uint32_t SPI_IER;       \/**< \\brief (Spi Offset: 0x14) Interrupt Enable Register *\/$/;"	m	struct:__anon213
SPI_IER_MODF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	100;"	d
SPI_IER_NSSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	102;"	d
SPI_IER_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	101;"	d
SPI_IER_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	98;"	d
SPI_IER_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	99;"	d
SPI_IER_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	103;"	d
SPI_IER_UNDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	104;"	d
SPI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __I  uint32_t SPI_IMR;       \/**< \\brief (Spi Offset: 0x1C) Interrupt Mask Register *\/$/;"	m	struct:__anon213
SPI_IMR_MODF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	116;"	d
SPI_IMR_NSSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	118;"	d
SPI_IMR_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	117;"	d
SPI_IMR_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	114;"	d
SPI_IMR_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	115;"	d
SPI_IMR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	119;"	d
SPI_IMR_UNDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	120;"	d
SPI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __IO uint32_t SPI_MR;        \/**< \\brief (Spi Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon213
SPI_MR_DLYBCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	74;"	d
SPI_MR_DLYBCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	73;"	d
SPI_MR_DLYBCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	72;"	d
SPI_MR_LLB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	68;"	d
SPI_MR_MODFDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	66;"	d
SPI_MR_MSTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	63;"	d
SPI_MR_PCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	71;"	d
SPI_MR_PCSDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	65;"	d
SPI_MR_PCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	70;"	d
SPI_MR_PCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	69;"	d
SPI_MR_PS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	64;"	d
SPI_MR_WDRBT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	67;"	d
SPI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __I  uint32_t SPI_RDR;       \/**< \\brief (Spi Offset: 0x08) Receive Data Register *\/$/;"	m	struct:__anon213
SPI_RDR_PCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	79;"	d
SPI_RDR_PCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	78;"	d
SPI_RDR_RD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	77;"	d
SPI_RDR_RD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	76;"	d
SPI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __I  uint32_t SPI_SR;        \/**< \\brief (Spi Offset: 0x10) Status Register *\/$/;"	m	struct:__anon213
SPI_SR_MODF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	91;"	d
SPI_SR_NSSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	93;"	d
SPI_SR_OVRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	92;"	d
SPI_SR_RDRF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	89;"	d
SPI_SR_SPIENS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	96;"	d
SPI_SR_TDRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	90;"	d
SPI_SR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	94;"	d
SPI_SR_UNDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	95;"	d
SPI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __O  uint32_t SPI_TDR;       \/**< \\brief (Spi Offset: 0x0C) Transmit Data Register *\/$/;"	m	struct:__anon213
SPI_TDR_LASTXFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	87;"	d
SPI_TDR_PCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	86;"	d
SPI_TDR_PCS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	85;"	d
SPI_TDR_PCS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	84;"	d
SPI_TDR_TD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	83;"	d
SPI_TDR_TD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	82;"	d
SPI_TDR_TD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	81;"	d
SPI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __IO uint32_t SPI_WPMR;      \/**< \\brief (Spi Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon213
SPI_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	148;"	d
SPI_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	151;"	d
SPI_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	150;"	d
SPI_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	152;"	d
SPI_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	149;"	d
SPI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^  __I  uint32_t SPI_WPSR;      \/**< \\brief (Spi Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon213
SPI_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	154;"	d
SPI_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	156;"	d
SPI_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	155;"	d
Spi	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	/^} Spi;$/;"	t	typeref:struct:__anon213
_SAMV71_SPI_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_spi.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t Reserved1[2];$/;"	m	struct:__anon214
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t Reserved2[2];$/;"	m	struct:__anon214
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t Reserved3[37];$/;"	m	struct:__anon214
SSC_CMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_CMR;       \/**< \\brief (Ssc Offset: 0x4) Clock Mode Register *\/$/;"	m	struct:__anon214
SSC_CMR_DIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	74;"	d
SSC_CMR_DIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	73;"	d
SSC_CMR_DIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	72;"	d
SSC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __O  uint32_t SSC_CR;        \/**< \\brief (Ssc Offset: 0x0) Control Register *\/$/;"	m	struct:__anon214
SSC_CR_RXDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	67;"	d
SSC_CR_RXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	66;"	d
SSC_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	70;"	d
SSC_CR_TXDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	69;"	d
SSC_CR_TXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	68;"	d
SSC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __O  uint32_t SSC_IDR;       \/**< \\brief (Ssc Offset: 0x48) Interrupt Disable Register *\/$/;"	m	struct:__anon214
SSC_IDR_CP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	253;"	d
SSC_IDR_CP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	254;"	d
SSC_IDR_OVRUN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	252;"	d
SSC_IDR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	251;"	d
SSC_IDR_RXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	256;"	d
SSC_IDR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	250;"	d
SSC_IDR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	249;"	d
SSC_IDR_TXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	255;"	d
SSC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __O  uint32_t SSC_IER;       \/**< \\brief (Ssc Offset: 0x44) Interrupt Enable Register *\/$/;"	m	struct:__anon214
SSC_IER_CP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	244;"	d
SSC_IER_CP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	245;"	d
SSC_IER_OVRUN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	243;"	d
SSC_IER_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	242;"	d
SSC_IER_RXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	247;"	d
SSC_IER_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	241;"	d
SSC_IER_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	240;"	d
SSC_IER_TXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	246;"	d
SSC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t SSC_IMR;       \/**< \\brief (Ssc Offset: 0x4C) Interrupt Mask Register *\/$/;"	m	struct:__anon214
SSC_IMR_CP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	262;"	d
SSC_IMR_CP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	263;"	d
SSC_IMR_OVRUN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	261;"	d
SSC_IMR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	260;"	d
SSC_IMR_RXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	265;"	d
SSC_IMR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	259;"	d
SSC_IMR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	258;"	d
SSC_IMR_TXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	264;"	d
SSC_RC0R	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_RC0R;      \/**< \\brief (Ssc Offset: 0x38) Receive Compare 0 Register *\/$/;"	m	struct:__anon214
SSC_RC0R_CP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	223;"	d
SSC_RC0R_CP0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	222;"	d
SSC_RC0R_CP0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	221;"	d
SSC_RC1R	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_RC1R;      \/**< \\brief (Ssc Offset: 0x3C) Receive Compare 1 Register *\/$/;"	m	struct:__anon214
SSC_RC1R_CP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	227;"	d
SSC_RC1R_CP1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	226;"	d
SSC_RC1R_CP1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	225;"	d
SSC_RCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_RCMR;      \/**< \\brief (Ssc Offset: 0x10) Receive Clock Mode Register *\/$/;"	m	struct:__anon214
SSC_RCMR_CKG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	91;"	d
SSC_RCMR_CKG_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	92;"	d
SSC_RCMR_CKG_EN_RF_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	94;"	d
SSC_RCMR_CKG_EN_RF_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	93;"	d
SSC_RCMR_CKG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	90;"	d
SSC_RCMR_CKG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	89;"	d
SSC_RCMR_CKI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	88;"	d
SSC_RCMR_CKO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	84;"	d
SSC_RCMR_CKO_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	86;"	d
SSC_RCMR_CKO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	83;"	d
SSC_RCMR_CKO_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	85;"	d
SSC_RCMR_CKO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	82;"	d
SSC_RCMR_CKO_TRANSFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	87;"	d
SSC_RCMR_CKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	78;"	d
SSC_RCMR_CKS_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	79;"	d
SSC_RCMR_CKS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	77;"	d
SSC_RCMR_CKS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	76;"	d
SSC_RCMR_CKS_RK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	81;"	d
SSC_RCMR_CKS_TK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	80;"	d
SSC_RCMR_PERIOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	113;"	d
SSC_RCMR_PERIOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	112;"	d
SSC_RCMR_PERIOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	111;"	d
SSC_RCMR_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	97;"	d
SSC_RCMR_START_CMP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	106;"	d
SSC_RCMR_START_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	98;"	d
SSC_RCMR_START_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	96;"	d
SSC_RCMR_START_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	95;"	d
SSC_RCMR_START_RF_EDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	105;"	d
SSC_RCMR_START_RF_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	102;"	d
SSC_RCMR_START_RF_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	101;"	d
SSC_RCMR_START_RF_LEVEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	104;"	d
SSC_RCMR_START_RF_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	100;"	d
SSC_RCMR_START_RF_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	103;"	d
SSC_RCMR_START_TRANSMIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	99;"	d
SSC_RCMR_STOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	107;"	d
SSC_RCMR_STTDLY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	110;"	d
SSC_RCMR_STTDLY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	109;"	d
SSC_RCMR_STTDLY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	108;"	d
SSC_RFMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_RFMR;      \/**< \\brief (Ssc Offset: 0x14) Receive Frame Mode Register *\/$/;"	m	struct:__anon214
SSC_RFMR_DATLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	117;"	d
SSC_RFMR_DATLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	116;"	d
SSC_RFMR_DATLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	115;"	d
SSC_RFMR_DATNB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	122;"	d
SSC_RFMR_DATNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	121;"	d
SSC_RFMR_DATNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	120;"	d
SSC_RFMR_FSEDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	135;"	d
SSC_RFMR_FSEDGE_NEGATIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	137;"	d
SSC_RFMR_FSEDGE_POSITIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	136;"	d
SSC_RFMR_FSLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	125;"	d
SSC_RFMR_FSLEN_EXT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	140;"	d
SSC_RFMR_FSLEN_EXT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	139;"	d
SSC_RFMR_FSLEN_EXT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	138;"	d
SSC_RFMR_FSLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	124;"	d
SSC_RFMR_FSLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	123;"	d
SSC_RFMR_FSOS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	128;"	d
SSC_RFMR_FSOS_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	133;"	d
SSC_RFMR_FSOS_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	132;"	d
SSC_RFMR_FSOS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	127;"	d
SSC_RFMR_FSOS_NEGATIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	130;"	d
SSC_RFMR_FSOS_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	129;"	d
SSC_RFMR_FSOS_POSITIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	131;"	d
SSC_RFMR_FSOS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	126;"	d
SSC_RFMR_FSOS_TOGGLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	134;"	d
SSC_RFMR_LOOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	118;"	d
SSC_RFMR_MSBF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	119;"	d
SSC_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t SSC_RHR;       \/**< \\brief (Ssc Offset: 0x20) Receive Holding Register *\/$/;"	m	struct:__anon214
SSC_RHR_RDAT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	208;"	d
SSC_RHR_RDAT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	207;"	d
SSC_RSHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t SSC_RSHR;      \/**< \\brief (Ssc Offset: 0x30) Receive Sync. Holding Register *\/$/;"	m	struct:__anon214
SSC_RSHR_RSDAT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	215;"	d
SSC_RSHR_RSDAT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	214;"	d
SSC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t SSC_SR;        \/**< \\brief (Ssc Offset: 0x40) Status Register *\/$/;"	m	struct:__anon214
SSC_SR_CP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	233;"	d
SSC_SR_CP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	234;"	d
SSC_SR_OVRUN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	232;"	d
SSC_SR_RXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	238;"	d
SSC_SR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	231;"	d
SSC_SR_RXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	236;"	d
SSC_SR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	230;"	d
SSC_SR_TXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	237;"	d
SSC_SR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	229;"	d
SSC_SR_TXSYN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	235;"	d
SSC_TCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_TCMR;      \/**< \\brief (Ssc Offset: 0x18) Transmit Clock Mode Register *\/$/;"	m	struct:__anon214
SSC_TCMR_CKG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	157;"	d
SSC_TCMR_CKG_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	158;"	d
SSC_TCMR_CKG_EN_TF_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	160;"	d
SSC_TCMR_CKG_EN_TF_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	159;"	d
SSC_TCMR_CKG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	156;"	d
SSC_TCMR_CKG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	155;"	d
SSC_TCMR_CKI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	154;"	d
SSC_TCMR_CKO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	150;"	d
SSC_TCMR_CKO_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	152;"	d
SSC_TCMR_CKO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	149;"	d
SSC_TCMR_CKO_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	151;"	d
SSC_TCMR_CKO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	148;"	d
SSC_TCMR_CKO_TRANSFER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	153;"	d
SSC_TCMR_CKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	144;"	d
SSC_TCMR_CKS_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	145;"	d
SSC_TCMR_CKS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	143;"	d
SSC_TCMR_CKS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	142;"	d
SSC_TCMR_CKS_RK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	146;"	d
SSC_TCMR_CKS_TK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	147;"	d
SSC_TCMR_PERIOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	177;"	d
SSC_TCMR_PERIOD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	176;"	d
SSC_TCMR_PERIOD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	175;"	d
SSC_TCMR_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	163;"	d
SSC_TCMR_START_CONTINUOUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	164;"	d
SSC_TCMR_START_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	162;"	d
SSC_TCMR_START_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	161;"	d
SSC_TCMR_START_RECEIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	165;"	d
SSC_TCMR_START_TF_EDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	171;"	d
SSC_TCMR_START_TF_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	168;"	d
SSC_TCMR_START_TF_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	167;"	d
SSC_TCMR_START_TF_LEVEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	170;"	d
SSC_TCMR_START_TF_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	166;"	d
SSC_TCMR_START_TF_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	169;"	d
SSC_TCMR_STTDLY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	174;"	d
SSC_TCMR_STTDLY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	173;"	d
SSC_TCMR_STTDLY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	172;"	d
SSC_TFMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_TFMR;      \/**< \\brief (Ssc Offset: 0x1C) Transmit Frame Mode Register *\/$/;"	m	struct:__anon214
SSC_TFMR_DATDEF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	182;"	d
SSC_TFMR_DATLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	181;"	d
SSC_TFMR_DATLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	180;"	d
SSC_TFMR_DATLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	179;"	d
SSC_TFMR_DATNB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	186;"	d
SSC_TFMR_DATNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	185;"	d
SSC_TFMR_DATNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	184;"	d
SSC_TFMR_FSDEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	199;"	d
SSC_TFMR_FSEDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	200;"	d
SSC_TFMR_FSEDGE_NEGATIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	202;"	d
SSC_TFMR_FSEDGE_POSITIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	201;"	d
SSC_TFMR_FSLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	189;"	d
SSC_TFMR_FSLEN_EXT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	205;"	d
SSC_TFMR_FSLEN_EXT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	204;"	d
SSC_TFMR_FSLEN_EXT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	203;"	d
SSC_TFMR_FSLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	188;"	d
SSC_TFMR_FSLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	187;"	d
SSC_TFMR_FSOS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	192;"	d
SSC_TFMR_FSOS_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	197;"	d
SSC_TFMR_FSOS_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	196;"	d
SSC_TFMR_FSOS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	191;"	d
SSC_TFMR_FSOS_NEGATIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	194;"	d
SSC_TFMR_FSOS_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	193;"	d
SSC_TFMR_FSOS_POSITIVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	195;"	d
SSC_TFMR_FSOS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	190;"	d
SSC_TFMR_FSOS_TOGGLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	198;"	d
SSC_TFMR_MSBF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	183;"	d
SSC_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __O  uint32_t SSC_THR;       \/**< \\brief (Ssc Offset: 0x24) Transmit Holding Register *\/$/;"	m	struct:__anon214
SSC_THR_TDAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	212;"	d
SSC_THR_TDAT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	211;"	d
SSC_THR_TDAT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	210;"	d
SSC_TSHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_TSHR;      \/**< \\brief (Ssc Offset: 0x34) Transmit Sync. Holding Register *\/$/;"	m	struct:__anon214
SSC_TSHR_TSDAT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	219;"	d
SSC_TSHR_TSDAT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	218;"	d
SSC_TSHR_TSDAT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	217;"	d
SSC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __IO uint32_t SSC_WPMR;      \/**< \\brief (Ssc Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon214
SSC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	267;"	d
SSC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	270;"	d
SSC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	269;"	d
SSC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	271;"	d
SSC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	268;"	d
SSC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^  __I  uint32_t SSC_WPSR;      \/**< \\brief (Ssc Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon214
SSC_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	273;"	d
SSC_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	275;"	d
SSC_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	274;"	d
Ssc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	/^} Ssc;$/;"	t	typeref:struct:__anon214
_SAMV71_SSC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_ssc.h	31;"	d
SUPC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^  __O  uint32_t SUPC_CR;   \/**< \\brief (Supc Offset: 0x00) Supply Controller Control Register *\/$/;"	m	struct:__anon215
SUPC_CR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	59;"	d
SUPC_CR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	58;"	d
SUPC_CR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	60;"	d
SUPC_CR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	57;"	d
SUPC_CR_VROFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	51;"	d
SUPC_CR_VROFF_NO_EFFECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	52;"	d
SUPC_CR_VROFF_STOP_VREG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	53;"	d
SUPC_CR_XTALSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	54;"	d
SUPC_CR_XTALSEL_CRYSTAL_SEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	56;"	d
SUPC_CR_XTALSEL_NO_EFFECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	55;"	d
SUPC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^  __IO uint32_t SUPC_MR;   \/**< \\brief (Supc Offset: 0x08) Supply Controller Mode Register *\/$/;"	m	struct:__anon215
SUPC_MR_BKUPRETON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	89;"	d
SUPC_MR_BODDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	83;"	d
SUPC_MR_BODDIS_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	85;"	d
SUPC_MR_BODDIS_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	84;"	d
SUPC_MR_BODRSTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	80;"	d
SUPC_MR_BODRSTEN_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	82;"	d
SUPC_MR_BODRSTEN_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	81;"	d
SUPC_MR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	95;"	d
SUPC_MR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	94;"	d
SUPC_MR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	96;"	d
SUPC_MR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	93;"	d
SUPC_MR_ONREG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	86;"	d
SUPC_MR_ONREG_ONREG_UNUSED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	87;"	d
SUPC_MR_ONREG_ONREG_USED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	88;"	d
SUPC_MR_OSCBYPASS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	90;"	d
SUPC_MR_OSCBYPASS_BYPASS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	92;"	d
SUPC_MR_OSCBYPASS_NO_EFFECT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	91;"	d
SUPC_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^  __IO uint32_t SUPC_SMMR; \/**< \\brief (Supc Offset: 0x04) Supply Controller Supply Monitor Mode Register *\/$/;"	m	struct:__anon215
SUPC_SMMR_SMIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	76;"	d
SUPC_SMMR_SMIEN_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	78;"	d
SUPC_SMMR_SMIEN_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	77;"	d
SUPC_SMMR_SMRSTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	73;"	d
SUPC_SMMR_SMRSTEN_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	75;"	d
SUPC_SMMR_SMRSTEN_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	74;"	d
SUPC_SMMR_SMSMPL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	67;"	d
SUPC_SMMR_SMSMPL_2048SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	72;"	d
SUPC_SMMR_SMSMPL_256SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	71;"	d
SUPC_SMMR_SMSMPL_32SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	70;"	d
SUPC_SMMR_SMSMPL_CSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	69;"	d
SUPC_SMMR_SMSMPL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	66;"	d
SUPC_SMMR_SMSMPL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	65;"	d
SUPC_SMMR_SMSMPL_SMD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	68;"	d
SUPC_SMMR_SMTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	64;"	d
SUPC_SMMR_SMTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	63;"	d
SUPC_SMMR_SMTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	62;"	d
SUPC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^  __I  uint32_t SUPC_SR;   \/**< \\brief (Supc Offset: 0x14) Supply Controller Status Register *\/$/;"	m	struct:__anon215
SUPC_SR_BODRSTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	228;"	d
SUPC_SR_BODRSTS_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	229;"	d
SUPC_SR_BODRSTS_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	230;"	d
SUPC_SR_LPDBCS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	243;"	d
SUPC_SR_LPDBCS0_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	244;"	d
SUPC_SR_LPDBCS0_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	245;"	d
SUPC_SR_LPDBCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	246;"	d
SUPC_SR_LPDBCS1_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	247;"	d
SUPC_SR_LPDBCS1_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	248;"	d
SUPC_SR_OSCSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	240;"	d
SUPC_SR_OSCSEL_CRYST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	242;"	d
SUPC_SR_OSCSEL_RC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	241;"	d
SUPC_SR_SMOS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	237;"	d
SUPC_SR_SMOS_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	238;"	d
SUPC_SR_SMOS_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	239;"	d
SUPC_SR_SMRSTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	231;"	d
SUPC_SR_SMRSTS_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	232;"	d
SUPC_SR_SMRSTS_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	233;"	d
SUPC_SR_SMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	234;"	d
SUPC_SR_SMS_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	235;"	d
SUPC_SR_SMS_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	236;"	d
SUPC_SR_SMWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	225;"	d
SUPC_SR_SMWS_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	226;"	d
SUPC_SR_SMWS_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	227;"	d
SUPC_SR_WKUPIS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	249;"	d
SUPC_SR_WKUPIS0_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	250;"	d
SUPC_SR_WKUPIS0_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	251;"	d
SUPC_SR_WKUPIS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	252;"	d
SUPC_SR_WKUPIS10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	279;"	d
SUPC_SR_WKUPIS10_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	280;"	d
SUPC_SR_WKUPIS10_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	281;"	d
SUPC_SR_WKUPIS11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	282;"	d
SUPC_SR_WKUPIS11_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	283;"	d
SUPC_SR_WKUPIS11_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	284;"	d
SUPC_SR_WKUPIS12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	285;"	d
SUPC_SR_WKUPIS12_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	286;"	d
SUPC_SR_WKUPIS12_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	287;"	d
SUPC_SR_WKUPIS13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	288;"	d
SUPC_SR_WKUPIS13_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	289;"	d
SUPC_SR_WKUPIS13_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	290;"	d
SUPC_SR_WKUPIS1_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	253;"	d
SUPC_SR_WKUPIS1_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	254;"	d
SUPC_SR_WKUPIS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	255;"	d
SUPC_SR_WKUPIS2_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	256;"	d
SUPC_SR_WKUPIS2_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	257;"	d
SUPC_SR_WKUPIS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	258;"	d
SUPC_SR_WKUPIS3_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	259;"	d
SUPC_SR_WKUPIS3_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	260;"	d
SUPC_SR_WKUPIS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	261;"	d
SUPC_SR_WKUPIS4_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	262;"	d
SUPC_SR_WKUPIS4_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	263;"	d
SUPC_SR_WKUPIS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	264;"	d
SUPC_SR_WKUPIS5_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	265;"	d
SUPC_SR_WKUPIS5_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	266;"	d
SUPC_SR_WKUPIS6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	267;"	d
SUPC_SR_WKUPIS6_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	268;"	d
SUPC_SR_WKUPIS6_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	269;"	d
SUPC_SR_WKUPIS7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	270;"	d
SUPC_SR_WKUPIS7_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	271;"	d
SUPC_SR_WKUPIS7_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	272;"	d
SUPC_SR_WKUPIS8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	273;"	d
SUPC_SR_WKUPIS8_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	274;"	d
SUPC_SR_WKUPIS8_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	275;"	d
SUPC_SR_WKUPIS9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	276;"	d
SUPC_SR_WKUPIS9_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	277;"	d
SUPC_SR_WKUPIS9_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	278;"	d
SUPC_SR_WKUPS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	222;"	d
SUPC_SR_WKUPS_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	223;"	d
SUPC_SR_WKUPS_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	224;"	d
SUPC_WUIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^  __IO uint32_t SUPC_WUIR; \/**< \\brief (Supc Offset: 0x10) Supply Controller Wake-up Inputs Register *\/$/;"	m	struct:__anon215
SUPC_WUIR_WKUPEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	137;"	d
SUPC_WUIR_WKUPEN0_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	138;"	d
SUPC_WUIR_WKUPEN0_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	139;"	d
SUPC_WUIR_WKUPEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	140;"	d
SUPC_WUIR_WKUPEN10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	167;"	d
SUPC_WUIR_WKUPEN10_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	168;"	d
SUPC_WUIR_WKUPEN10_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	169;"	d
SUPC_WUIR_WKUPEN11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	170;"	d
SUPC_WUIR_WKUPEN11_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	171;"	d
SUPC_WUIR_WKUPEN11_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	172;"	d
SUPC_WUIR_WKUPEN12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	173;"	d
SUPC_WUIR_WKUPEN12_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	174;"	d
SUPC_WUIR_WKUPEN12_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	175;"	d
SUPC_WUIR_WKUPEN13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	176;"	d
SUPC_WUIR_WKUPEN13_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	177;"	d
SUPC_WUIR_WKUPEN13_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	178;"	d
SUPC_WUIR_WKUPEN1_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	141;"	d
SUPC_WUIR_WKUPEN1_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	142;"	d
SUPC_WUIR_WKUPEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	143;"	d
SUPC_WUIR_WKUPEN2_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	144;"	d
SUPC_WUIR_WKUPEN2_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	145;"	d
SUPC_WUIR_WKUPEN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	146;"	d
SUPC_WUIR_WKUPEN3_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	147;"	d
SUPC_WUIR_WKUPEN3_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	148;"	d
SUPC_WUIR_WKUPEN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	149;"	d
SUPC_WUIR_WKUPEN4_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	150;"	d
SUPC_WUIR_WKUPEN4_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	151;"	d
SUPC_WUIR_WKUPEN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	152;"	d
SUPC_WUIR_WKUPEN5_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	153;"	d
SUPC_WUIR_WKUPEN5_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	154;"	d
SUPC_WUIR_WKUPEN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	155;"	d
SUPC_WUIR_WKUPEN6_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	156;"	d
SUPC_WUIR_WKUPEN6_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	157;"	d
SUPC_WUIR_WKUPEN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	158;"	d
SUPC_WUIR_WKUPEN7_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	159;"	d
SUPC_WUIR_WKUPEN7_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	160;"	d
SUPC_WUIR_WKUPEN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	161;"	d
SUPC_WUIR_WKUPEN8_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	162;"	d
SUPC_WUIR_WKUPEN8_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	163;"	d
SUPC_WUIR_WKUPEN9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	164;"	d
SUPC_WUIR_WKUPEN9_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	165;"	d
SUPC_WUIR_WKUPEN9_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	166;"	d
SUPC_WUIR_WKUPT0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	179;"	d
SUPC_WUIR_WKUPT0_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	181;"	d
SUPC_WUIR_WKUPT0_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	180;"	d
SUPC_WUIR_WKUPT1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	182;"	d
SUPC_WUIR_WKUPT10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	209;"	d
SUPC_WUIR_WKUPT10_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	211;"	d
SUPC_WUIR_WKUPT10_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	210;"	d
SUPC_WUIR_WKUPT11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	212;"	d
SUPC_WUIR_WKUPT11_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	214;"	d
SUPC_WUIR_WKUPT11_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	213;"	d
SUPC_WUIR_WKUPT12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	215;"	d
SUPC_WUIR_WKUPT12_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	217;"	d
SUPC_WUIR_WKUPT12_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	216;"	d
SUPC_WUIR_WKUPT13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	218;"	d
SUPC_WUIR_WKUPT13_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	220;"	d
SUPC_WUIR_WKUPT13_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	219;"	d
SUPC_WUIR_WKUPT1_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	184;"	d
SUPC_WUIR_WKUPT1_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	183;"	d
SUPC_WUIR_WKUPT2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	185;"	d
SUPC_WUIR_WKUPT2_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	187;"	d
SUPC_WUIR_WKUPT2_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	186;"	d
SUPC_WUIR_WKUPT3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	188;"	d
SUPC_WUIR_WKUPT3_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	190;"	d
SUPC_WUIR_WKUPT3_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	189;"	d
SUPC_WUIR_WKUPT4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	191;"	d
SUPC_WUIR_WKUPT4_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	193;"	d
SUPC_WUIR_WKUPT4_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	192;"	d
SUPC_WUIR_WKUPT5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	194;"	d
SUPC_WUIR_WKUPT5_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	196;"	d
SUPC_WUIR_WKUPT5_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	195;"	d
SUPC_WUIR_WKUPT6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	197;"	d
SUPC_WUIR_WKUPT6_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	199;"	d
SUPC_WUIR_WKUPT6_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	198;"	d
SUPC_WUIR_WKUPT7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	200;"	d
SUPC_WUIR_WKUPT7_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	202;"	d
SUPC_WUIR_WKUPT7_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	201;"	d
SUPC_WUIR_WKUPT8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	203;"	d
SUPC_WUIR_WKUPT8_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	205;"	d
SUPC_WUIR_WKUPT8_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	204;"	d
SUPC_WUIR_WKUPT9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	206;"	d
SUPC_WUIR_WKUPT9_HIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	208;"	d
SUPC_WUIR_WKUPT9_LOW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	207;"	d
SUPC_WUMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^  __IO uint32_t SUPC_WUMR; \/**< \\brief (Supc Offset: 0x0C) Supply Controller Wake-up Mode Register *\/$/;"	m	struct:__anon215
SUPC_WUMR_LPDBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	127;"	d
SUPC_WUMR_LPDBCCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	113;"	d
SUPC_WUMR_LPDBCCLR_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	115;"	d
SUPC_WUMR_LPDBCCLR_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	114;"	d
SUPC_WUMR_LPDBCEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	107;"	d
SUPC_WUMR_LPDBCEN0_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	109;"	d
SUPC_WUMR_LPDBCEN0_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	108;"	d
SUPC_WUMR_LPDBCEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	110;"	d
SUPC_WUMR_LPDBCEN1_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	112;"	d
SUPC_WUMR_LPDBCEN1_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	111;"	d
SUPC_WUMR_LPDBC_2_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	129;"	d
SUPC_WUMR_LPDBC_3_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	130;"	d
SUPC_WUMR_LPDBC_4_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	131;"	d
SUPC_WUMR_LPDBC_5_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	132;"	d
SUPC_WUMR_LPDBC_6_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	133;"	d
SUPC_WUMR_LPDBC_7_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	134;"	d
SUPC_WUMR_LPDBC_8_RTCOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	135;"	d
SUPC_WUMR_LPDBC_DISABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	128;"	d
SUPC_WUMR_LPDBC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	126;"	d
SUPC_WUMR_LPDBC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	125;"	d
SUPC_WUMR_RTCEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	104;"	d
SUPC_WUMR_RTCEN_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	106;"	d
SUPC_WUMR_RTCEN_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	105;"	d
SUPC_WUMR_RTTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	101;"	d
SUPC_WUMR_RTTEN_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	103;"	d
SUPC_WUMR_RTTEN_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	102;"	d
SUPC_WUMR_SMEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	98;"	d
SUPC_WUMR_SMEN_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	100;"	d
SUPC_WUMR_SMEN_NOT_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	99;"	d
SUPC_WUMR_WKUPDBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	118;"	d
SUPC_WUMR_WKUPDBC_32768_SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	124;"	d
SUPC_WUMR_WKUPDBC_32_SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	121;"	d
SUPC_WUMR_WKUPDBC_3_SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	120;"	d
SUPC_WUMR_WKUPDBC_4096_SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	123;"	d
SUPC_WUMR_WKUPDBC_512_SLCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	122;"	d
SUPC_WUMR_WKUPDBC_IMMEDIATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	119;"	d
SUPC_WUMR_WKUPDBC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	117;"	d
SUPC_WUMR_WKUPDBC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	116;"	d
Supc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	/^} Supc;$/;"	t	typeref:struct:__anon215
_SAMV71_SUPC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_supc.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t  Reserved1[2];$/;"	m	struct:__anon217
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t Reserved1[3];$/;"	m	struct:__anon216
TCCHANNEL_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	58;"	d
TC_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __O  uint32_t  TC_BCR;                       \/**< \\brief (Tc Offset: 0xC0) Block Control Register *\/$/;"	m	struct:__anon217
TC_BCR_SYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	283;"	d
TC_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t  TC_BMR;                       \/**< \\brief (Tc Offset: 0xC4) Block Mode Register *\/$/;"	m	struct:__anon217
TC_BMR_EDGPHA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	307;"	d
TC_BMR_IDXPHB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	312;"	d
TC_BMR_INVA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	308;"	d
TC_BMR_INVB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	309;"	d
TC_BMR_INVIDX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	310;"	d
TC_BMR_MAXFILT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	315;"	d
TC_BMR_MAXFILT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	314;"	d
TC_BMR_MAXFILT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	313;"	d
TC_BMR_POSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	304;"	d
TC_BMR_QDEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	303;"	d
TC_BMR_QDTRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	306;"	d
TC_BMR_SPEEDEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	305;"	d
TC_BMR_SWAP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	311;"	d
TC_BMR_TC0XC0S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	287;"	d
TC_BMR_TC0XC0S_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	286;"	d
TC_BMR_TC0XC0S_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	285;"	d
TC_BMR_TC0XC0S_TCLK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	288;"	d
TC_BMR_TC0XC0S_TIOA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	289;"	d
TC_BMR_TC0XC0S_TIOA2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	290;"	d
TC_BMR_TC1XC1S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	293;"	d
TC_BMR_TC1XC1S_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	292;"	d
TC_BMR_TC1XC1S_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	291;"	d
TC_BMR_TC1XC1S_TCLK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	294;"	d
TC_BMR_TC1XC1S_TIOA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	295;"	d
TC_BMR_TC1XC1S_TIOA2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	296;"	d
TC_BMR_TC2XC2S	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	299;"	d
TC_BMR_TC2XC2S_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	298;"	d
TC_BMR_TC2XC2S_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	297;"	d
TC_BMR_TC2XC2S_TCLK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	300;"	d
TC_BMR_TC2XC2S_TIOA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	301;"	d
TC_BMR_TC2XC2S_TIOA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	302;"	d
TC_CCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __O  uint32_t TC_CCR;       \/**< \\brief (TcChannel Offset: 0x0) Channel Control Register *\/$/;"	m	struct:__anon216
TC_CCR_CLKDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	74;"	d
TC_CCR_CLKEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	73;"	d
TC_CCR_SWTRG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	75;"	d
TC_CHANNEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^       TcChannel TC_CHANNEL[TCCHANNEL_NUMBER]; \/**< \\brief (Tc Offset: 0x0) channel = 0 .. 2 *\/$/;"	m	struct:__anon217
TC_CMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t TC_CMR;       \/**< \\brief (TcChannel Offset: 0x4) Channel Mode Register *\/$/;"	m	struct:__anon216
TC_CMR_ABETRG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	105;"	d
TC_CMR_ACPA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	156;"	d
TC_CMR_ACPA_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	159;"	d
TC_CMR_ACPA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	155;"	d
TC_CMR_ACPA_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	157;"	d
TC_CMR_ACPA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	154;"	d
TC_CMR_ACPA_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	158;"	d
TC_CMR_ACPA_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	160;"	d
TC_CMR_ACPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	163;"	d
TC_CMR_ACPC_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	166;"	d
TC_CMR_ACPC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	162;"	d
TC_CMR_ACPC_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	164;"	d
TC_CMR_ACPC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	161;"	d
TC_CMR_ACPC_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	165;"	d
TC_CMR_ACPC_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	167;"	d
TC_CMR_AEEVT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	170;"	d
TC_CMR_AEEVT_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	173;"	d
TC_CMR_AEEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	169;"	d
TC_CMR_AEEVT_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	171;"	d
TC_CMR_AEEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	168;"	d
TC_CMR_AEEVT_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	172;"	d
TC_CMR_AEEVT_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	174;"	d
TC_CMR_ASWTRG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	177;"	d
TC_CMR_ASWTRG_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	180;"	d
TC_CMR_ASWTRG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	176;"	d
TC_CMR_ASWTRG_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	178;"	d
TC_CMR_ASWTRG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	175;"	d
TC_CMR_ASWTRG_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	179;"	d
TC_CMR_ASWTRG_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	181;"	d
TC_CMR_BCPB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	184;"	d
TC_CMR_BCPB_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	187;"	d
TC_CMR_BCPB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	183;"	d
TC_CMR_BCPB_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	185;"	d
TC_CMR_BCPB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	182;"	d
TC_CMR_BCPB_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	186;"	d
TC_CMR_BCPB_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	188;"	d
TC_CMR_BCPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	191;"	d
TC_CMR_BCPC_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	194;"	d
TC_CMR_BCPC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	190;"	d
TC_CMR_BCPC_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	192;"	d
TC_CMR_BCPC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	189;"	d
TC_CMR_BCPC_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	193;"	d
TC_CMR_BCPC_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	195;"	d
TC_CMR_BEEVT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	198;"	d
TC_CMR_BEEVT_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	201;"	d
TC_CMR_BEEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	197;"	d
TC_CMR_BEEVT_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	199;"	d
TC_CMR_BEEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	196;"	d
TC_CMR_BEEVT_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	200;"	d
TC_CMR_BEEVT_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	202;"	d
TC_CMR_BSWTRG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	205;"	d
TC_CMR_BSWTRG_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	208;"	d
TC_CMR_BSWTRG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	204;"	d
TC_CMR_BSWTRG_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	206;"	d
TC_CMR_BSWTRG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	203;"	d
TC_CMR_BSWTRG_SET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	207;"	d
TC_CMR_BSWTRG_TOGGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	209;"	d
TC_CMR_BURST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	91;"	d
TC_CMR_BURST_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	90;"	d
TC_CMR_BURST_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	92;"	d
TC_CMR_BURST_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	89;"	d
TC_CMR_BURST_XC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	93;"	d
TC_CMR_BURST_XC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	94;"	d
TC_CMR_BURST_XC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	95;"	d
TC_CMR_CLKI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	88;"	d
TC_CMR_CPCDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	131;"	d
TC_CMR_CPCSTOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	130;"	d
TC_CMR_CPCTRG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	106;"	d
TC_CMR_EEVT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	141;"	d
TC_CMR_EEVTEDG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	134;"	d
TC_CMR_EEVTEDG_EDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	138;"	d
TC_CMR_EEVTEDG_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	137;"	d
TC_CMR_EEVTEDG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	133;"	d
TC_CMR_EEVTEDG_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	135;"	d
TC_CMR_EEVTEDG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	132;"	d
TC_CMR_EEVTEDG_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	136;"	d
TC_CMR_EEVT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	140;"	d
TC_CMR_EEVT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	139;"	d
TC_CMR_EEVT_TIOB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	142;"	d
TC_CMR_EEVT_XC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	143;"	d
TC_CMR_EEVT_XC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	144;"	d
TC_CMR_EEVT_XC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	145;"	d
TC_CMR_ENETRG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	146;"	d
TC_CMR_ETRGEDG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	100;"	d
TC_CMR_ETRGEDG_EDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	104;"	d
TC_CMR_ETRGEDG_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	103;"	d
TC_CMR_ETRGEDG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	99;"	d
TC_CMR_ETRGEDG_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	101;"	d
TC_CMR_ETRGEDG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	98;"	d
TC_CMR_ETRGEDG_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	102;"	d
TC_CMR_LDBDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	97;"	d
TC_CMR_LDBSTOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	96;"	d
TC_CMR_LDRA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	110;"	d
TC_CMR_LDRA_EDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	114;"	d
TC_CMR_LDRA_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	113;"	d
TC_CMR_LDRA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	109;"	d
TC_CMR_LDRA_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	111;"	d
TC_CMR_LDRA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	108;"	d
TC_CMR_LDRA_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	112;"	d
TC_CMR_LDRB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	117;"	d
TC_CMR_LDRB_EDGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	121;"	d
TC_CMR_LDRB_FALLING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	120;"	d
TC_CMR_LDRB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	116;"	d
TC_CMR_LDRB_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	118;"	d
TC_CMR_LDRB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	115;"	d
TC_CMR_LDRB_RISING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	119;"	d
TC_CMR_SBSMPLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	124;"	d
TC_CMR_SBSMPLR_EIGHTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	128;"	d
TC_CMR_SBSMPLR_FOURTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	127;"	d
TC_CMR_SBSMPLR_HALF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	126;"	d
TC_CMR_SBSMPLR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	123;"	d
TC_CMR_SBSMPLR_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	125;"	d
TC_CMR_SBSMPLR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	122;"	d
TC_CMR_SBSMPLR_SIXTEENTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	129;"	d
TC_CMR_TCCLKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	79;"	d
TC_CMR_TCCLKS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	78;"	d
TC_CMR_TCCLKS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	77;"	d
TC_CMR_TCCLKS_TIMER_CLOCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	80;"	d
TC_CMR_TCCLKS_TIMER_CLOCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	81;"	d
TC_CMR_TCCLKS_TIMER_CLOCK3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	82;"	d
TC_CMR_TCCLKS_TIMER_CLOCK4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	83;"	d
TC_CMR_TCCLKS_TIMER_CLOCK5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	84;"	d
TC_CMR_TCCLKS_XC0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	85;"	d
TC_CMR_TCCLKS_XC1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	86;"	d
TC_CMR_TCCLKS_XC2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	87;"	d
TC_CMR_WAVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	107;"	d
TC_CMR_WAVSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	149;"	d
TC_CMR_WAVSEL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	148;"	d
TC_CMR_WAVSEL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	147;"	d
TC_CMR_WAVSEL_UP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	150;"	d
TC_CMR_WAVSEL_UPDOWN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	151;"	d
TC_CMR_WAVSEL_UPDOWN_RC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	153;"	d
TC_CMR_WAVSEL_UP_RC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	152;"	d
TC_CV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t TC_CV;        \/**< \\brief (TcChannel Offset: 0x10) Counter Value *\/$/;"	m	struct:__anon216
TC_CV_CV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	218;"	d
TC_CV_CV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	217;"	d
TC_EMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t TC_EMR;       \/**< \\brief (TcChannel Offset: 0x30) Extended Mode Register *\/$/;"	m	struct:__anon216
TC_EMR_NODIVCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	281;"	d
TC_EMR_TRIGSRCA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	273;"	d
TC_EMR_TRIGSRCA_EXTERNAL_TIOAx	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	274;"	d
TC_EMR_TRIGSRCA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	272;"	d
TC_EMR_TRIGSRCA_PWMx	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	275;"	d
TC_EMR_TRIGSRCA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	271;"	d
TC_EMR_TRIGSRCB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	278;"	d
TC_EMR_TRIGSRCB_EXTERNAL_TIOBx	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	279;"	d
TC_EMR_TRIGSRCB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	277;"	d
TC_EMR_TRIGSRCB_PWMx	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	280;"	d
TC_EMR_TRIGSRCB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	276;"	d
TC_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t  TC_FMR;                       \/**< \\brief (Tc Offset: 0xD8) Fault Mode Register *\/$/;"	m	struct:__anon217
TC_FMR_ENCF0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	334;"	d
TC_FMR_ENCF1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	335;"	d
TC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __O  uint32_t TC_IDR;       \/**< \\brief (TcChannel Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon216
TC_IDR_COVFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	253;"	d
TC_IDR_CPAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	255;"	d
TC_IDR_CPBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	256;"	d
TC_IDR_CPCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	257;"	d
TC_IDR_ETRGS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	260;"	d
TC_IDR_LDRAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	258;"	d
TC_IDR_LDRBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	259;"	d
TC_IDR_LOVRS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	254;"	d
TC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __O  uint32_t TC_IER;       \/**< \\brief (TcChannel Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon216
TC_IER_COVFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	244;"	d
TC_IER_CPAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	246;"	d
TC_IER_CPBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	247;"	d
TC_IER_CPCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	248;"	d
TC_IER_ETRGS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	251;"	d
TC_IER_LDRAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	249;"	d
TC_IER_LDRBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	250;"	d
TC_IER_LOVRS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	245;"	d
TC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t TC_IMR;       \/**< \\brief (TcChannel Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon216
TC_IMR_COVFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	262;"	d
TC_IMR_CPAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	264;"	d
TC_IMR_CPBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	265;"	d
TC_IMR_CPCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	266;"	d
TC_IMR_ETRGS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	269;"	d
TC_IMR_LDRAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	267;"	d
TC_IMR_LDRBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	268;"	d
TC_IMR_LOVRS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	263;"	d
TC_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __O  uint32_t  TC_QIDR;                      \/**< \\brief (Tc Offset: 0xCC) QDEC Interrupt Disable Register *\/$/;"	m	struct:__anon217
TC_QIDR_DIRCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	322;"	d
TC_QIDR_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	321;"	d
TC_QIDR_QERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	323;"	d
TC_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __O  uint32_t  TC_QIER;                      \/**< \\brief (Tc Offset: 0xC8) QDEC Interrupt Enable Register *\/$/;"	m	struct:__anon217
TC_QIER_DIRCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	318;"	d
TC_QIER_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	317;"	d
TC_QIER_QERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	319;"	d
TC_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t  TC_QIMR;                      \/**< \\brief (Tc Offset: 0xD0) QDEC Interrupt Mask Register *\/$/;"	m	struct:__anon217
TC_QIMR_DIRCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	326;"	d
TC_QIMR_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	325;"	d
TC_QIMR_QERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	327;"	d
TC_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t  TC_QISR;                      \/**< \\brief (Tc Offset: 0xD4) QDEC Interrupt Status Register *\/$/;"	m	struct:__anon217
TC_QISR_DIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	332;"	d
TC_QISR_DIRCHG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	330;"	d
TC_QISR_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	329;"	d
TC_QISR_QERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	331;"	d
TC_RA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t TC_RA;        \/**< \\brief (TcChannel Offset: 0x14) Register A *\/$/;"	m	struct:__anon216
TC_RAB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t TC_RAB;       \/**< \\brief (TcChannel Offset: 0xC) Register AB *\/$/;"	m	struct:__anon216
TC_RAB_RAB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	215;"	d
TC_RAB_RAB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	214;"	d
TC_RA_RA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	222;"	d
TC_RA_RA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	221;"	d
TC_RA_RA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	220;"	d
TC_RB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t TC_RB;        \/**< \\brief (TcChannel Offset: 0x18) Register B *\/$/;"	m	struct:__anon216
TC_RB_RB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	226;"	d
TC_RB_RB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	225;"	d
TC_RB_RB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	224;"	d
TC_RC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t TC_RC;        \/**< \\brief (TcChannel Offset: 0x1C) Register C *\/$/;"	m	struct:__anon216
TC_RC_RC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	230;"	d
TC_RC_RC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	229;"	d
TC_RC_RC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	228;"	d
TC_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t TC_SMMR;      \/**< \\brief (TcChannel Offset: 0x8) Stepper Motor Mode Register *\/$/;"	m	struct:__anon216
TC_SMMR_DOWN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	212;"	d
TC_SMMR_GCEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	211;"	d
TC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __I  uint32_t TC_SR;        \/**< \\brief (TcChannel Offset: 0x20) Status Register *\/$/;"	m	struct:__anon216
TC_SR_CLKSTA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	240;"	d
TC_SR_COVFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	232;"	d
TC_SR_CPAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	234;"	d
TC_SR_CPBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	235;"	d
TC_SR_CPCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	236;"	d
TC_SR_ETRGS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	239;"	d
TC_SR_LDRAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	237;"	d
TC_SR_LDRBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	238;"	d
TC_SR_LOVRS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	233;"	d
TC_SR_MTIOA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	241;"	d
TC_SR_MTIOB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	242;"	d
TC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^  __IO uint32_t  TC_WPMR;                      \/**< \\brief (Tc Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon217
TC_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	337;"	d
TC_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	340;"	d
TC_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	339;"	d
TC_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	341;"	d
TC_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	338;"	d
Tc	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^} Tc;$/;"	t	typeref:struct:__anon217
TcChannel	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	/^} TcChannel;$/;"	t	typeref:struct:__anon216
_SAMV71_TC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_tc.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __I uint32_t Reserved1[3];$/;"	m	struct:__anon218
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __I uint32_t Reserved2[12];$/;"	m	struct:__anon218
TRNG_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __O uint32_t TRNG_CR;       \/**< \\brief (Trng Offset: 0x00) Control Register *\/$/;"	m	struct:__anon218
TRNG_CR_ENABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	53;"	d
TRNG_CR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	56;"	d
TRNG_CR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	55;"	d
TRNG_CR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	57;"	d
TRNG_CR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	54;"	d
TRNG_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __O uint32_t TRNG_IDR;      \/**< \\brief (Trng Offset: 0x14) Interrupt Disable Register *\/$/;"	m	struct:__anon218
TRNG_IDR_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	61;"	d
TRNG_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __O uint32_t TRNG_IER;      \/**< \\brief (Trng Offset: 0x10) Interrupt Enable Register *\/$/;"	m	struct:__anon218
TRNG_IER_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	59;"	d
TRNG_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __I uint32_t TRNG_IMR;      \/**< \\brief (Trng Offset: 0x18) Interrupt Mask Register *\/$/;"	m	struct:__anon218
TRNG_IMR_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	63;"	d
TRNG_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __I uint32_t TRNG_ISR;      \/**< \\brief (Trng Offset: 0x1C) Interrupt Status Register *\/$/;"	m	struct:__anon218
TRNG_ISR_DATRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	65;"	d
TRNG_ODATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^  __I uint32_t TRNG_ODATA;    \/**< \\brief (Trng Offset: 0x50) Output Data Register *\/$/;"	m	struct:__anon218
TRNG_ODATA_ODATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	68;"	d
TRNG_ODATA_ODATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	67;"	d
Trng	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	/^} Trng;$/;"	t	typeref:struct:__anon218
_SAMV71_TRNG_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_trng.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __I  uint32_t Reserved1[3];$/;"	m	struct:__anon219
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __I  uint32_t Reserved2[43];$/;"	m	struct:__anon219
TWI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __O  uint32_t TWI_CR;        \/**< \\brief (Twi Offset: 0x00) Control Register *\/$/;"	m	struct:__anon219
TWI_CR_MSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	63;"	d
TWI_CR_MSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	62;"	d
TWI_CR_QUICK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	66;"	d
TWI_CR_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	60;"	d
TWI_CR_STOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	61;"	d
TWI_CR_SVDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	65;"	d
TWI_CR_SVEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	64;"	d
TWI_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	67;"	d
TWI_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __IO uint32_t TWI_CWGR;      \/**< \\brief (Twi Offset: 0x10) Clock Waveform Generator Register *\/$/;"	m	struct:__anon219
TWI_CWGR_CHDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	93;"	d
TWI_CWGR_CHDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	92;"	d
TWI_CWGR_CHDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	91;"	d
TWI_CWGR_CKDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	96;"	d
TWI_CWGR_CKDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	95;"	d
TWI_CWGR_CKDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	94;"	d
TWI_CWGR_CLDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	90;"	d
TWI_CWGR_CLDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	89;"	d
TWI_CWGR_CLDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	88;"	d
TWI_CWGR_HOLD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	99;"	d
TWI_CWGR_HOLD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	98;"	d
TWI_CWGR_HOLD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	97;"	d
TWI_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __IO uint32_t TWI_IADR;      \/**< \\brief (Twi Offset: 0x0C) Internal Address Register *\/$/;"	m	struct:__anon219
TWI_IADR_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	86;"	d
TWI_IADR_IADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	85;"	d
TWI_IADR_IADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	84;"	d
TWI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __O  uint32_t TWI_IDR;       \/**< \\brief (Twi Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon219
TWI_IDR_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	131;"	d
TWI_IDR_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	133;"	d
TWI_IDR_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	128;"	d
TWI_IDR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	130;"	d
TWI_IDR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	129;"	d
TWI_IDR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	125;"	d
TWI_IDR_SCL_WS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	132;"	d
TWI_IDR_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	127;"	d
TWI_IDR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	124;"	d
TWI_IDR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	126;"	d
TWI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __O  uint32_t TWI_IER;       \/**< \\brief (Twi Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon219
TWI_IER_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	120;"	d
TWI_IER_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	122;"	d
TWI_IER_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	117;"	d
TWI_IER_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	119;"	d
TWI_IER_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	118;"	d
TWI_IER_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	114;"	d
TWI_IER_SCL_WS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	121;"	d
TWI_IER_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	116;"	d
TWI_IER_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	113;"	d
TWI_IER_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	115;"	d
TWI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __I  uint32_t TWI_IMR;       \/**< \\brief (Twi Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon219
TWI_IMR_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	142;"	d
TWI_IMR_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	144;"	d
TWI_IMR_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	139;"	d
TWI_IMR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	141;"	d
TWI_IMR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	140;"	d
TWI_IMR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	136;"	d
TWI_IMR_SCL_WS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	143;"	d
TWI_IMR_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	138;"	d
TWI_IMR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	135;"	d
TWI_IMR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	137;"	d
TWI_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __IO uint32_t TWI_MMR;       \/**< \\brief (Twi Offset: 0x04) Master Mode Register *\/$/;"	m	struct:__anon219
TWI_MMR_DADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	78;"	d
TWI_MMR_DADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	77;"	d
TWI_MMR_DADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	76;"	d
TWI_MMR_IADRSZ_1_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	72;"	d
TWI_MMR_IADRSZ_2_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	73;"	d
TWI_MMR_IADRSZ_3_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	74;"	d
TWI_MMR_IADRSZ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	70;"	d
TWI_MMR_IADRSZ_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	71;"	d
TWI_MMR_IADRSZ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	69;"	d
TWI_MMR_MREAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	75;"	d
TWI_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __I  uint32_t TWI_RHR;       \/**< \\brief (Twi Offset: 0x30) Receive Holding Register *\/$/;"	m	struct:__anon219
TWI_RHR_RXDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	147;"	d
TWI_RHR_RXDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	146;"	d
TWI_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __IO uint32_t TWI_SMR;       \/**< \\brief (Twi Offset: 0x08) Slave Mode Register *\/$/;"	m	struct:__anon219
TWI_SMR_SADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	82;"	d
TWI_SMR_SADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	81;"	d
TWI_SMR_SADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	80;"	d
TWI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __I  uint32_t TWI_SR;        \/**< \\brief (Twi Offset: 0x20) Status Register *\/$/;"	m	struct:__anon219
TWI_SR_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	109;"	d
TWI_SR_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	111;"	d
TWI_SR_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	106;"	d
TWI_SR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	108;"	d
TWI_SR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	107;"	d
TWI_SR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	102;"	d
TWI_SR_SCLWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	110;"	d
TWI_SR_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	105;"	d
TWI_SR_SVREAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	104;"	d
TWI_SR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	101;"	d
TWI_SR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	103;"	d
TWI_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __O  uint32_t TWI_THR;       \/**< \\brief (Twi Offset: 0x34) Transmit Holding Register *\/$/;"	m	struct:__anon219
TWI_THR_TXDATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	151;"	d
TWI_THR_TXDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	150;"	d
TWI_THR_TXDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	149;"	d
TWI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __IO uint32_t TWI_WPMR;      \/**< \\brief (Twi Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon219
TWI_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	153;"	d
TWI_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	155;"	d
TWI_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	156;"	d
TWI_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	154;"	d
TWI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^  __I  uint32_t TWI_WPSR;      \/**< \\brief (Twi Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon219
TWI_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	158;"	d
TWI_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	160;"	d
TWI_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	159;"	d
Twi	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	/^} Twi;$/;"	t	typeref:struct:__anon219
_SAM_TWI_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twi.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t Reserved1[3];$/;"	m	struct:__anon220
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t Reserved2[2];$/;"	m	struct:__anon220
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t Reserved3[1];$/;"	m	struct:__anon220
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t Reserved4[37];$/;"	m	struct:__anon220
TWIHS_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __O  uint32_t TWIHS_CR;      \/**< \\brief (Twihs Offset: 0x00) Control Register *\/$/;"	m	struct:__anon220
TWIHS_CR_CLEAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	80;"	d
TWIHS_CR_HSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	74;"	d
TWIHS_CR_HSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	73;"	d
TWIHS_CR_MSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	68;"	d
TWIHS_CR_MSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	67;"	d
TWIHS_CR_PECDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	78;"	d
TWIHS_CR_PECEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	77;"	d
TWIHS_CR_PECRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	79;"	d
TWIHS_CR_QUICK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	71;"	d
TWIHS_CR_SMBDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	76;"	d
TWIHS_CR_SMBEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	75;"	d
TWIHS_CR_START	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	65;"	d
TWIHS_CR_STOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	66;"	d
TWIHS_CR_SVDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	70;"	d
TWIHS_CR_SVEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	69;"	d
TWIHS_CR_SWRST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	72;"	d
TWIHS_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_CWGR;    \/**< \\brief (Twihs Offset: 0x10) Clock Waveform Generator Register *\/$/;"	m	struct:__anon220
TWIHS_CWGR_CHDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	118;"	d
TWIHS_CWGR_CHDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	117;"	d
TWIHS_CWGR_CHDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	116;"	d
TWIHS_CWGR_CKDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	121;"	d
TWIHS_CWGR_CKDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	120;"	d
TWIHS_CWGR_CKDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	119;"	d
TWIHS_CWGR_CLDIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	115;"	d
TWIHS_CWGR_CLDIV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	114;"	d
TWIHS_CWGR_CLDIV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	113;"	d
TWIHS_CWGR_HOLD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	124;"	d
TWIHS_CWGR_HOLD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	123;"	d
TWIHS_CWGR_HOLD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	122;"	d
TWIHS_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_FILTR;   \/**< \\brief (Twihs Offset: 0x44) Filter Register *\/$/;"	m	struct:__anon220
TWIHS_FILTR_FILT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	217;"	d
TWIHS_FILTR_PADFCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	219;"	d
TWIHS_FILTR_PADFEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	218;"	d
TWIHS_FILTR_THRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	222;"	d
TWIHS_FILTR_THRES_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	221;"	d
TWIHS_FILTR_THRES_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	220;"	d
TWIHS_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_IADR;    \/**< \\brief (Twihs Offset: 0x0C) Internal Address Register *\/$/;"	m	struct:__anon220
TWIHS_IADR_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	111;"	d
TWIHS_IADR_IADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	110;"	d
TWIHS_IADR_IADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	109;"	d
TWIHS_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __O  uint32_t TWIHS_IDR;     \/**< \\brief (Twihs Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon220
TWIHS_IDR_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	171;"	d
TWIHS_IDR_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	173;"	d
TWIHS_IDR_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	167;"	d
TWIHS_IDR_MCACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	174;"	d
TWIHS_IDR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	170;"	d
TWIHS_IDR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	168;"	d
TWIHS_IDR_PECERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	176;"	d
TWIHS_IDR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	164;"	d
TWIHS_IDR_SCL_WS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	172;"	d
TWIHS_IDR_SMBDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	177;"	d
TWIHS_IDR_SMBHHM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	178;"	d
TWIHS_IDR_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	166;"	d
TWIHS_IDR_TOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	175;"	d
TWIHS_IDR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	163;"	d
TWIHS_IDR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	165;"	d
TWIHS_IDR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	169;"	d
TWIHS_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __O  uint32_t TWIHS_IER;     \/**< \\brief (Twihs Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon220
TWIHS_IER_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	154;"	d
TWIHS_IER_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	156;"	d
TWIHS_IER_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	150;"	d
TWIHS_IER_MCACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	157;"	d
TWIHS_IER_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	153;"	d
TWIHS_IER_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	151;"	d
TWIHS_IER_PECERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	159;"	d
TWIHS_IER_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	147;"	d
TWIHS_IER_SCL_WS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	155;"	d
TWIHS_IER_SMBDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	160;"	d
TWIHS_IER_SMBHHM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	161;"	d
TWIHS_IER_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	149;"	d
TWIHS_IER_TOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	158;"	d
TWIHS_IER_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	146;"	d
TWIHS_IER_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	148;"	d
TWIHS_IER_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	152;"	d
TWIHS_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t TWIHS_IMR;     \/**< \\brief (Twihs Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon220
TWIHS_IMR_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	188;"	d
TWIHS_IMR_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	190;"	d
TWIHS_IMR_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	184;"	d
TWIHS_IMR_MCACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	191;"	d
TWIHS_IMR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	187;"	d
TWIHS_IMR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	185;"	d
TWIHS_IMR_PECERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	193;"	d
TWIHS_IMR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	181;"	d
TWIHS_IMR_SCL_WS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	189;"	d
TWIHS_IMR_SMBDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	194;"	d
TWIHS_IMR_SMBHHM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	195;"	d
TWIHS_IMR_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	183;"	d
TWIHS_IMR_TOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	192;"	d
TWIHS_IMR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	180;"	d
TWIHS_IMR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	182;"	d
TWIHS_IMR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	186;"	d
TWIHS_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_MMR;     \/**< \\brief (Twihs Offset: 0x04) Master Mode Register *\/$/;"	m	struct:__anon220
TWIHS_MMR_DADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	92;"	d
TWIHS_MMR_DADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	91;"	d
TWIHS_MMR_DADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	90;"	d
TWIHS_MMR_IADRSZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	84;"	d
TWIHS_MMR_IADRSZ_1_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	86;"	d
TWIHS_MMR_IADRSZ_2_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	87;"	d
TWIHS_MMR_IADRSZ_3_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	88;"	d
TWIHS_MMR_IADRSZ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	83;"	d
TWIHS_MMR_IADRSZ_NONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	85;"	d
TWIHS_MMR_IADRSZ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	82;"	d
TWIHS_MMR_MREAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	89;"	d
TWIHS_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t TWIHS_RHR;     \/**< \\brief (Twihs Offset: 0x30) Receive Holding Register *\/$/;"	m	struct:__anon220
TWIHS_RHR_RXDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	198;"	d
TWIHS_RHR_RXDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	197;"	d
TWIHS_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_SMBTR;   \/**< \\brief (Twihs Offset: 0x38) SMBus Timing Register *\/$/;"	m	struct:__anon220
TWIHS_SMBTR_PRESC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	206;"	d
TWIHS_SMBTR_PRESC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	205;"	d
TWIHS_SMBTR_PRESC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	204;"	d
TWIHS_SMBTR_THMAX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	215;"	d
TWIHS_SMBTR_THMAX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	214;"	d
TWIHS_SMBTR_THMAX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	213;"	d
TWIHS_SMBTR_TLOWM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	212;"	d
TWIHS_SMBTR_TLOWM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	211;"	d
TWIHS_SMBTR_TLOWM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	210;"	d
TWIHS_SMBTR_TLOWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	209;"	d
TWIHS_SMBTR_TLOWS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	208;"	d
TWIHS_SMBTR_TLOWS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	207;"	d
TWIHS_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_SMR;     \/**< \\brief (Twihs Offset: 0x08) Slave Mode Register *\/$/;"	m	struct:__anon220
TWIHS_SMR_DATAMEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	107;"	d
TWIHS_SMR_MASK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	100;"	d
TWIHS_SMR_MASK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	99;"	d
TWIHS_SMR_MASK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	98;"	d
TWIHS_SMR_NACKEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	94;"	d
TWIHS_SMR_SADR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	103;"	d
TWIHS_SMR_SADR1EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	104;"	d
TWIHS_SMR_SADR2EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	105;"	d
TWIHS_SMR_SADR3EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	106;"	d
TWIHS_SMR_SADR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	102;"	d
TWIHS_SMR_SADR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	101;"	d
TWIHS_SMR_SCLWSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	97;"	d
TWIHS_SMR_SMDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	95;"	d
TWIHS_SMR_SMHH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	96;"	d
TWIHS_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t TWIHS_SR;      \/**< \\brief (Twihs Offset: 0x20) Status Register *\/$/;"	m	struct:__anon220
TWIHS_SR_ARBLST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	135;"	d
TWIHS_SR_EOSACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	137;"	d
TWIHS_SR_GACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	131;"	d
TWIHS_SR_MCACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	138;"	d
TWIHS_SR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	134;"	d
TWIHS_SR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	132;"	d
TWIHS_SR_PECERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	140;"	d
TWIHS_SR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	127;"	d
TWIHS_SR_SCL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	143;"	d
TWIHS_SR_SCLWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	136;"	d
TWIHS_SR_SDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	144;"	d
TWIHS_SR_SMBDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	141;"	d
TWIHS_SR_SMBHHM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	142;"	d
TWIHS_SR_SVACC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	130;"	d
TWIHS_SR_SVREAD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	129;"	d
TWIHS_SR_TOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	139;"	d
TWIHS_SR_TXCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	126;"	d
TWIHS_SR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	128;"	d
TWIHS_SR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	133;"	d
TWIHS_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_SWMR;    \/**< \\brief (Twihs Offset: 0x4C) SleepWalking Matching Register *\/$/;"	m	struct:__anon220
TWIHS_SWMR_DATAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	235;"	d
TWIHS_SWMR_DATAM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	234;"	d
TWIHS_SWMR_DATAM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	233;"	d
TWIHS_SWMR_SADR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	226;"	d
TWIHS_SWMR_SADR1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	225;"	d
TWIHS_SWMR_SADR1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	224;"	d
TWIHS_SWMR_SADR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	229;"	d
TWIHS_SWMR_SADR2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	228;"	d
TWIHS_SWMR_SADR2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	227;"	d
TWIHS_SWMR_SADR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	232;"	d
TWIHS_SWMR_SADR3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	231;"	d
TWIHS_SWMR_SADR3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	230;"	d
TWIHS_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __O  uint32_t TWIHS_THR;     \/**< \\brief (Twihs Offset: 0x34) Transmit Holding Register *\/$/;"	m	struct:__anon220
TWIHS_THR_TXDATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	202;"	d
TWIHS_THR_TXDATA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	201;"	d
TWIHS_THR_TXDATA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	200;"	d
TWIHS_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __IO uint32_t TWIHS_WPMR;    \/**< \\brief (Twihs Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon220
TWIHS_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	237;"	d
TWIHS_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	240;"	d
TWIHS_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	239;"	d
TWIHS_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	241;"	d
TWIHS_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	238;"	d
TWIHS_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^  __I  uint32_t TWIHS_WPSR;    \/**< \\brief (Twihs Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon220
TWIHS_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	243;"	d
TWIHS_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	245;"	d
TWIHS_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	244;"	d
Twihs	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	/^} Twihs;$/;"	t	typeref:struct:__anon220
_SAMV71_TWIHS_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_twihs.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __I  uint32_t Reserved1[47];$/;"	m	struct:__anon221
UART_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __IO uint32_t UART_BRGR;     \/**< \\brief (Uart Offset: 0x0020) Baud Rate Generator Register *\/$/;"	m	struct:__anon221
UART_BRGR_CD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	129;"	d
UART_BRGR_CD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	128;"	d
UART_BRGR_CD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	127;"	d
UART_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __IO uint32_t UART_CMPR;     \/**< \\brief (Uart Offset: 0x0024) Comparison Register *\/$/;"	m	struct:__anon221
UART_CMPR_CMPMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	134;"	d
UART_CMPR_CMPMODE_FLAG_ONLY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	135;"	d
UART_CMPR_CMPMODE_START_CONDITION	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	136;"	d
UART_CMPR_CMPPAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	137;"	d
UART_CMPR_VAL1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	133;"	d
UART_CMPR_VAL1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	132;"	d
UART_CMPR_VAL1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	131;"	d
UART_CMPR_VAL2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	140;"	d
UART_CMPR_VAL2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	139;"	d
UART_CMPR_VAL2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	138;"	d
UART_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __O  uint32_t UART_CR;       \/**< \\brief (Uart Offset: 0x0000) Control Register *\/$/;"	m	struct:__anon221
UART_CR_REQCLR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	64;"	d
UART_CR_RSTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	57;"	d
UART_CR_RSTSTA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	63;"	d
UART_CR_RSTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	58;"	d
UART_CR_RXDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	60;"	d
UART_CR_RXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	59;"	d
UART_CR_TXDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	62;"	d
UART_CR_TXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	61;"	d
UART_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __O  uint32_t UART_IDR;      \/**< \\brief (Uart Offset: 0x000C) Interrupt Disable Register *\/$/;"	m	struct:__anon221
UART_IDR_CMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	102;"	d
UART_IDR_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	99;"	d
UART_IDR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	98;"	d
UART_IDR_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	100;"	d
UART_IDR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	96;"	d
UART_IDR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	101;"	d
UART_IDR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	97;"	d
UART_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __O  uint32_t UART_IER;      \/**< \\brief (Uart Offset: 0x0008) Interrupt Enable Register *\/$/;"	m	struct:__anon221
UART_IER_CMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	94;"	d
UART_IER_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	91;"	d
UART_IER_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	90;"	d
UART_IER_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	92;"	d
UART_IER_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	88;"	d
UART_IER_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	93;"	d
UART_IER_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	89;"	d
UART_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __I  uint32_t UART_IMR;      \/**< \\brief (Uart Offset: 0x0010) Interrupt Mask Register *\/$/;"	m	struct:__anon221
UART_IMR_CMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	110;"	d
UART_IMR_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	107;"	d
UART_IMR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	106;"	d
UART_IMR_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	108;"	d
UART_IMR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	104;"	d
UART_IMR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	109;"	d
UART_IMR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	105;"	d
UART_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __IO uint32_t UART_MR;       \/**< \\brief (Uart Offset: 0x0004) Mode Register *\/$/;"	m	struct:__anon221
UART_MR_BRSRCCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	77;"	d
UART_MR_BRSRCCK_PERIPH_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	78;"	d
UART_MR_BRSRCCK_PMC_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	79;"	d
UART_MR_CHMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	82;"	d
UART_MR_CHMODE_AUTOMATIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	84;"	d
UART_MR_CHMODE_LOCAL_LOOPBACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	85;"	d
UART_MR_CHMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	81;"	d
UART_MR_CHMODE_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	83;"	d
UART_MR_CHMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	80;"	d
UART_MR_CHMODE_REMOTE_LOOPBACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	86;"	d
UART_MR_FILTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	66;"	d
UART_MR_FILTER_DISABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	67;"	d
UART_MR_FILTER_ENABLED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	68;"	d
UART_MR_PAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	71;"	d
UART_MR_PAR_EVEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	72;"	d
UART_MR_PAR_MARK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	75;"	d
UART_MR_PAR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	70;"	d
UART_MR_PAR_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	76;"	d
UART_MR_PAR_ODD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	73;"	d
UART_MR_PAR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	69;"	d
UART_MR_PAR_SPACE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	74;"	d
UART_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __I  uint32_t UART_RHR;      \/**< \\brief (Uart Offset: 0x0018) Receive Holding Register *\/$/;"	m	struct:__anon221
UART_RHR_RXCHR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	121;"	d
UART_RHR_RXCHR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	120;"	d
UART_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __I  uint32_t UART_SR;       \/**< \\brief (Uart Offset: 0x0014) Status Register *\/$/;"	m	struct:__anon221
UART_SR_CMP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	118;"	d
UART_SR_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	115;"	d
UART_SR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	114;"	d
UART_SR_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	116;"	d
UART_SR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	112;"	d
UART_SR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	117;"	d
UART_SR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	113;"	d
UART_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __O  uint32_t UART_THR;      \/**< \\brief (Uart Offset: 0x001C) Transmit Holding Register *\/$/;"	m	struct:__anon221
UART_THR_TXCHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	125;"	d
UART_THR_TXCHR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	124;"	d
UART_THR_TXCHR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	123;"	d
UART_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^  __IO uint32_t UART_WPMR;     \/**< \\brief (Uart Offset: 0x00E4) Write Protection Mode Register *\/$/;"	m	struct:__anon221
UART_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	142;"	d
UART_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	145;"	d
UART_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	144;"	d
UART_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	146;"	d
UART_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	143;"	d
Uart	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	/^} Uart;$/;"	t	typeref:struct:__anon221
_SAMV71_UART_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uart.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     Reserved1[55];$/;"	m	struct:__anon224
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     Reserved2[48];$/;"	m	struct:__anon224
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     Reserved3[32];$/;"	m	struct:__anon224
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     Reserved4[52];$/;"	m	struct:__anon224
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     Reserved5[24];$/;"	m	struct:__anon224
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     Reserved6[32];$/;"	m	struct:__anon224
UOTGHSDEVDMA_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	55;"	d
UOTGHSHSTDMA_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	56;"	d
UOTGHS_ADDRSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_ADDRSIZE;                    \/**< \\brief (Uotghs Offset: 0x0820) General APB Address Size Register *\/$/;"	m	struct:__anon224
UOTGHS_ADDRSIZE_UOTGHS_ADDRSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1003;"	d
UOTGHS_ADDRSIZE_UOTGHS_ADDRSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1002;"	d
UOTGHS_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_CTRL;                        \/**< \\brief (Uotghs Offset: 0x0800) General Control Register *\/$/;"	m	struct:__anon224
UOTGHS_CTRL_BCERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	871;"	d
UOTGHS_CTRL_FRZCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	881;"	d
UOTGHS_CTRL_HNPERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	873;"	d
UOTGHS_CTRL_HNPREQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	878;"	d
UOTGHS_CTRL_IDTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	867;"	d
UOTGHS_CTRL_OTGPADE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	879;"	d
UOTGHS_CTRL_ROLEEXE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	872;"	d
UOTGHS_CTRL_SRPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	869;"	d
UOTGHS_CTRL_SRPREQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	877;"	d
UOTGHS_CTRL_SRPSEL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	876;"	d
UOTGHS_CTRL_STOE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	874;"	d
UOTGHS_CTRL_TIMPAGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	888;"	d
UOTGHS_CTRL_TIMPAGE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	887;"	d
UOTGHS_CTRL_TIMPAGE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	886;"	d
UOTGHS_CTRL_TIMVALUE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	885;"	d
UOTGHS_CTRL_TIMVALUE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	884;"	d
UOTGHS_CTRL_TIMVALUE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	883;"	d
UOTGHS_CTRL_UIDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	890;"	d
UOTGHS_CTRL_UIDE_UIMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	891;"	d
UOTGHS_CTRL_UIDE_UOTGID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	892;"	d
UOTGHS_CTRL_UIMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	893;"	d
UOTGHS_CTRL_UIMOD_DEVICE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	895;"	d
UOTGHS_CTRL_UIMOD_HOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	894;"	d
UOTGHS_CTRL_UNLOCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	889;"	d
UOTGHS_CTRL_USBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	882;"	d
UOTGHS_CTRL_VBERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	870;"	d
UOTGHS_CTRL_VBUSHWC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	875;"	d
UOTGHS_CTRL_VBUSPO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	880;"	d
UOTGHS_CTRL_VBUSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	868;"	d
UOTGHS_DEVCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_DEVCTRL;                     \/**< \\brief (Uotghs Offset: 0x0000) Device General Control Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVCTRL_ADDEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	121;"	d
UOTGHS_DEVCTRL_DETACH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	122;"	d
UOTGHS_DEVCTRL_LS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	130;"	d
UOTGHS_DEVCTRL_OPMODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	134;"	d
UOTGHS_DEVCTRL_RMWKUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	123;"	d
UOTGHS_DEVCTRL_SPDCONF_FORCED_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	129;"	d
UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	128;"	d
UOTGHS_DEVCTRL_SPDCONF_LOW_POWER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	127;"	d
UOTGHS_DEVCTRL_SPDCONF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	125;"	d
UOTGHS_DEVCTRL_SPDCONF_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	126;"	d
UOTGHS_DEVCTRL_SPDCONF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	124;"	d
UOTGHS_DEVCTRL_TSTJ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	131;"	d
UOTGHS_DEVCTRL_TSTK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	132;"	d
UOTGHS_DEVCTRL_TSTPCKT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	133;"	d
UOTGHS_DEVCTRL_UADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	120;"	d
UOTGHS_DEVCTRL_UADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	119;"	d
UOTGHS_DEVCTRL_UADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	118;"	d
UOTGHS_DEVDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^       UotghsDevdma UOTGHS_DEVDMA[UOTGHSDEVDMA_NUMBER]; \/**< \\brief (Uotghs Offset: 0x310) n = 1 .. 7 *\/$/;"	m	struct:__anon224
UOTGHS_DEVDMAADDRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_DEVDMAADDRESS; \/**< \\brief (UotghsDevdma Offset: 0x4) Device DMA Channel Address Register *\/$/;"	m	struct:__anon222
UOTGHS_DEVDMAADDRESS_BUFF_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	461;"	d
UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	460;"	d
UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	459;"	d
UOTGHS_DEVDMACONTROL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_DEVDMACONTROL; \/**< \\brief (UotghsDevdma Offset: 0x8) Device DMA Channel Control Register *\/$/;"	m	struct:__anon222
UOTGHS_DEVDMACONTROL_BUFF_LENGTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	473;"	d
UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	472;"	d
UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	471;"	d
UOTGHS_DEVDMACONTROL_BURST_LCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	470;"	d
UOTGHS_DEVDMACONTROL_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	463;"	d
UOTGHS_DEVDMACONTROL_DESC_LD_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	469;"	d
UOTGHS_DEVDMACONTROL_END_BUFFIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	468;"	d
UOTGHS_DEVDMACONTROL_END_B_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	466;"	d
UOTGHS_DEVDMACONTROL_END_TR_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	465;"	d
UOTGHS_DEVDMACONTROL_END_TR_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	467;"	d
UOTGHS_DEVDMACONTROL_LDNXT_DSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	464;"	d
UOTGHS_DEVDMANXTDSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_DEVDMANXTDSC;  \/**< \\brief (UotghsDevdma Offset: 0x0) Device DMA Channel Next Descriptor Address Register *\/$/;"	m	struct:__anon222
UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	457;"	d
UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	456;"	d
UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	455;"	d
UOTGHS_DEVDMASTATUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_DEVDMASTATUS;  \/**< \\brief (UotghsDevdma Offset: 0xC) Device DMA Channel Status Register *\/$/;"	m	struct:__anon222
UOTGHS_DEVDMASTATUS_BUFF_COUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	482;"	d
UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	481;"	d
UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	480;"	d
UOTGHS_DEVDMASTATUS_CHANN_ACT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	476;"	d
UOTGHS_DEVDMASTATUS_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	475;"	d
UOTGHS_DEVDMASTATUS_DESC_LDST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	479;"	d
UOTGHS_DEVDMASTATUS_END_BF_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	478;"	d
UOTGHS_DEVDMASTATUS_END_TR_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	477;"	d
UOTGHS_DEVEPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_DEVEPT;                      \/**< \\brief (Uotghs Offset: 0x001C) Device Endpoint Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_DEVEPTCFG[12];               \/**< \\brief (Uotghs Offset: 0x100) Device Endpoint Configuration Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTCFG_ALLOC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	292;"	d
UOTGHS_DEVEPTCFG_AUTOSW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	311;"	d
UOTGHS_DEVEPTCFG_EPBK_1_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	295;"	d
UOTGHS_DEVEPTCFG_EPBK_2_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	296;"	d
UOTGHS_DEVEPTCFG_EPBK_3_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	297;"	d
UOTGHS_DEVEPTCFG_EPBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	294;"	d
UOTGHS_DEVEPTCFG_EPBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	293;"	d
UOTGHS_DEVEPTCFG_EPDIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	308;"	d
UOTGHS_DEVEPTCFG_EPDIR_IN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	310;"	d
UOTGHS_DEVEPTCFG_EPDIR_OUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	309;"	d
UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	307;"	d
UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	304;"	d
UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	301;"	d
UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	305;"	d
UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	302;"	d
UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	306;"	d
UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	303;"	d
UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	300;"	d
UOTGHS_DEVEPTCFG_EPSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	299;"	d
UOTGHS_DEVEPTCFG_EPSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	298;"	d
UOTGHS_DEVEPTCFG_EPTYPE_BLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	316;"	d
UOTGHS_DEVEPTCFG_EPTYPE_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	314;"	d
UOTGHS_DEVEPTCFG_EPTYPE_INTRPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	317;"	d
UOTGHS_DEVEPTCFG_EPTYPE_ISO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	315;"	d
UOTGHS_DEVEPTCFG_EPTYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	313;"	d
UOTGHS_DEVEPTCFG_EPTYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	312;"	d
UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	320;"	d
UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	321;"	d
UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	322;"	d
UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	323;"	d
UOTGHS_DEVEPTCFG_NBTRANS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	319;"	d
UOTGHS_DEVEPTCFG_NBTRANS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	318;"	d
UOTGHS_DEVEPTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVEPTICR[12];               \/**< \\brief (Uotghs Offset: 0x160) Device Endpoint Clear Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTICR_CRCERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	372;"	d
UOTGHS_DEVEPTICR_HBISOFLUSHIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	371;"	d
UOTGHS_DEVEPTICR_HBISOINERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	370;"	d
UOTGHS_DEVEPTICR_NAKINIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	365;"	d
UOTGHS_DEVEPTICR_NAKOUTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	364;"	d
UOTGHS_DEVEPTICR_OVERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	366;"	d
UOTGHS_DEVEPTICR_RXOUTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	362;"	d
UOTGHS_DEVEPTICR_RXSTPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	363;"	d
UOTGHS_DEVEPTICR_SHORTPACKETC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	368;"	d
UOTGHS_DEVEPTICR_STALLEDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	367;"	d
UOTGHS_DEVEPTICR_TXINIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	361;"	d
UOTGHS_DEVEPTICR_UNDERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	369;"	d
UOTGHS_DEVEPTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVEPTIDR[12];               \/**< \\brief (Uotghs Offset: 0x220) Device Endpoint Disable Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTIDR_CRCERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	450;"	d
UOTGHS_DEVEPTIDR_DATAXEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	452;"	d
UOTGHS_DEVEPTIDR_EPDISHDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	444;"	d
UOTGHS_DEVEPTIDR_ERRORTRANSEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	453;"	d
UOTGHS_DEVEPTIDR_FIFOCONC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	443;"	d
UOTGHS_DEVEPTIDR_HBISOFLUSHEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	449;"	d
UOTGHS_DEVEPTIDR_HBISOINERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	448;"	d
UOTGHS_DEVEPTIDR_MDATEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	451;"	d
UOTGHS_DEVEPTIDR_NAKINEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	438;"	d
UOTGHS_DEVEPTIDR_NAKOUTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	437;"	d
UOTGHS_DEVEPTIDR_NBUSYBKEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	442;"	d
UOTGHS_DEVEPTIDR_NYETDISC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	445;"	d
UOTGHS_DEVEPTIDR_OVERFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	439;"	d
UOTGHS_DEVEPTIDR_RXOUTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	435;"	d
UOTGHS_DEVEPTIDR_RXSTPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	436;"	d
UOTGHS_DEVEPTIDR_SHORTPACKETEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	441;"	d
UOTGHS_DEVEPTIDR_STALLEDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	440;"	d
UOTGHS_DEVEPTIDR_STALLRQC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	446;"	d
UOTGHS_DEVEPTIDR_TXINEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	434;"	d
UOTGHS_DEVEPTIDR_UNDERFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	447;"	d
UOTGHS_DEVEPTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVEPTIER[12];               \/**< \\brief (Uotghs Offset: 0x1F0) Device Endpoint Enable Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTIER_CRCERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	429;"	d
UOTGHS_DEVEPTIER_DATAXES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	431;"	d
UOTGHS_DEVEPTIER_EPDISHDMAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	422;"	d
UOTGHS_DEVEPTIER_ERRORTRANSES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	432;"	d
UOTGHS_DEVEPTIER_FIFOCONS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	421;"	d
UOTGHS_DEVEPTIER_HBISOFLUSHES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	428;"	d
UOTGHS_DEVEPTIER_HBISOINERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	427;"	d
UOTGHS_DEVEPTIER_KILLBKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	420;"	d
UOTGHS_DEVEPTIER_MDATAES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	430;"	d
UOTGHS_DEVEPTIER_NAKINES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	415;"	d
UOTGHS_DEVEPTIER_NAKOUTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	414;"	d
UOTGHS_DEVEPTIER_NBUSYBKES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	419;"	d
UOTGHS_DEVEPTIER_NYETDISS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	423;"	d
UOTGHS_DEVEPTIER_OVERFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	416;"	d
UOTGHS_DEVEPTIER_RSTDTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	424;"	d
UOTGHS_DEVEPTIER_RXOUTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	412;"	d
UOTGHS_DEVEPTIER_RXSTPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	413;"	d
UOTGHS_DEVEPTIER_SHORTPACKETES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	418;"	d
UOTGHS_DEVEPTIER_STALLEDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	417;"	d
UOTGHS_DEVEPTIER_STALLRQS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	425;"	d
UOTGHS_DEVEPTIER_TXINES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	411;"	d
UOTGHS_DEVEPTIER_UNDERFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	426;"	d
UOTGHS_DEVEPTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVEPTIFR[12];               \/**< \\brief (Uotghs Offset: 0x190) Device Endpoint Set Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTIFR_CRCERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	386;"	d
UOTGHS_DEVEPTIFR_HBISOFLUSHIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	385;"	d
UOTGHS_DEVEPTIFR_HBISOINERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	384;"	d
UOTGHS_DEVEPTIFR_NAKINIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	378;"	d
UOTGHS_DEVEPTIFR_NAKOUTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	377;"	d
UOTGHS_DEVEPTIFR_NBUSYBKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	382;"	d
UOTGHS_DEVEPTIFR_OVERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	379;"	d
UOTGHS_DEVEPTIFR_RXOUTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	375;"	d
UOTGHS_DEVEPTIFR_RXSTPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	376;"	d
UOTGHS_DEVEPTIFR_SHORTPACKETS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	381;"	d
UOTGHS_DEVEPTIFR_STALLEDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	380;"	d
UOTGHS_DEVEPTIFR_TXINIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	374;"	d
UOTGHS_DEVEPTIFR_UNDERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	383;"	d
UOTGHS_DEVEPTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_DEVEPTIMR[12];               \/**< \\brief (Uotghs Offset: 0x1C0) Device Endpoint Mask Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTIMR_CRCERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	406;"	d
UOTGHS_DEVEPTIMR_DATAXE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	408;"	d
UOTGHS_DEVEPTIMR_EPDISHDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	399;"	d
UOTGHS_DEVEPTIMR_ERRORTRANSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	409;"	d
UOTGHS_DEVEPTIMR_FIFOCON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	398;"	d
UOTGHS_DEVEPTIMR_HBISOFLUSHE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	405;"	d
UOTGHS_DEVEPTIMR_HBISOINERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	404;"	d
UOTGHS_DEVEPTIMR_KILLBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	397;"	d
UOTGHS_DEVEPTIMR_MDATAE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	407;"	d
UOTGHS_DEVEPTIMR_NAKINE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	392;"	d
UOTGHS_DEVEPTIMR_NAKOUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	391;"	d
UOTGHS_DEVEPTIMR_NBUSYBKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	396;"	d
UOTGHS_DEVEPTIMR_NYETDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	400;"	d
UOTGHS_DEVEPTIMR_OVERFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	393;"	d
UOTGHS_DEVEPTIMR_RSTDT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	401;"	d
UOTGHS_DEVEPTIMR_RXOUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	389;"	d
UOTGHS_DEVEPTIMR_RXSTPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	390;"	d
UOTGHS_DEVEPTIMR_SHORTPACKETE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	395;"	d
UOTGHS_DEVEPTIMR_STALLEDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	394;"	d
UOTGHS_DEVEPTIMR_STALLRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	402;"	d
UOTGHS_DEVEPTIMR_TXINE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	388;"	d
UOTGHS_DEVEPTIMR_UNDERFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	403;"	d
UOTGHS_DEVEPTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_DEVEPTISR[12];               \/**< \\brief (Uotghs Offset: 0x130) Device Endpoint Status Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_DEVEPTISR_BYCT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	354;"	d
UOTGHS_DEVEPTISR_BYCT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	353;"	d
UOTGHS_DEVEPTISR_CFGOK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	352;"	d
UOTGHS_DEVEPTISR_CRCERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	358;"	d
UOTGHS_DEVEPTISR_CTRLDIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	351;"	d
UOTGHS_DEVEPTISR_CURRBK_BANK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	347;"	d
UOTGHS_DEVEPTISR_CURRBK_BANK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	348;"	d
UOTGHS_DEVEPTISR_CURRBK_BANK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	349;"	d
UOTGHS_DEVEPTISR_CURRBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	346;"	d
UOTGHS_DEVEPTISR_CURRBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	345;"	d
UOTGHS_DEVEPTISR_DTSEQ_DATA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	335;"	d
UOTGHS_DEVEPTISR_DTSEQ_DATA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	336;"	d
UOTGHS_DEVEPTISR_DTSEQ_DATA2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	337;"	d
UOTGHS_DEVEPTISR_DTSEQ_MDATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	338;"	d
UOTGHS_DEVEPTISR_DTSEQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	334;"	d
UOTGHS_DEVEPTISR_DTSEQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	333;"	d
UOTGHS_DEVEPTISR_ERRORTRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	359;"	d
UOTGHS_DEVEPTISR_HBISOFLUSHI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	357;"	d
UOTGHS_DEVEPTISR_HBISOINERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	356;"	d
UOTGHS_DEVEPTISR_NAKINI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	329;"	d
UOTGHS_DEVEPTISR_NAKOUTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	328;"	d
UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	341;"	d
UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	342;"	d
UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	343;"	d
UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	344;"	d
UOTGHS_DEVEPTISR_NBUSYBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	340;"	d
UOTGHS_DEVEPTISR_NBUSYBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	339;"	d
UOTGHS_DEVEPTISR_OVERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	330;"	d
UOTGHS_DEVEPTISR_RWALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	350;"	d
UOTGHS_DEVEPTISR_RXOUTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	326;"	d
UOTGHS_DEVEPTISR_RXSTPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	327;"	d
UOTGHS_DEVEPTISR_SHORTPACKET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	332;"	d
UOTGHS_DEVEPTISR_STALLEDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	331;"	d
UOTGHS_DEVEPTISR_TXINI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	325;"	d
UOTGHS_DEVEPTISR_UNDERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	355;"	d
UOTGHS_DEVEPT_EPEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	267;"	d
UOTGHS_DEVEPT_EPEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	268;"	d
UOTGHS_DEVEPT_EPEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	269;"	d
UOTGHS_DEVEPT_EPEN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	270;"	d
UOTGHS_DEVEPT_EPEN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	271;"	d
UOTGHS_DEVEPT_EPEN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	272;"	d
UOTGHS_DEVEPT_EPEN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	273;"	d
UOTGHS_DEVEPT_EPEN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	274;"	d
UOTGHS_DEVEPT_EPEN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	275;"	d
UOTGHS_DEVEPT_EPRST0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	276;"	d
UOTGHS_DEVEPT_EPRST1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	277;"	d
UOTGHS_DEVEPT_EPRST2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	278;"	d
UOTGHS_DEVEPT_EPRST3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	279;"	d
UOTGHS_DEVEPT_EPRST4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	280;"	d
UOTGHS_DEVEPT_EPRST5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	281;"	d
UOTGHS_DEVEPT_EPRST6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	282;"	d
UOTGHS_DEVEPT_EPRST7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	283;"	d
UOTGHS_DEVEPT_EPRST8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	284;"	d
UOTGHS_DEVFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_DEVFNUM;                     \/**< \\brief (Uotghs Offset: 0x0020) Device Frame Number Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVFNUM_FNCERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	290;"	d
UOTGHS_DEVFNUM_FNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	289;"	d
UOTGHS_DEVFNUM_FNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	288;"	d
UOTGHS_DEVFNUM_MFNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	287;"	d
UOTGHS_DEVFNUM_MFNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	286;"	d
UOTGHS_DEVICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVICR;                      \/**< \\brief (Uotghs Offset: 0x0008) Device Global Interrupt Clear Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVICR_EORSMC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	168;"	d
UOTGHS_DEVICR_EORSTC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	166;"	d
UOTGHS_DEVICR_MSOFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	164;"	d
UOTGHS_DEVICR_SOFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	165;"	d
UOTGHS_DEVICR_SUSPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	163;"	d
UOTGHS_DEVICR_UPRSMC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	169;"	d
UOTGHS_DEVICR_WAKEUPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	167;"	d
UOTGHS_DEVIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVIDR;                      \/**< \\brief (Uotghs Offset: 0x0014) Device Global Interrupt Disable Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVIDR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	232;"	d
UOTGHS_DEVIDR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	233;"	d
UOTGHS_DEVIDR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	234;"	d
UOTGHS_DEVIDR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	235;"	d
UOTGHS_DEVIDR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	236;"	d
UOTGHS_DEVIDR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	237;"	d
UOTGHS_DEVIDR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	238;"	d
UOTGHS_DEVIDR_EORSMEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	218;"	d
UOTGHS_DEVIDR_EORSTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	216;"	d
UOTGHS_DEVIDR_MSOFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	214;"	d
UOTGHS_DEVIDR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	220;"	d
UOTGHS_DEVIDR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	221;"	d
UOTGHS_DEVIDR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	230;"	d
UOTGHS_DEVIDR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	231;"	d
UOTGHS_DEVIDR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	222;"	d
UOTGHS_DEVIDR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	223;"	d
UOTGHS_DEVIDR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	224;"	d
UOTGHS_DEVIDR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	225;"	d
UOTGHS_DEVIDR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	226;"	d
UOTGHS_DEVIDR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	227;"	d
UOTGHS_DEVIDR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	228;"	d
UOTGHS_DEVIDR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	229;"	d
UOTGHS_DEVIDR_SOFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	215;"	d
UOTGHS_DEVIDR_SUSPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	213;"	d
UOTGHS_DEVIDR_UPRSMEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	219;"	d
UOTGHS_DEVIDR_WAKEUPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	217;"	d
UOTGHS_DEVIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVIER;                      \/**< \\brief (Uotghs Offset: 0x0018) Device Global Interrupt Enable Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVIER_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	259;"	d
UOTGHS_DEVIER_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	260;"	d
UOTGHS_DEVIER_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	261;"	d
UOTGHS_DEVIER_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	262;"	d
UOTGHS_DEVIER_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	263;"	d
UOTGHS_DEVIER_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	264;"	d
UOTGHS_DEVIER_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	265;"	d
UOTGHS_DEVIER_EORSMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	245;"	d
UOTGHS_DEVIER_EORSTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	243;"	d
UOTGHS_DEVIER_MSOFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	241;"	d
UOTGHS_DEVIER_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	247;"	d
UOTGHS_DEVIER_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	248;"	d
UOTGHS_DEVIER_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	257;"	d
UOTGHS_DEVIER_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	258;"	d
UOTGHS_DEVIER_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	249;"	d
UOTGHS_DEVIER_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	250;"	d
UOTGHS_DEVIER_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	251;"	d
UOTGHS_DEVIER_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	252;"	d
UOTGHS_DEVIER_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	253;"	d
UOTGHS_DEVIER_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	254;"	d
UOTGHS_DEVIER_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	255;"	d
UOTGHS_DEVIER_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	256;"	d
UOTGHS_DEVIER_SOFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	242;"	d
UOTGHS_DEVIER_SUSPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	240;"	d
UOTGHS_DEVIER_UPRSMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	246;"	d
UOTGHS_DEVIER_WAKEUPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	244;"	d
UOTGHS_DEVIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_DEVIFR;                      \/**< \\brief (Uotghs Offset: 0x000C) Device Global Interrupt Set Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVIFR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	178;"	d
UOTGHS_DEVIFR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	179;"	d
UOTGHS_DEVIFR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	180;"	d
UOTGHS_DEVIFR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	181;"	d
UOTGHS_DEVIFR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	182;"	d
UOTGHS_DEVIFR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	183;"	d
UOTGHS_DEVIFR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	184;"	d
UOTGHS_DEVIFR_EORSMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	176;"	d
UOTGHS_DEVIFR_EORSTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	174;"	d
UOTGHS_DEVIFR_MSOFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	172;"	d
UOTGHS_DEVIFR_SOFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	173;"	d
UOTGHS_DEVIFR_SUSPS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	171;"	d
UOTGHS_DEVIFR_UPRSMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	177;"	d
UOTGHS_DEVIFR_WAKEUPS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	175;"	d
UOTGHS_DEVIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_DEVIMR;                      \/**< \\brief (Uotghs Offset: 0x0010) Device Global Interrupt Mask Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVIMR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	205;"	d
UOTGHS_DEVIMR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	206;"	d
UOTGHS_DEVIMR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	207;"	d
UOTGHS_DEVIMR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	208;"	d
UOTGHS_DEVIMR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	209;"	d
UOTGHS_DEVIMR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	210;"	d
UOTGHS_DEVIMR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	211;"	d
UOTGHS_DEVIMR_EORSME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	191;"	d
UOTGHS_DEVIMR_EORSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	189;"	d
UOTGHS_DEVIMR_MSOFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	187;"	d
UOTGHS_DEVIMR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	193;"	d
UOTGHS_DEVIMR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	194;"	d
UOTGHS_DEVIMR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	203;"	d
UOTGHS_DEVIMR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	204;"	d
UOTGHS_DEVIMR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	195;"	d
UOTGHS_DEVIMR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	196;"	d
UOTGHS_DEVIMR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	197;"	d
UOTGHS_DEVIMR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	198;"	d
UOTGHS_DEVIMR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	199;"	d
UOTGHS_DEVIMR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	200;"	d
UOTGHS_DEVIMR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	201;"	d
UOTGHS_DEVIMR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	202;"	d
UOTGHS_DEVIMR_SOFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	188;"	d
UOTGHS_DEVIMR_SUSPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	186;"	d
UOTGHS_DEVIMR_UPRSME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	192;"	d
UOTGHS_DEVIMR_WAKEUPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	190;"	d
UOTGHS_DEVISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_DEVISR;                      \/**< \\brief (Uotghs Offset: 0x0004) Device Global Interrupt Status Register *\/$/;"	m	struct:__anon224
UOTGHS_DEVISR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	155;"	d
UOTGHS_DEVISR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	156;"	d
UOTGHS_DEVISR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	157;"	d
UOTGHS_DEVISR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	158;"	d
UOTGHS_DEVISR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	159;"	d
UOTGHS_DEVISR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	160;"	d
UOTGHS_DEVISR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	161;"	d
UOTGHS_DEVISR_EORSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	141;"	d
UOTGHS_DEVISR_EORST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	139;"	d
UOTGHS_DEVISR_MSOF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	137;"	d
UOTGHS_DEVISR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	143;"	d
UOTGHS_DEVISR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	144;"	d
UOTGHS_DEVISR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	153;"	d
UOTGHS_DEVISR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	154;"	d
UOTGHS_DEVISR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	145;"	d
UOTGHS_DEVISR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	146;"	d
UOTGHS_DEVISR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	147;"	d
UOTGHS_DEVISR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	148;"	d
UOTGHS_DEVISR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	149;"	d
UOTGHS_DEVISR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	150;"	d
UOTGHS_DEVISR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	151;"	d
UOTGHS_DEVISR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	152;"	d
UOTGHS_DEVISR_SOF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	138;"	d
UOTGHS_DEVISR_SUSP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	136;"	d
UOTGHS_DEVISR_UPRSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	142;"	d
UOTGHS_DEVISR_WAKEUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	140;"	d
UOTGHS_FEATURES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_FEATURES;                    \/**< \\brief (Uotghs Offset: 0x081C) General Features Register *\/$/;"	m	struct:__anon224
UOTGHS_FEATURES_BYTEWRITEDPRAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	992;"	d
UOTGHS_FEATURES_DATABUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	993;"	d
UOTGHS_FEATURES_DMABUFFERSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	975;"	d
UOTGHS_FEATURES_DMACHANNELNBR_1_DMA_CH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	972;"	d
UOTGHS_FEATURES_DMACHANNELNBR_2_DMA_CH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	973;"	d
UOTGHS_FEATURES_DMACHANNELNBR_7_DMA_CH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	974;"	d
UOTGHS_FEATURES_DMACHANNELNBR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	971;"	d
UOTGHS_FEATURES_DMACHANNELNBR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	970;"	d
UOTGHS_FEATURES_DMAFIFOWORDDEPTH_15_DMA_F_D	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	981;"	d
UOTGHS_FEATURES_DMAFIFOWORDDEPTH_16_DMA_F_D	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	978;"	d
UOTGHS_FEATURES_DMAFIFOWORDDEPTH_1_DMA_F_D	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	979;"	d
UOTGHS_FEATURES_DMAFIFOWORDDEPTH_2_DMA_F_D	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	980;"	d
UOTGHS_FEATURES_DMAFIFOWORDDEPTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	977;"	d
UOTGHS_FEATURES_DMAFIFOWORDDEPTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	976;"	d
UOTGHS_FEATURES_ENHBISO1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	994;"	d
UOTGHS_FEATURES_ENHBISO2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	995;"	d
UOTGHS_FEATURES_ENHBISO3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	996;"	d
UOTGHS_FEATURES_ENHBISO4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	997;"	d
UOTGHS_FEATURES_ENHBISO5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	998;"	d
UOTGHS_FEATURES_ENHBISO6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	999;"	d
UOTGHS_FEATURES_ENHBISO7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1000;"	d
UOTGHS_FEATURES_EPTNBRMAX_15_P_E	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	969;"	d
UOTGHS_FEATURES_EPTNBRMAX_16_P_E	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	966;"	d
UOTGHS_FEATURES_EPTNBRMAX_1_P_E	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	967;"	d
UOTGHS_FEATURES_EPTNBRMAX_2_P_E	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	968;"	d
UOTGHS_FEATURES_EPTNBRMAX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	965;"	d
UOTGHS_FEATURES_EPTNBRMAX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	964;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_1024_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	986;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_16384_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	990;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_2048_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	987;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_256_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	984;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_4096_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	988;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_512_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	985;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_8192_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	989;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	983;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_P16384_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	991;"	d
UOTGHS_FEATURES_FIFOMAXSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	982;"	d
UOTGHS_FSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_FSM;                         \/**< \\brief (Uotghs Offset: 0x082C) General Finite State Machine Register *\/$/;"	m	struct:__anon224
UOTGHS_FSM_DRDSTATE_A_HOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1016;"	d
UOTGHS_FSM_DRDSTATE_A_IDLESTATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1013;"	d
UOTGHS_FSM_DRDSTATE_A_PERIPHERAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1018;"	d
UOTGHS_FSM_DRDSTATE_A_SUSPEND	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1017;"	d
UOTGHS_FSM_DRDSTATE_A_VBUS_ERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1020;"	d
UOTGHS_FSM_DRDSTATE_A_WAIT_BCON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1015;"	d
UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1021;"	d
UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1019;"	d
UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1014;"	d
UOTGHS_FSM_DRDSTATE_B_HOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1027;"	d
UOTGHS_FSM_DRDSTATE_B_IDLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1022;"	d
UOTGHS_FSM_DRDSTATE_B_PERIPHERAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1023;"	d
UOTGHS_FSM_DRDSTATE_B_SRP_INIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1028;"	d
UOTGHS_FSM_DRDSTATE_B_WAIT_ACON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1026;"	d
UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1024;"	d
UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1025;"	d
UOTGHS_FSM_DRDSTATE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1012;"	d
UOTGHS_FSM_DRDSTATE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1011;"	d
UOTGHS_HSTADDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTADDR1;                    \/**< \\brief (Uotghs Offset: 0x0424) Host Address 1 Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTADDR1_HSTADDRP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	656;"	d
UOTGHS_HSTADDR1_HSTADDRP0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	655;"	d
UOTGHS_HSTADDR1_HSTADDRP0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	654;"	d
UOTGHS_HSTADDR1_HSTADDRP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	659;"	d
UOTGHS_HSTADDR1_HSTADDRP1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	658;"	d
UOTGHS_HSTADDR1_HSTADDRP1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	657;"	d
UOTGHS_HSTADDR1_HSTADDRP2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	662;"	d
UOTGHS_HSTADDR1_HSTADDRP2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	661;"	d
UOTGHS_HSTADDR1_HSTADDRP2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	660;"	d
UOTGHS_HSTADDR1_HSTADDRP3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	665;"	d
UOTGHS_HSTADDR1_HSTADDRP3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	664;"	d
UOTGHS_HSTADDR1_HSTADDRP3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	663;"	d
UOTGHS_HSTADDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTADDR2;                    \/**< \\brief (Uotghs Offset: 0x0428) Host Address 2 Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTADDR2_HSTADDRP4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	669;"	d
UOTGHS_HSTADDR2_HSTADDRP4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	668;"	d
UOTGHS_HSTADDR2_HSTADDRP4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	667;"	d
UOTGHS_HSTADDR2_HSTADDRP5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	672;"	d
UOTGHS_HSTADDR2_HSTADDRP5_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	671;"	d
UOTGHS_HSTADDR2_HSTADDRP5_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	670;"	d
UOTGHS_HSTADDR2_HSTADDRP6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	675;"	d
UOTGHS_HSTADDR2_HSTADDRP6_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	674;"	d
UOTGHS_HSTADDR2_HSTADDRP6_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	673;"	d
UOTGHS_HSTADDR2_HSTADDRP7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	678;"	d
UOTGHS_HSTADDR2_HSTADDRP7_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	677;"	d
UOTGHS_HSTADDR2_HSTADDRP7_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	676;"	d
UOTGHS_HSTADDR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTADDR3;                    \/**< \\brief (Uotghs Offset: 0x042C) Host Address 3 Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTADDR3_HSTADDRP8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	682;"	d
UOTGHS_HSTADDR3_HSTADDRP8_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	681;"	d
UOTGHS_HSTADDR3_HSTADDRP8_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	680;"	d
UOTGHS_HSTADDR3_HSTADDRP9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	685;"	d
UOTGHS_HSTADDR3_HSTADDRP9_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	684;"	d
UOTGHS_HSTADDR3_HSTADDRP9_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	683;"	d
UOTGHS_HSTCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTCTRL;                     \/**< \\brief (Uotghs Offset: 0x0400) Host General Control Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTCTRL_RESET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	485;"	d
UOTGHS_HSTCTRL_RESUME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	486;"	d
UOTGHS_HSTCTRL_SOFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	484;"	d
UOTGHS_HSTCTRL_SPDCONF_FORCED_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	492;"	d
UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	491;"	d
UOTGHS_HSTCTRL_SPDCONF_LOW_POWER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	490;"	d
UOTGHS_HSTCTRL_SPDCONF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	488;"	d
UOTGHS_HSTCTRL_SPDCONF_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	489;"	d
UOTGHS_HSTCTRL_SPDCONF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	487;"	d
UOTGHS_HSTDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^       UotghsHstdma UOTGHS_HSTDMA[UOTGHSHSTDMA_NUMBER]; \/**< \\brief (Uotghs Offset: 0x710) n = 1 .. 7 *\/$/;"	m	struct:__anon224
UOTGHS_HSTDMAADDRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_HSTDMAADDRESS; \/**< \\brief (UotghsHstdma Offset: 0x4) Host DMA Channel Address Register *\/$/;"	m	struct:__anon223
UOTGHS_HSTDMAADDRESS_BUFF_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	844;"	d
UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	843;"	d
UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	842;"	d
UOTGHS_HSTDMACONTROL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_HSTDMACONTROL; \/**< \\brief (UotghsHstdma Offset: 0x8) Host DMA Channel Control Register *\/$/;"	m	struct:__anon223
UOTGHS_HSTDMACONTROL_BUFF_LENGTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	856;"	d
UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	855;"	d
UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	854;"	d
UOTGHS_HSTDMACONTROL_BURST_LCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	853;"	d
UOTGHS_HSTDMACONTROL_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	846;"	d
UOTGHS_HSTDMACONTROL_DESC_LD_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	852;"	d
UOTGHS_HSTDMACONTROL_END_BUFFIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	851;"	d
UOTGHS_HSTDMACONTROL_END_B_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	849;"	d
UOTGHS_HSTDMACONTROL_END_TR_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	848;"	d
UOTGHS_HSTDMACONTROL_END_TR_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	850;"	d
UOTGHS_HSTDMACONTROL_LDNXT_DSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	847;"	d
UOTGHS_HSTDMANXTDSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_HSTDMANXTDSC;  \/**< \\brief (UotghsHstdma Offset: 0x0) Host DMA Channel Next Descriptor Address Register *\/$/;"	m	struct:__anon223
UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	840;"	d
UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	839;"	d
UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	838;"	d
UOTGHS_HSTDMASTATUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t UOTGHS_HSTDMASTATUS;  \/**< \\brief (UotghsHstdma Offset: 0xC) Host DMA Channel Status Register *\/$/;"	m	struct:__anon223
UOTGHS_HSTDMASTATUS_BUFF_COUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	865;"	d
UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	864;"	d
UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	863;"	d
UOTGHS_HSTDMASTATUS_CHANN_ACT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	859;"	d
UOTGHS_HSTDMASTATUS_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	858;"	d
UOTGHS_HSTDMASTATUS_DESC_LDST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	862;"	d
UOTGHS_HSTDMASTATUS_END_BF_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	861;"	d
UOTGHS_HSTDMASTATUS_END_TR_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	860;"	d
UOTGHS_HSTFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTFNUM;                     \/**< \\brief (Uotghs Offset: 0x0420) Host Frame Number Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTFNUM_FLENHIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	652;"	d
UOTGHS_HSTFNUM_FLENHIGH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	651;"	d
UOTGHS_HSTFNUM_FLENHIGH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	650;"	d
UOTGHS_HSTFNUM_FNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	649;"	d
UOTGHS_HSTFNUM_FNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	648;"	d
UOTGHS_HSTFNUM_FNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	647;"	d
UOTGHS_HSTFNUM_MFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	646;"	d
UOTGHS_HSTFNUM_MFNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	645;"	d
UOTGHS_HSTFNUM_MFNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	644;"	d
UOTGHS_HSTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTICR;                      \/**< \\brief (Uotghs Offset: 0x0408) Host Global Interrupt Clear Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTICR_DCONNIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	521;"	d
UOTGHS_HSTICR_DDISCIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	522;"	d
UOTGHS_HSTICR_HSOFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	526;"	d
UOTGHS_HSTICR_HWUPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	527;"	d
UOTGHS_HSTICR_RSMEDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	524;"	d
UOTGHS_HSTICR_RSTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	523;"	d
UOTGHS_HSTICR_RXRSMIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	525;"	d
UOTGHS_HSTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTIDR;                      \/**< \\brief (Uotghs Offset: 0x0414) Host Global Interrupt Disable Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTIDR_DCONNIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	571;"	d
UOTGHS_HSTIDR_DDISCIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	572;"	d
UOTGHS_HSTIDR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	590;"	d
UOTGHS_HSTIDR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	591;"	d
UOTGHS_HSTIDR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	592;"	d
UOTGHS_HSTIDR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	593;"	d
UOTGHS_HSTIDR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	594;"	d
UOTGHS_HSTIDR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	595;"	d
UOTGHS_HSTIDR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	596;"	d
UOTGHS_HSTIDR_HSOFIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	576;"	d
UOTGHS_HSTIDR_HWUPIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	577;"	d
UOTGHS_HSTIDR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	578;"	d
UOTGHS_HSTIDR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	579;"	d
UOTGHS_HSTIDR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	588;"	d
UOTGHS_HSTIDR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	589;"	d
UOTGHS_HSTIDR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	580;"	d
UOTGHS_HSTIDR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	581;"	d
UOTGHS_HSTIDR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	582;"	d
UOTGHS_HSTIDR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	583;"	d
UOTGHS_HSTIDR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	584;"	d
UOTGHS_HSTIDR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	585;"	d
UOTGHS_HSTIDR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	586;"	d
UOTGHS_HSTIDR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	587;"	d
UOTGHS_HSTIDR_RSMEDIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	574;"	d
UOTGHS_HSTIDR_RSTIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	573;"	d
UOTGHS_HSTIDR_RXRSMIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	575;"	d
UOTGHS_HSTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTIER;                      \/**< \\brief (Uotghs Offset: 0x0418) Host Global Interrupt Enable Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTIER_DCONNIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	598;"	d
UOTGHS_HSTIER_DDISCIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	599;"	d
UOTGHS_HSTIER_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	617;"	d
UOTGHS_HSTIER_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	618;"	d
UOTGHS_HSTIER_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	619;"	d
UOTGHS_HSTIER_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	620;"	d
UOTGHS_HSTIER_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	621;"	d
UOTGHS_HSTIER_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	622;"	d
UOTGHS_HSTIER_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	623;"	d
UOTGHS_HSTIER_HSOFIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	603;"	d
UOTGHS_HSTIER_HWUPIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	604;"	d
UOTGHS_HSTIER_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	605;"	d
UOTGHS_HSTIER_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	606;"	d
UOTGHS_HSTIER_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	615;"	d
UOTGHS_HSTIER_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	616;"	d
UOTGHS_HSTIER_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	607;"	d
UOTGHS_HSTIER_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	608;"	d
UOTGHS_HSTIER_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	609;"	d
UOTGHS_HSTIER_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	610;"	d
UOTGHS_HSTIER_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	611;"	d
UOTGHS_HSTIER_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	612;"	d
UOTGHS_HSTIER_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	613;"	d
UOTGHS_HSTIER_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	614;"	d
UOTGHS_HSTIER_RSMEDIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	601;"	d
UOTGHS_HSTIER_RSTIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	600;"	d
UOTGHS_HSTIER_RXRSMIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	602;"	d
UOTGHS_HSTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTIFR;                      \/**< \\brief (Uotghs Offset: 0x040C) Host Global Interrupt Set Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTIFR_DCONNIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	529;"	d
UOTGHS_HSTIFR_DDISCIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	530;"	d
UOTGHS_HSTIFR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	536;"	d
UOTGHS_HSTIFR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	537;"	d
UOTGHS_HSTIFR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	538;"	d
UOTGHS_HSTIFR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	539;"	d
UOTGHS_HSTIFR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	540;"	d
UOTGHS_HSTIFR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	541;"	d
UOTGHS_HSTIFR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	542;"	d
UOTGHS_HSTIFR_HSOFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	534;"	d
UOTGHS_HSTIFR_HWUPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	535;"	d
UOTGHS_HSTIFR_RSMEDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	532;"	d
UOTGHS_HSTIFR_RSTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	531;"	d
UOTGHS_HSTIFR_RXRSMIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	533;"	d
UOTGHS_HSTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_HSTIMR;                      \/**< \\brief (Uotghs Offset: 0x0410) Host Global Interrupt Mask Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTIMR_DCONNIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	544;"	d
UOTGHS_HSTIMR_DDISCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	545;"	d
UOTGHS_HSTIMR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	563;"	d
UOTGHS_HSTIMR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	564;"	d
UOTGHS_HSTIMR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	565;"	d
UOTGHS_HSTIMR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	566;"	d
UOTGHS_HSTIMR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	567;"	d
UOTGHS_HSTIMR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	568;"	d
UOTGHS_HSTIMR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	569;"	d
UOTGHS_HSTIMR_HSOFIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	549;"	d
UOTGHS_HSTIMR_HWUPIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	550;"	d
UOTGHS_HSTIMR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	551;"	d
UOTGHS_HSTIMR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	552;"	d
UOTGHS_HSTIMR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	561;"	d
UOTGHS_HSTIMR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	562;"	d
UOTGHS_HSTIMR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	553;"	d
UOTGHS_HSTIMR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	554;"	d
UOTGHS_HSTIMR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	555;"	d
UOTGHS_HSTIMR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	556;"	d
UOTGHS_HSTIMR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	557;"	d
UOTGHS_HSTIMR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	558;"	d
UOTGHS_HSTIMR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	559;"	d
UOTGHS_HSTIMR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	560;"	d
UOTGHS_HSTIMR_RSMEDIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	547;"	d
UOTGHS_HSTIMR_RSTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	546;"	d
UOTGHS_HSTIMR_RXRSMIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	548;"	d
UOTGHS_HSTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_HSTISR;                      \/**< \\brief (Uotghs Offset: 0x0404) Host Global Interrupt Status Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTISR_DCONNI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	494;"	d
UOTGHS_HSTISR_DDISCI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	495;"	d
UOTGHS_HSTISR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	513;"	d
UOTGHS_HSTISR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	514;"	d
UOTGHS_HSTISR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	515;"	d
UOTGHS_HSTISR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	516;"	d
UOTGHS_HSTISR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	517;"	d
UOTGHS_HSTISR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	518;"	d
UOTGHS_HSTISR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	519;"	d
UOTGHS_HSTISR_HSOFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	499;"	d
UOTGHS_HSTISR_HWUPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	500;"	d
UOTGHS_HSTISR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	501;"	d
UOTGHS_HSTISR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	502;"	d
UOTGHS_HSTISR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	511;"	d
UOTGHS_HSTISR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	512;"	d
UOTGHS_HSTISR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	503;"	d
UOTGHS_HSTISR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	504;"	d
UOTGHS_HSTISR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	505;"	d
UOTGHS_HSTISR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	506;"	d
UOTGHS_HSTISR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	507;"	d
UOTGHS_HSTISR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	508;"	d
UOTGHS_HSTISR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	509;"	d
UOTGHS_HSTISR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	510;"	d
UOTGHS_HSTISR_RSMEDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	497;"	d
UOTGHS_HSTISR_RSTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	496;"	d
UOTGHS_HSTISR_RXRSMI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	498;"	d
UOTGHS_HSTPIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTPIP;                      \/**< \\brief (Uotghs Offset: 0x0041C) Host Pipe Register *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTPIPCFG[12];               \/**< \\brief (Uotghs Offset: 0x500) Host Pipe Configuration Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPCFG_ALLOC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	687;"	d
UOTGHS_HSTPIPCFG_AUTOSW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	708;"	d
UOTGHS_HSTPIPCFG_BINTERVAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	724;"	d
UOTGHS_HSTPIPCFG_BINTERVAL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	723;"	d
UOTGHS_HSTPIPCFG_BINTERVAL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	722;"	d
UOTGHS_HSTPIPCFG_INTFRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	720;"	d
UOTGHS_HSTPIPCFG_INTFRQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	719;"	d
UOTGHS_HSTPIPCFG_INTFRQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	718;"	d
UOTGHS_HSTPIPCFG_PBK_1_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	690;"	d
UOTGHS_HSTPIPCFG_PBK_2_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	691;"	d
UOTGHS_HSTPIPCFG_PBK_3_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	692;"	d
UOTGHS_HSTPIPCFG_PBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	689;"	d
UOTGHS_HSTPIPCFG_PBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	688;"	d
UOTGHS_HSTPIPCFG_PEPNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	717;"	d
UOTGHS_HSTPIPCFG_PEPNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	716;"	d
UOTGHS_HSTPIPCFG_PEPNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	715;"	d
UOTGHS_HSTPIPCFG_PINGEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	721;"	d
UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	702;"	d
UOTGHS_HSTPIPCFG_PSIZE_128_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	699;"	d
UOTGHS_HSTPIPCFG_PSIZE_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	696;"	d
UOTGHS_HSTPIPCFG_PSIZE_256_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	700;"	d
UOTGHS_HSTPIPCFG_PSIZE_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	697;"	d
UOTGHS_HSTPIPCFG_PSIZE_512_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	701;"	d
UOTGHS_HSTPIPCFG_PSIZE_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	698;"	d
UOTGHS_HSTPIPCFG_PSIZE_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	695;"	d
UOTGHS_HSTPIPCFG_PSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	694;"	d
UOTGHS_HSTPIPCFG_PSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	693;"	d
UOTGHS_HSTPIPCFG_PTOKEN_IN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	706;"	d
UOTGHS_HSTPIPCFG_PTOKEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	704;"	d
UOTGHS_HSTPIPCFG_PTOKEN_OUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	707;"	d
UOTGHS_HSTPIPCFG_PTOKEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	703;"	d
UOTGHS_HSTPIPCFG_PTOKEN_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	705;"	d
UOTGHS_HSTPIPCFG_PTYPE_BLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	713;"	d
UOTGHS_HSTPIPCFG_PTYPE_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	711;"	d
UOTGHS_HSTPIPCFG_PTYPE_INTRPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	714;"	d
UOTGHS_HSTPIPCFG_PTYPE_ISO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	712;"	d
UOTGHS_HSTPIPCFG_PTYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	710;"	d
UOTGHS_HSTPIPCFG_PTYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	709;"	d
UOTGHS_HSTPIPERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTPIPERR[12];               \/**< \\brief (Uotghs Offset: 0x680) Host Pipe Error Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPERR_COUNTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	836;"	d
UOTGHS_HSTPIPERR_COUNTER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	835;"	d
UOTGHS_HSTPIPERR_COUNTER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	834;"	d
UOTGHS_HSTPIPERR_CRC16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	833;"	d
UOTGHS_HSTPIPERR_DATAPID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	830;"	d
UOTGHS_HSTPIPERR_DATATGL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	829;"	d
UOTGHS_HSTPIPERR_PID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	831;"	d
UOTGHS_HSTPIPERR_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	832;"	d
UOTGHS_HSTPIPICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTPIPICR[12];               \/**< \\brief (Uotghs Offset: 0x560) Host Pipe Clear Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPICR_CRCERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	764;"	d
UOTGHS_HSTPIPICR_NAKEDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	759;"	d
UOTGHS_HSTPIPICR_OVERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	760;"	d
UOTGHS_HSTPIPICR_RXINIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	756;"	d
UOTGHS_HSTPIPICR_RXSTALLDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	761;"	d
UOTGHS_HSTPIPICR_SHORTPACKETIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	762;"	d
UOTGHS_HSTPIPICR_TXOUTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	757;"	d
UOTGHS_HSTPIPICR_TXSTPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	758;"	d
UOTGHS_HSTPIPICR_UNDERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	763;"	d
UOTGHS_HSTPIPIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTPIPIDR[12];               \/**< \\brief (Uotghs Offset: 0x620) Host Pipe Disable Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPIDR_CRCERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	822;"	d
UOTGHS_HSTPIPIDR_FIFOCONC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	818;"	d
UOTGHS_HSTPIPIDR_NAKEDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	813;"	d
UOTGHS_HSTPIPIDR_NBUSYBKEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	817;"	d
UOTGHS_HSTPIPIDR_OVERFIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	814;"	d
UOTGHS_HSTPIPIDR_PDISHDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	819;"	d
UOTGHS_HSTPIPIDR_PERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	812;"	d
UOTGHS_HSTPIPIDR_PFREEZEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	820;"	d
UOTGHS_HSTPIPIDR_RXINEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	809;"	d
UOTGHS_HSTPIPIDR_RXSTALLDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	815;"	d
UOTGHS_HSTPIPIDR_SHORTPACKETIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	816;"	d
UOTGHS_HSTPIPIDR_TXOUTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	810;"	d
UOTGHS_HSTPIPIDR_TXSTPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	811;"	d
UOTGHS_HSTPIPIDR_UNDERFIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	821;"	d
UOTGHS_HSTPIPIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTPIPIER[12];               \/**< \\brief (Uotghs Offset: 0x5F0) Host Pipe Enable Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPIER_CRCERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	807;"	d
UOTGHS_HSTPIPIER_NAKEDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	798;"	d
UOTGHS_HSTPIPIER_NBUSYBKES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	802;"	d
UOTGHS_HSTPIPIER_OVERFIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	799;"	d
UOTGHS_HSTPIPIER_PDISHDMAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	803;"	d
UOTGHS_HSTPIPIER_PERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	797;"	d
UOTGHS_HSTPIPIER_PFREEZES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	804;"	d
UOTGHS_HSTPIPIER_RSTDTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	805;"	d
UOTGHS_HSTPIPIER_RXINES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	794;"	d
UOTGHS_HSTPIPIER_RXSTALLDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	800;"	d
UOTGHS_HSTPIPIER_SHORTPACKETIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	801;"	d
UOTGHS_HSTPIPIER_TXOUTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	795;"	d
UOTGHS_HSTPIPIER_TXSTPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	796;"	d
UOTGHS_HSTPIPIER_UNDERFIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	806;"	d
UOTGHS_HSTPIPIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_HSTPIPIFR[12];               \/**< \\brief (Uotghs Offset: 0x590) Host Pipe Set Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPIFR_CRCERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	776;"	d
UOTGHS_HSTPIPIFR_NAKEDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	770;"	d
UOTGHS_HSTPIPIFR_NBUSYBKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	774;"	d
UOTGHS_HSTPIPIFR_OVERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	771;"	d
UOTGHS_HSTPIPIFR_PERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	769;"	d
UOTGHS_HSTPIPIFR_RXINIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	766;"	d
UOTGHS_HSTPIPIFR_RXSTALLDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	772;"	d
UOTGHS_HSTPIPIFR_SHORTPACKETIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	773;"	d
UOTGHS_HSTPIPIFR_TXOUTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	767;"	d
UOTGHS_HSTPIPIFR_TXSTPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	768;"	d
UOTGHS_HSTPIPIFR_UNDERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	775;"	d
UOTGHS_HSTPIPIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_HSTPIPIMR[12];               \/**< \\brief (Uotghs Offset: 0x5C0) Host Pipe Mask Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPIMR_CRCERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	792;"	d
UOTGHS_HSTPIPIMR_FIFOCON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	787;"	d
UOTGHS_HSTPIPIMR_NAKEDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	782;"	d
UOTGHS_HSTPIPIMR_NBUSYBKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	786;"	d
UOTGHS_HSTPIPIMR_OVERFIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	783;"	d
UOTGHS_HSTPIPIMR_PDISHDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	788;"	d
UOTGHS_HSTPIPIMR_PERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	781;"	d
UOTGHS_HSTPIPIMR_PFREEZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	789;"	d
UOTGHS_HSTPIPIMR_RSTDT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	790;"	d
UOTGHS_HSTPIPIMR_RXINE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	778;"	d
UOTGHS_HSTPIPIMR_RXSTALLDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	784;"	d
UOTGHS_HSTPIPIMR_SHORTPACKETIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	785;"	d
UOTGHS_HSTPIPIMR_TXOUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	779;"	d
UOTGHS_HSTPIPIMR_TXSTPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	780;"	d
UOTGHS_HSTPIPIMR_UNDERFIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	791;"	d
UOTGHS_HSTPIPINRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_HSTPIPINRQ[12];              \/**< \\brief (Uotghs Offset: 0x650) Host Pipe IN Request Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPINRQ_INMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	827;"	d
UOTGHS_HSTPIPINRQ_INRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	826;"	d
UOTGHS_HSTPIPINRQ_INRQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	825;"	d
UOTGHS_HSTPIPINRQ_INRQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	824;"	d
UOTGHS_HSTPIPISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_HSTPIPISR[12];               \/**< \\brief (Uotghs Offset: 0x530) Host Pipe Status Register (n = 0) *\/$/;"	m	struct:__anon224
UOTGHS_HSTPIPISR_CFGOK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	750;"	d
UOTGHS_HSTPIPISR_CRCERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	754;"	d
UOTGHS_HSTPIPISR_CURRBK_BANK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	746;"	d
UOTGHS_HSTPIPISR_CURRBK_BANK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	747;"	d
UOTGHS_HSTPIPISR_CURRBK_BANK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	748;"	d
UOTGHS_HSTPIPISR_CURRBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	745;"	d
UOTGHS_HSTPIPISR_CURRBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	744;"	d
UOTGHS_HSTPIPISR_DTSEQ_DATA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	736;"	d
UOTGHS_HSTPIPISR_DTSEQ_DATA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	737;"	d
UOTGHS_HSTPIPISR_DTSEQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	735;"	d
UOTGHS_HSTPIPISR_DTSEQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	734;"	d
UOTGHS_HSTPIPISR_NAKEDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	730;"	d
UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	740;"	d
UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	741;"	d
UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	742;"	d
UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	743;"	d
UOTGHS_HSTPIPISR_NBUSYBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	739;"	d
UOTGHS_HSTPIPISR_NBUSYBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	738;"	d
UOTGHS_HSTPIPISR_OVERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	731;"	d
UOTGHS_HSTPIPISR_PBYCT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	752;"	d
UOTGHS_HSTPIPISR_PBYCT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	751;"	d
UOTGHS_HSTPIPISR_PERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	729;"	d
UOTGHS_HSTPIPISR_RWALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	749;"	d
UOTGHS_HSTPIPISR_RXINI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	726;"	d
UOTGHS_HSTPIPISR_RXSTALLDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	732;"	d
UOTGHS_HSTPIPISR_SHORTPACKETI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	733;"	d
UOTGHS_HSTPIPISR_TXOUTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	727;"	d
UOTGHS_HSTPIPISR_TXSTPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	728;"	d
UOTGHS_HSTPIPISR_UNDERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	753;"	d
UOTGHS_HSTPIP_PEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	625;"	d
UOTGHS_HSTPIP_PEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	626;"	d
UOTGHS_HSTPIP_PEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	627;"	d
UOTGHS_HSTPIP_PEN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	628;"	d
UOTGHS_HSTPIP_PEN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	629;"	d
UOTGHS_HSTPIP_PEN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	630;"	d
UOTGHS_HSTPIP_PEN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	631;"	d
UOTGHS_HSTPIP_PEN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	632;"	d
UOTGHS_HSTPIP_PEN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	633;"	d
UOTGHS_HSTPIP_PRST0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	634;"	d
UOTGHS_HSTPIP_PRST1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	635;"	d
UOTGHS_HSTPIP_PRST2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	636;"	d
UOTGHS_HSTPIP_PRST3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	637;"	d
UOTGHS_HSTPIP_PRST4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	638;"	d
UOTGHS_HSTPIP_PRST5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	639;"	d
UOTGHS_HSTPIP_PRST6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	640;"	d
UOTGHS_HSTPIP_PRST7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	641;"	d
UOTGHS_HSTPIP_PRST8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	642;"	d
UOTGHS_IPNAME1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_IPNAME1;                     \/**< \\brief (Uotghs Offset: 0x0824) General Name Register 1 *\/$/;"	m	struct:__anon224
UOTGHS_IPNAME1_UOTGHS_IPNAME1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1006;"	d
UOTGHS_IPNAME1_UOTGHS_IPNAME1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1005;"	d
UOTGHS_IPNAME2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_IPNAME2;                     \/**< \\brief (Uotghs Offset: 0x0828) General Name Register 2 *\/$/;"	m	struct:__anon224
UOTGHS_IPNAME2_UOTGHS_IPNAME2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1009;"	d
UOTGHS_IPNAME2_UOTGHS_IPNAME2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	1008;"	d
UOTGHS_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_SCR;                         \/**< \\brief (Uotghs Offset: 0x0808) General Status Clear Register *\/$/;"	m	struct:__anon224
UOTGHS_SCR_BCERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	919;"	d
UOTGHS_SCR_HNPERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	921;"	d
UOTGHS_SCR_IDTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	915;"	d
UOTGHS_SCR_ROLEEXIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	920;"	d
UOTGHS_SCR_SRPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	917;"	d
UOTGHS_SCR_STOIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	922;"	d
UOTGHS_SCR_VBERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	918;"	d
UOTGHS_SCR_VBUSRQC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	923;"	d
UOTGHS_SCR_VBUSTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	916;"	d
UOTGHS_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __O  uint32_t     UOTGHS_SFR;                         \/**< \\brief (Uotghs Offset: 0x080C) General Status Set Register *\/$/;"	m	struct:__anon224
UOTGHS_SFR_BCERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	929;"	d
UOTGHS_SFR_HNPERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	931;"	d
UOTGHS_SFR_IDTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	925;"	d
UOTGHS_SFR_ROLEEXIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	930;"	d
UOTGHS_SFR_SRPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	927;"	d
UOTGHS_SFR_STOIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	932;"	d
UOTGHS_SFR_VBERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	928;"	d
UOTGHS_SFR_VBUSRQS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	933;"	d
UOTGHS_SFR_VBUSTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	926;"	d
UOTGHS_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_SR;                          \/**< \\brief (Uotghs Offset: 0x0804) General Status Register *\/$/;"	m	struct:__anon224
UOTGHS_SR_BCERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	901;"	d
UOTGHS_SR_CLKUSABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	913;"	d
UOTGHS_SR_HNPERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	903;"	d
UOTGHS_SR_ID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	906;"	d
UOTGHS_SR_IDTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	897;"	d
UOTGHS_SR_ROLEEXI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	902;"	d
UOTGHS_SR_SPEED_FULL_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	910;"	d
UOTGHS_SR_SPEED_HIGH_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	911;"	d
UOTGHS_SR_SPEED_LOW_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	912;"	d
UOTGHS_SR_SPEED_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	909;"	d
UOTGHS_SR_SPEED_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	908;"	d
UOTGHS_SR_SRPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	899;"	d
UOTGHS_SR_STOI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	904;"	d
UOTGHS_SR_VBERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	900;"	d
UOTGHS_SR_VBUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	907;"	d
UOTGHS_SR_VBUSRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	905;"	d
UOTGHS_SR_VBUSTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	898;"	d
UOTGHS_TSTA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_TSTA1;                       \/**< \\brief (Uotghs Offset: 0x0810) General Test A1 Register *\/$/;"	m	struct:__anon224
UOTGHS_TSTA1_CounterA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	937;"	d
UOTGHS_TSTA1_CounterA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	936;"	d
UOTGHS_TSTA1_CounterA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	935;"	d
UOTGHS_TSTA1_CounterB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	941;"	d
UOTGHS_TSTA1_CounterB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	940;"	d
UOTGHS_TSTA1_CounterB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	939;"	d
UOTGHS_TSTA1_LoadCntA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	938;"	d
UOTGHS_TSTA1_LoadCntB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	942;"	d
UOTGHS_TSTA1_LoadSOFCnt	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	946;"	d
UOTGHS_TSTA1_SOFCntMa1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	945;"	d
UOTGHS_TSTA1_SOFCntMa1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	944;"	d
UOTGHS_TSTA1_SOFCntMa1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	943;"	d
UOTGHS_TSTA2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __IO uint32_t     UOTGHS_TSTA2;                       \/**< \\brief (Uotghs Offset: 0x0814) General Test A2 Register *\/$/;"	m	struct:__anon224
UOTGHS_TSTA2_ByPassDpll	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	953;"	d
UOTGHS_TSTA2_DisableGatedClock	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	951;"	d
UOTGHS_TSTA2_ForceHSRst_50ms	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	955;"	d
UOTGHS_TSTA2_ForceSuspendMTo1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	952;"	d
UOTGHS_TSTA2_FullDetachEn	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	948;"	d
UOTGHS_TSTA2_HSSerialMode	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	949;"	d
UOTGHS_TSTA2_HostHSDisconnectDisable	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	954;"	d
UOTGHS_TSTA2_LoopBackMode	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	950;"	d
UOTGHS_TSTA2_RemovePUWhenTX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	957;"	d
UOTGHS_TSTA2_UTMIReset	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	956;"	d
UOTGHS_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^  __I  uint32_t     UOTGHS_VERSION;                     \/**< \\brief (Uotghs Offset: 0x0818) General Version Register *\/$/;"	m	struct:__anon224
UOTGHS_VERSION_VARIANT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	962;"	d
UOTGHS_VERSION_VARIANT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	961;"	d
UOTGHS_VERSION_VERSION_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	960;"	d
UOTGHS_VERSION_VERSION_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	959;"	d
Uotghs	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^} Uotghs;$/;"	t	typeref:struct:__anon224
UotghsDevdma	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^} UotghsDevdma;$/;"	t	typeref:struct:__anon222
UotghsHstdma	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	/^} UotghsHstdma;$/;"	t	typeref:struct:__anon223
_SAM_UOTGHS_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_uotghs.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t Reserved1[5];$/;"	m	struct:__anon225
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t Reserved2[2];$/;"	m	struct:__anon225
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t Reserved3[22];$/;"	m	struct:__anon225
US_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_BRGR;       \/**< \\brief (Usart Offset: 0x0020) Baud Rate Generator Register *\/$/;"	m	struct:__anon225
US_BRGR_CD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	289;"	d
US_BRGR_CD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	288;"	d
US_BRGR_CD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	287;"	d
US_BRGR_FP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	292;"	d
US_BRGR_FP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	291;"	d
US_BRGR_FP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	290;"	d
US_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __O  uint32_t US_CR;         \/**< \\brief (Usart Offset: 0x0000) Control Register *\/$/;"	m	struct:__anon225
US_CR_FCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	96;"	d
US_CR_LINABT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	94;"	d
US_CR_LINWKUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	95;"	d
US_CR_RCS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	97;"	d
US_CR_RETTO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	91;"	d
US_CR_RSTIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	89;"	d
US_CR_RSTNACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	90;"	d
US_CR_RSTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	78;"	d
US_CR_RSTSTA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	84;"	d
US_CR_RSTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	79;"	d
US_CR_RTSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	93;"	d
US_CR_RTSEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	92;"	d
US_CR_RXDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	81;"	d
US_CR_RXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	80;"	d
US_CR_SENDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	88;"	d
US_CR_STPBRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	86;"	d
US_CR_STTBRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	85;"	d
US_CR_STTTO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	87;"	d
US_CR_TXDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	83;"	d
US_CR_TXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	82;"	d
US_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_CSR;        \/**< \\brief (Usart Offset: 0x0014) Channel Status Register *\/$/;"	m	struct:__anon225
US_CSR_CTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	256;"	d
US_CSR_CTSIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	255;"	d
US_CSR_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	250;"	d
US_CSR_LBLOVFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	276;"	d
US_CSR_LCOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	273;"	d
US_CSR_LCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	271;"	d
US_CSR_LFET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	274;"	d
US_CSR_LINBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	263;"	d
US_CSR_LINBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	259;"	d
US_CSR_LINBLS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	262;"	d
US_CSR_LINCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	266;"	d
US_CSR_LINHTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	269;"	d
US_CSR_LINID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	260;"	d
US_CSR_LINIPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	265;"	d
US_CSR_LINISFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	264;"	d
US_CSR_LINSNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	267;"	d
US_CSR_LINSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	268;"	d
US_CSR_LINTC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	261;"	d
US_CSR_LRXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	275;"	d
US_CSR_LSFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	270;"	d
US_CSR_LTXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	272;"	d
US_CSR_MANERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	257;"	d
US_CSR_NACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	254;"	d
US_CSR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	249;"	d
US_CSR_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	251;"	d
US_CSR_RXBRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	248;"	d
US_CSR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	246;"	d
US_CSR_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	252;"	d
US_CSR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	253;"	d
US_CSR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	247;"	d
US_CSR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	258;"	d
US_FIDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_FIDI;       \/**< \\brief (Usart Offset: 0x0040) FI DI Ratio Register *\/$/;"	m	struct:__anon225
US_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_ICDIFF;     \/**< \\brief (Usart Offset: 0x0088) IC DIFF Register *\/$/;"	m	struct:__anon225
US_ICDIFF_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	410;"	d
US_ICDIFF_ICDIFF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	409;"	d
US_ICDIFF_ICDIFF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	408;"	d
US_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __O  uint32_t US_IDR;        \/**< \\brief (Usart Offset: 0x000C) Interrupt Disable Register *\/$/;"	m	struct:__anon225
US_IDR_CTSIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	196;"	d
US_IDR_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	192;"	d
US_IDR_LBLOVFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	215;"	d
US_IDR_LCOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	212;"	d
US_IDR_LCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	210;"	d
US_IDR_LFET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	213;"	d
US_IDR_LINBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	202;"	d
US_IDR_LINBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	199;"	d
US_IDR_LINCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	205;"	d
US_IDR_LINHTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	208;"	d
US_IDR_LINID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	200;"	d
US_IDR_LINIPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	204;"	d
US_IDR_LINISFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	203;"	d
US_IDR_LINSNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	206;"	d
US_IDR_LINSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	207;"	d
US_IDR_LINTC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	201;"	d
US_IDR_LRXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	214;"	d
US_IDR_LSFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	209;"	d
US_IDR_LTXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	211;"	d
US_IDR_MANE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	197;"	d
US_IDR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	191;"	d
US_IDR_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	193;"	d
US_IDR_RXBRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	190;"	d
US_IDR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	188;"	d
US_IDR_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	194;"	d
US_IDR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	195;"	d
US_IDR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	189;"	d
US_IDR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	198;"	d
US_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_IDTRX;      \/**< \\brief (Usart Offset: 0x0084) LON IDT Rx Register *\/$/;"	m	struct:__anon225
US_IDTRX_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	406;"	d
US_IDTRX_IDTRX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	405;"	d
US_IDTRX_IDTRX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	404;"	d
US_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_IDTTX;      \/**< \\brief (Usart Offset: 0x0080) LON IDT Tx Register *\/$/;"	m	struct:__anon225
US_IDTTX_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	402;"	d
US_IDTTX_IDTTX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	401;"	d
US_IDTTX_IDTTX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	400;"	d
US_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __O  uint32_t US_IER;        \/**< \\brief (Usart Offset: 0x0008) Interrupt Enable Register *\/$/;"	m	struct:__anon225
US_IER_CTSIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	167;"	d
US_IER_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	163;"	d
US_IER_LBLOVFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	186;"	d
US_IER_LCOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	183;"	d
US_IER_LCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	181;"	d
US_IER_LFET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	184;"	d
US_IER_LINBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	173;"	d
US_IER_LINBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	170;"	d
US_IER_LINCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	176;"	d
US_IER_LINHTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	179;"	d
US_IER_LINID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	171;"	d
US_IER_LINIPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	175;"	d
US_IER_LINISFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	174;"	d
US_IER_LINSNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	177;"	d
US_IER_LINSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	178;"	d
US_IER_LINTC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	172;"	d
US_IER_LRXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	185;"	d
US_IER_LSFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	180;"	d
US_IER_LTXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	182;"	d
US_IER_MANE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	168;"	d
US_IER_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	162;"	d
US_IER_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	164;"	d
US_IER_RXBRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	161;"	d
US_IER_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	159;"	d
US_IER_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	165;"	d
US_IER_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	166;"	d
US_IER_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	160;"	d
US_IER_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	169;"	d
US_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_IMR;        \/**< \\brief (Usart Offset: 0x0010) Interrupt Mask Register *\/$/;"	m	struct:__anon225
US_IMR_CTSIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	225;"	d
US_IMR_FRAME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	221;"	d
US_IMR_LBLOVFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	244;"	d
US_IMR_LCOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	241;"	d
US_IMR_LCRCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	239;"	d
US_IMR_LFET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	242;"	d
US_IMR_LINBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	231;"	d
US_IMR_LINBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	228;"	d
US_IMR_LINCE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	234;"	d
US_IMR_LINHTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	237;"	d
US_IMR_LINID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	229;"	d
US_IMR_LINIPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	233;"	d
US_IMR_LINISFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	232;"	d
US_IMR_LINSNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	235;"	d
US_IMR_LINSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	236;"	d
US_IMR_LINTC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	230;"	d
US_IMR_LRXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	243;"	d
US_IMR_LSFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	238;"	d
US_IMR_LTXD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	240;"	d
US_IMR_MANE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	226;"	d
US_IMR_OVRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	220;"	d
US_IMR_PARE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	222;"	d
US_IMR_RXBRK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	219;"	d
US_IMR_RXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	217;"	d
US_IMR_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	223;"	d
US_IMR_TXEMPTY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	224;"	d
US_IMR_TXRDY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	218;"	d
US_IMR_UNRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	227;"	d
US_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_LINBRR;     \/**< \\brief (Usart Offset: 0x005C) LIN Baud Rate Register *\/$/;"	m	struct:__anon225
US_LINBRR_LINCD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	354;"	d
US_LINBRR_LINCD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	353;"	d
US_LINBRR_LINFP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	356;"	d
US_LINBRR_LINFP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	355;"	d
US_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LINIR;      \/**< \\brief (Usart Offset: 0x0058) LIN Identifier Register *\/$/;"	m	struct:__anon225
US_LINIR_IDCHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	351;"	d
US_LINIR_IDCHR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	350;"	d
US_LINIR_IDCHR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	349;"	d
US_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LINMR;      \/**< \\brief (Usart Offset: 0x0054) LIN Mode Register *\/$/;"	m	struct:__anon225
US_LINMR_CHKDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	338;"	d
US_LINMR_CHKTYP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	339;"	d
US_LINMR_DLC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	345;"	d
US_LINMR_DLC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	344;"	d
US_LINMR_DLC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	343;"	d
US_LINMR_DLM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	340;"	d
US_LINMR_FSDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	341;"	d
US_LINMR_NACT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	333;"	d
US_LINMR_NACT_IGNORE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	336;"	d
US_LINMR_NACT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	332;"	d
US_LINMR_NACT_PUBLISH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	334;"	d
US_LINMR_NACT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	331;"	d
US_LINMR_NACT_SUBSCRIBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	335;"	d
US_LINMR_PARDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	337;"	d
US_LINMR_PDCM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	346;"	d
US_LINMR_SYNCDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	347;"	d
US_LINMR_WKUPTYP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	342;"	d
US_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONB1RX;    \/**< \\brief (Usart Offset: 0x0078) LON Beta1 Rx Register *\/$/;"	m	struct:__anon225
US_LONB1RX_BETA1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	391;"	d
US_LONB1RX_BETA1RX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	390;"	d
US_LONB1RX_BETA1RX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	389;"	d
US_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONB1TX;    \/**< \\brief (Usart Offset: 0x0074) LON Beta1 Tx Register *\/$/;"	m	struct:__anon225
US_LONB1TX_BETA1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	387;"	d
US_LONB1TX_BETA1TX_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	386;"	d
US_LONB1TX_BETA1TX_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	385;"	d
US_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_LONBL;      \/**< \\brief (Usart Offset: 0x0070) LON Backlog Register *\/$/;"	m	struct:__anon225
US_LONBL_LONBL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	383;"	d
US_LONBL_LONBL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	382;"	d
US_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONDL;      \/**< \\brief (Usart Offset: 0x0068) LON Data Length Register *\/$/;"	m	struct:__anon225
US_LONDL_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	374;"	d
US_LONDL_LONDL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	373;"	d
US_LONDL_LONDL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	372;"	d
US_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONL2HDR;   \/**< \\brief (Usart Offset: 0x006C) LON L2HDR Register *\/$/;"	m	struct:__anon225
US_LONL2HDR_ALTP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	379;"	d
US_LONL2HDR_BLI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	378;"	d
US_LONL2HDR_BLI_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	377;"	d
US_LONL2HDR_BLI_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	376;"	d
US_LONL2HDR_PB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	380;"	d
US_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONMR;      \/**< \\brief (Usart Offset: 0x0060) LON Mode Register *\/$/;"	m	struct:__anon225
US_LONMR_CDTAIL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	361;"	d
US_LONMR_COLDET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	359;"	d
US_LONMR_COMMT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	358;"	d
US_LONMR_DMAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	362;"	d
US_LONMR_EOFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	366;"	d
US_LONMR_EOFS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	365;"	d
US_LONMR_EOFS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	364;"	d
US_LONMR_LCDS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	363;"	d
US_LONMR_TCOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	360;"	d
US_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONPR;      \/**< \\brief (Usart Offset: 0x0064) LON Preamble Register *\/$/;"	m	struct:__anon225
US_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_LONPRIO;    \/**< \\brief (Usart Offset: 0x007C) LON Priority Register *\/$/;"	m	struct:__anon225
US_LONPRIO_NPS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	398;"	d
US_LONPRIO_NPS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	397;"	d
US_LONPRIO_NPS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	396;"	d
US_LONPRIO_PSNB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	395;"	d
US_LONPRIO_PSNB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	394;"	d
US_LONPRIO_PSNB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	393;"	d
US_LONPR_LONPL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	370;"	d
US_LONPR_LONPL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	369;"	d
US_LONPR_LONPL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	368;"	d
US_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_MAN;        \/**< \\brief (Usart Offset: 0x0050) Manchester Configuration Register *\/$/;"	m	struct:__anon225
US_MAN_DRIFT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	328;"	d
US_MAN_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	327;"	d
US_MAN_RXIDLEV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	329;"	d
US_MAN_RX_MPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	326;"	d
US_MAN_RX_PL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	318;"	d
US_MAN_RX_PL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	317;"	d
US_MAN_RX_PL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	316;"	d
US_MAN_RX_PP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	321;"	d
US_MAN_RX_PP_ALL_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	322;"	d
US_MAN_RX_PP_ALL_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	323;"	d
US_MAN_RX_PP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	320;"	d
US_MAN_RX_PP_ONE_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	325;"	d
US_MAN_RX_PP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	319;"	d
US_MAN_RX_PP_ZERO_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	324;"	d
US_MAN_TX_MPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	315;"	d
US_MAN_TX_PL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	307;"	d
US_MAN_TX_PL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	306;"	d
US_MAN_TX_PL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	305;"	d
US_MAN_TX_PP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	310;"	d
US_MAN_TX_PP_ALL_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	311;"	d
US_MAN_TX_PP_ALL_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	312;"	d
US_MAN_TX_PP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	309;"	d
US_MAN_TX_PP_ONE_ZERO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	314;"	d
US_MAN_TX_PP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	308;"	d
US_MAN_TX_PP_ZERO_ONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	313;"	d
US_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_MR;         \/**< \\brief (Usart Offset: 0x0004) Mode Register *\/$/;"	m	struct:__anon225
US_MR_CHMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	142;"	d
US_MR_CHMODE_AUTOMATIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	144;"	d
US_MR_CHMODE_LOCAL_LOOPBACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	145;"	d
US_MR_CHMODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	141;"	d
US_MR_CHMODE_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	143;"	d
US_MR_CHMODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	140;"	d
US_MR_CHMODE_REMOTE_LOOPBACK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	146;"	d
US_MR_CHRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	119;"	d
US_MR_CHRL_5_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	120;"	d
US_MR_CHRL_6_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	121;"	d
US_MR_CHRL_7_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	122;"	d
US_MR_CHRL_8_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	123;"	d
US_MR_CHRL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	118;"	d
US_MR_CHRL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	117;"	d
US_MR_CLKO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	148;"	d
US_MR_CPHA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	155;"	d
US_MR_CPOL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	156;"	d
US_MR_FILTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	151;"	d
US_MR_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	152;"	d
US_MR_MODE9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	147;"	d
US_MR_MODSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	153;"	d
US_MR_NBSTOP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	136;"	d
US_MR_NBSTOP_1_5_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	138;"	d
US_MR_NBSTOP_1_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	137;"	d
US_MR_NBSTOP_2_BIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	139;"	d
US_MR_NBSTOP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	135;"	d
US_MR_NBSTOP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	134;"	d
US_MR_ONEBIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	154;"	d
US_MR_OVER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	149;"	d
US_MR_PAR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	127;"	d
US_MR_PAR_EVEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	128;"	d
US_MR_PAR_MARK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	131;"	d
US_MR_PAR_MULTIDROP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	133;"	d
US_MR_PAR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	126;"	d
US_MR_PAR_NO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	132;"	d
US_MR_PAR_ODD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	129;"	d
US_MR_PAR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	125;"	d
US_MR_PAR_SPACE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	130;"	d
US_MR_SYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	124;"	d
US_MR_USART_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	101;"	d
US_MR_USART_MODE_HW_HANDSHAKING	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	104;"	d
US_MR_USART_MODE_IS07816_T_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	105;"	d
US_MR_USART_MODE_IS07816_T_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	106;"	d
US_MR_USART_MODE_LON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	107;"	d
US_MR_USART_MODE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	100;"	d
US_MR_USART_MODE_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	102;"	d
US_MR_USART_MODE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	99;"	d
US_MR_USART_MODE_RS485	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	103;"	d
US_MR_USART_MODE_SPI_MASTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	108;"	d
US_MR_USART_MODE_SPI_SLAVE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	109;"	d
US_MR_USCLKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	112;"	d
US_MR_USCLKS_DIV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	114;"	d
US_MR_USCLKS_MCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	113;"	d
US_MR_USCLKS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	111;"	d
US_MR_USCLKS_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	115;"	d
US_MR_USCLKS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	110;"	d
US_MR_USCLKS_SCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	116;"	d
US_MR_VAR_SYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	150;"	d
US_MR_WRDBT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	157;"	d
US_NER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_NER;        \/**< \\brief (Usart Offset: 0x0044) Number of Errors Register *\/$/;"	m	struct:__anon225
US_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_RHR;        \/**< \\brief (Usart Offset: 0x0018) Receive Holding Register *\/$/;"	m	struct:__anon225
US_RHR_RXCHR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	279;"	d
US_RHR_RXCHR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	278;"	d
US_RHR_RXSYNH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	280;"	d
US_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_RTOR;       \/**< \\brief (Usart Offset: 0x0024) Receiver Time-out Register *\/$/;"	m	struct:__anon225
US_RTOR_TO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	296;"	d
US_RTOR_TO_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	295;"	d
US_RTOR_TO_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	294;"	d
US_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __O  uint32_t US_THR;        \/**< \\brief (Usart Offset: 0x001C) Transmit Holding Register *\/$/;"	m	struct:__anon225
US_THR_TXCHR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	284;"	d
US_THR_TXCHR_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	283;"	d
US_THR_TXCHR_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	282;"	d
US_THR_TXSYNH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	285;"	d
US_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_TTGR;       \/**< \\brief (Usart Offset: 0x0028) Transmitter Timeguard Register *\/$/;"	m	struct:__anon225
US_TTGR_PCYCLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	303;"	d
US_TTGR_PCYCLE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	302;"	d
US_TTGR_PCYCLE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	301;"	d
US_TTGR_TG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	300;"	d
US_TTGR_TG_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	299;"	d
US_TTGR_TG_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	298;"	d
US_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __IO uint32_t US_WPMR;       \/**< \\brief (Usart Offset: 0x00E4) Write Protection Mode Register *\/$/;"	m	struct:__anon225
US_WPMR_WPEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	412;"	d
US_WPMR_WPKEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	415;"	d
US_WPMR_WPKEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	414;"	d
US_WPMR_WPKEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	416;"	d
US_WPMR_WPKEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	413;"	d
US_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^  __I  uint32_t US_WPSR;       \/**< \\brief (Usart Offset: 0x00E8) Write Protection Status Register *\/$/;"	m	struct:__anon225
US_WPSR_WPVS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	418;"	d
US_WPSR_WPVSRC_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	420;"	d
US_WPSR_WPVSRC_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	419;"	d
Usart	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	/^} Usart;$/;"	t	typeref:struct:__anon225
_SAMV71_USART_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usart.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved1[55];$/;"	m	struct:__anon228
Reserved10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved10[52];$/;"	m	struct:__anon228
Reserved11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved11[2];$/;"	m	struct:__anon228
Reserved12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved12[2];$/;"	m	struct:__anon228
Reserved13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved13[2];$/;"	m	struct:__anon228
Reserved14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved14[2];$/;"	m	struct:__anon228
Reserved15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved15[2];$/;"	m	struct:__anon228
Reserved16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved16[2];$/;"	m	struct:__anon228
Reserved17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved17[2];$/;"	m	struct:__anon228
Reserved18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved18[2];$/;"	m	struct:__anon228
Reserved19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved19[26];$/;"	m	struct:__anon228
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved2[2];$/;"	m	struct:__anon228
Reserved20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved20[32];$/;"	m	struct:__anon228
Reserved21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved21[4];$/;"	m	struct:__anon228
Reserved3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved3[2];$/;"	m	struct:__anon228
Reserved4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved4[2];$/;"	m	struct:__anon228
Reserved5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved5[2];$/;"	m	struct:__anon228
Reserved6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved6[2];$/;"	m	struct:__anon228
Reserved7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved7[2];$/;"	m	struct:__anon228
Reserved8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved8[50];$/;"	m	struct:__anon228
Reserved9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    Reserved9[32];$/;"	m	struct:__anon228
USBHSDEVDMA_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	55;"	d
USBHSHSTDMA_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	56;"	d
USBHS_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_CTRL;                       \/**< \\brief (Usbhs Offset: 0x0800) General Control Register *\/$/;"	m	struct:__anon228
USBHS_CTRL_FRZCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	889;"	d
USBHS_CTRL_RDERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	888;"	d
USBHS_CTRL_UIMOD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	891;"	d
USBHS_CTRL_UIMOD_DEVICE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	893;"	d
USBHS_CTRL_UIMOD_HOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	892;"	d
USBHS_CTRL_USBE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	890;"	d
USBHS_DEVCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_DEVCTRL;                    \/**< \\brief (Usbhs Offset: 0x0000) Device General Control Register *\/$/;"	m	struct:__anon228
USBHS_DEVCTRL_ADDEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	132;"	d
USBHS_DEVCTRL_DETACH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	133;"	d
USBHS_DEVCTRL_LS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	142;"	d
USBHS_DEVCTRL_OPMODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	146;"	d
USBHS_DEVCTRL_RMWKUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	134;"	d
USBHS_DEVCTRL_SPDCONF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	137;"	d
USBHS_DEVCTRL_SPDCONF_FORCED_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	141;"	d
USBHS_DEVCTRL_SPDCONF_HIGH_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	140;"	d
USBHS_DEVCTRL_SPDCONF_LOW_POWER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	139;"	d
USBHS_DEVCTRL_SPDCONF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	136;"	d
USBHS_DEVCTRL_SPDCONF_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	138;"	d
USBHS_DEVCTRL_SPDCONF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	135;"	d
USBHS_DEVCTRL_TSTJ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	143;"	d
USBHS_DEVCTRL_TSTK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	144;"	d
USBHS_DEVCTRL_TSTPCKT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	145;"	d
USBHS_DEVCTRL_UADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	131;"	d
USBHS_DEVCTRL_UADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	130;"	d
USBHS_DEVCTRL_UADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	129;"	d
USBHS_DEVDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^       UsbhsDevdma USBHS_DEVDMA[USBHSDEVDMA_NUMBER]; \/**< \\brief (Usbhs Offset: 0x310) n = 1 .. 7 *\/$/;"	m	struct:__anon228
USBHS_DEVDMAADDRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_DEVDMAADDRESS; \/**< \\brief (UsbhsDevdma Offset: 0x4) Device DMA Channel Address Register *\/$/;"	m	struct:__anon226
USBHS_DEVDMAADDRESS_BUFF_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	477;"	d
USBHS_DEVDMAADDRESS_BUFF_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	476;"	d
USBHS_DEVDMAADDRESS_BUFF_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	475;"	d
USBHS_DEVDMACONTROL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_DEVDMACONTROL; \/**< \\brief (UsbhsDevdma Offset: 0x8) Device DMA Channel Control Register *\/$/;"	m	struct:__anon226
USBHS_DEVDMACONTROL_BUFF_LENGTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	489;"	d
USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	488;"	d
USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	487;"	d
USBHS_DEVDMACONTROL_BURST_LCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	486;"	d
USBHS_DEVDMACONTROL_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	479;"	d
USBHS_DEVDMACONTROL_DESC_LD_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	485;"	d
USBHS_DEVDMACONTROL_END_BUFFIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	484;"	d
USBHS_DEVDMACONTROL_END_B_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	482;"	d
USBHS_DEVDMACONTROL_END_TR_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	481;"	d
USBHS_DEVDMACONTROL_END_TR_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	483;"	d
USBHS_DEVDMACONTROL_LDNXT_DSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	480;"	d
USBHS_DEVDMANXTDSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_DEVDMANXTDSC;  \/**< \\brief (UsbhsDevdma Offset: 0x0) Device DMA Channel Next Descriptor Address Register *\/$/;"	m	struct:__anon226
USBHS_DEVDMANXTDSC_NXT_DSC_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	473;"	d
USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	472;"	d
USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	471;"	d
USBHS_DEVDMASTATUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_DEVDMASTATUS;  \/**< \\brief (UsbhsDevdma Offset: 0xC) Device DMA Channel Status Register *\/$/;"	m	struct:__anon226
USBHS_DEVDMASTATUS_BUFF_COUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	498;"	d
USBHS_DEVDMASTATUS_BUFF_COUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	497;"	d
USBHS_DEVDMASTATUS_BUFF_COUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	496;"	d
USBHS_DEVDMASTATUS_CHANN_ACT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	492;"	d
USBHS_DEVDMASTATUS_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	491;"	d
USBHS_DEVDMASTATUS_DESC_LDST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	495;"	d
USBHS_DEVDMASTATUS_END_BF_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	494;"	d
USBHS_DEVDMASTATUS_END_TR_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	493;"	d
USBHS_DEVEPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_DEVEPT;                     \/**< \\brief (Usbhs Offset: 0x001C) Device Endpoint Register *\/$/;"	m	struct:__anon228
USBHS_DEVEPTCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_DEVEPTCFG[10];              \/**< \\brief (Usbhs Offset: 0x100) Device Endpoint Configuration Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTCFG_ALLOC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	304;"	d
USBHS_DEVEPTCFG_AUTOSW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	325;"	d
USBHS_DEVEPTCFG_EPBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	307;"	d
USBHS_DEVEPTCFG_EPBK_1_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	308;"	d
USBHS_DEVEPTCFG_EPBK_2_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	309;"	d
USBHS_DEVEPTCFG_EPBK_3_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	310;"	d
USBHS_DEVEPTCFG_EPBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	306;"	d
USBHS_DEVEPTCFG_EPBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	305;"	d
USBHS_DEVEPTCFG_EPDIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	322;"	d
USBHS_DEVEPTCFG_EPDIR_IN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	324;"	d
USBHS_DEVEPTCFG_EPDIR_OUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	323;"	d
USBHS_DEVEPTCFG_EPSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	313;"	d
USBHS_DEVEPTCFG_EPSIZE_1024_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	321;"	d
USBHS_DEVEPTCFG_EPSIZE_128_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	318;"	d
USBHS_DEVEPTCFG_EPSIZE_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	315;"	d
USBHS_DEVEPTCFG_EPSIZE_256_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	319;"	d
USBHS_DEVEPTCFG_EPSIZE_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	316;"	d
USBHS_DEVEPTCFG_EPSIZE_512_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	320;"	d
USBHS_DEVEPTCFG_EPSIZE_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	317;"	d
USBHS_DEVEPTCFG_EPSIZE_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	314;"	d
USBHS_DEVEPTCFG_EPSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	312;"	d
USBHS_DEVEPTCFG_EPSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	311;"	d
USBHS_DEVEPTCFG_EPTYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	328;"	d
USBHS_DEVEPTCFG_EPTYPE_BLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	331;"	d
USBHS_DEVEPTCFG_EPTYPE_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	329;"	d
USBHS_DEVEPTCFG_EPTYPE_INTRPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	332;"	d
USBHS_DEVEPTCFG_EPTYPE_ISO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	330;"	d
USBHS_DEVEPTCFG_EPTYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	327;"	d
USBHS_DEVEPTCFG_EPTYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	326;"	d
USBHS_DEVEPTCFG_NBTRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	335;"	d
USBHS_DEVEPTCFG_NBTRANS_0_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	336;"	d
USBHS_DEVEPTCFG_NBTRANS_1_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	337;"	d
USBHS_DEVEPTCFG_NBTRANS_2_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	338;"	d
USBHS_DEVEPTCFG_NBTRANS_3_TRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	339;"	d
USBHS_DEVEPTCFG_NBTRANS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	334;"	d
USBHS_DEVEPTCFG_NBTRANS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	333;"	d
USBHS_DEVEPTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVEPTICR[10];              \/**< \\brief (Usbhs Offset: 0x160) Device Endpoint Clear Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTICR_CRCERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	388;"	d
USBHS_DEVEPTICR_HBISOFLUSHIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	387;"	d
USBHS_DEVEPTICR_HBISOINERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	386;"	d
USBHS_DEVEPTICR_NAKINIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	381;"	d
USBHS_DEVEPTICR_NAKOUTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	380;"	d
USBHS_DEVEPTICR_OVERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	382;"	d
USBHS_DEVEPTICR_RXOUTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	378;"	d
USBHS_DEVEPTICR_RXSTPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	379;"	d
USBHS_DEVEPTICR_SHORTPACKETC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	384;"	d
USBHS_DEVEPTICR_STALLEDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	383;"	d
USBHS_DEVEPTICR_TXINIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	377;"	d
USBHS_DEVEPTICR_UNDERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	385;"	d
USBHS_DEVEPTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVEPTIDR[10];              \/**< \\brief (Usbhs Offset: 0x220) Device Endpoint Disable Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTIDR_CRCERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	466;"	d
USBHS_DEVEPTIDR_DATAXEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	468;"	d
USBHS_DEVEPTIDR_EPDISHDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	460;"	d
USBHS_DEVEPTIDR_ERRORTRANSEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	469;"	d
USBHS_DEVEPTIDR_FIFOCONC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	459;"	d
USBHS_DEVEPTIDR_HBISOFLUSHEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	465;"	d
USBHS_DEVEPTIDR_HBISOINERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	464;"	d
USBHS_DEVEPTIDR_MDATEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	467;"	d
USBHS_DEVEPTIDR_NAKINEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	454;"	d
USBHS_DEVEPTIDR_NAKOUTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	453;"	d
USBHS_DEVEPTIDR_NBUSYBKEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	458;"	d
USBHS_DEVEPTIDR_NYETDISC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	461;"	d
USBHS_DEVEPTIDR_OVERFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	455;"	d
USBHS_DEVEPTIDR_RXOUTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	451;"	d
USBHS_DEVEPTIDR_RXSTPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	452;"	d
USBHS_DEVEPTIDR_SHORTPACKETEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	457;"	d
USBHS_DEVEPTIDR_STALLEDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	456;"	d
USBHS_DEVEPTIDR_STALLRQC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	462;"	d
USBHS_DEVEPTIDR_TXINEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	450;"	d
USBHS_DEVEPTIDR_UNDERFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	463;"	d
USBHS_DEVEPTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVEPTIER[10];              \/**< \\brief (Usbhs Offset: 0x1F0) Device Endpoint Enable Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTIER_CRCERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	445;"	d
USBHS_DEVEPTIER_DATAXES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	447;"	d
USBHS_DEVEPTIER_EPDISHDMAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	438;"	d
USBHS_DEVEPTIER_ERRORTRANSES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	448;"	d
USBHS_DEVEPTIER_FIFOCONS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	437;"	d
USBHS_DEVEPTIER_HBISOFLUSHES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	444;"	d
USBHS_DEVEPTIER_HBISOINERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	443;"	d
USBHS_DEVEPTIER_KILLBKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	436;"	d
USBHS_DEVEPTIER_MDATAES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	446;"	d
USBHS_DEVEPTIER_NAKINES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	431;"	d
USBHS_DEVEPTIER_NAKOUTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	430;"	d
USBHS_DEVEPTIER_NBUSYBKES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	435;"	d
USBHS_DEVEPTIER_NYETDISS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	439;"	d
USBHS_DEVEPTIER_OVERFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	432;"	d
USBHS_DEVEPTIER_RSTDTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	440;"	d
USBHS_DEVEPTIER_RXOUTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	428;"	d
USBHS_DEVEPTIER_RXSTPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	429;"	d
USBHS_DEVEPTIER_SHORTPACKETES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	434;"	d
USBHS_DEVEPTIER_STALLEDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	433;"	d
USBHS_DEVEPTIER_STALLRQS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	441;"	d
USBHS_DEVEPTIER_TXINES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	427;"	d
USBHS_DEVEPTIER_UNDERFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	442;"	d
USBHS_DEVEPTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVEPTIFR[10];              \/**< \\brief (Usbhs Offset: 0x190) Device Endpoint Set Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTIFR_CRCERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	402;"	d
USBHS_DEVEPTIFR_HBISOFLUSHIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	401;"	d
USBHS_DEVEPTIFR_HBISOINERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	400;"	d
USBHS_DEVEPTIFR_NAKINIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	394;"	d
USBHS_DEVEPTIFR_NAKOUTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	393;"	d
USBHS_DEVEPTIFR_NBUSYBKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	398;"	d
USBHS_DEVEPTIFR_OVERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	395;"	d
USBHS_DEVEPTIFR_RXOUTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	391;"	d
USBHS_DEVEPTIFR_RXSTPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	392;"	d
USBHS_DEVEPTIFR_SHORTPACKETS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	397;"	d
USBHS_DEVEPTIFR_STALLEDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	396;"	d
USBHS_DEVEPTIFR_TXINIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	390;"	d
USBHS_DEVEPTIFR_UNDERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	399;"	d
USBHS_DEVEPTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_DEVEPTIMR[10];              \/**< \\brief (Usbhs Offset: 0x1C0) Device Endpoint Mask Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTIMR_CRCERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	422;"	d
USBHS_DEVEPTIMR_DATAXE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	424;"	d
USBHS_DEVEPTIMR_EPDISHDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	415;"	d
USBHS_DEVEPTIMR_ERRORTRANSE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	425;"	d
USBHS_DEVEPTIMR_FIFOCON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	414;"	d
USBHS_DEVEPTIMR_HBISOFLUSHE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	421;"	d
USBHS_DEVEPTIMR_HBISOINERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	420;"	d
USBHS_DEVEPTIMR_KILLBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	413;"	d
USBHS_DEVEPTIMR_MDATAE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	423;"	d
USBHS_DEVEPTIMR_NAKINE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	408;"	d
USBHS_DEVEPTIMR_NAKOUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	407;"	d
USBHS_DEVEPTIMR_NBUSYBKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	412;"	d
USBHS_DEVEPTIMR_NYETDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	416;"	d
USBHS_DEVEPTIMR_OVERFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	409;"	d
USBHS_DEVEPTIMR_RSTDT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	417;"	d
USBHS_DEVEPTIMR_RXOUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	405;"	d
USBHS_DEVEPTIMR_RXSTPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	406;"	d
USBHS_DEVEPTIMR_SHORTPACKETE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	411;"	d
USBHS_DEVEPTIMR_STALLEDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	410;"	d
USBHS_DEVEPTIMR_STALLRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	418;"	d
USBHS_DEVEPTIMR_TXINE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	404;"	d
USBHS_DEVEPTIMR_UNDERFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	419;"	d
USBHS_DEVEPTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_DEVEPTISR[10];              \/**< \\brief (Usbhs Offset: 0x130) Device Endpoint Status Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_DEVEPTISR_BYCT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	370;"	d
USBHS_DEVEPTISR_BYCT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	369;"	d
USBHS_DEVEPTISR_CFGOK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	368;"	d
USBHS_DEVEPTISR_CRCERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	374;"	d
USBHS_DEVEPTISR_CTRLDIR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	367;"	d
USBHS_DEVEPTISR_CURRBK_BANK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	363;"	d
USBHS_DEVEPTISR_CURRBK_BANK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	364;"	d
USBHS_DEVEPTISR_CURRBK_BANK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	365;"	d
USBHS_DEVEPTISR_CURRBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	362;"	d
USBHS_DEVEPTISR_CURRBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	361;"	d
USBHS_DEVEPTISR_DTSEQ_DATA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	351;"	d
USBHS_DEVEPTISR_DTSEQ_DATA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	352;"	d
USBHS_DEVEPTISR_DTSEQ_DATA2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	353;"	d
USBHS_DEVEPTISR_DTSEQ_MDATA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	354;"	d
USBHS_DEVEPTISR_DTSEQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	350;"	d
USBHS_DEVEPTISR_DTSEQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	349;"	d
USBHS_DEVEPTISR_ERRORTRANS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	375;"	d
USBHS_DEVEPTISR_HBISOFLUSHI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	373;"	d
USBHS_DEVEPTISR_HBISOINERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	372;"	d
USBHS_DEVEPTISR_NAKINI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	345;"	d
USBHS_DEVEPTISR_NAKOUTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	344;"	d
USBHS_DEVEPTISR_NBUSYBK_0_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	357;"	d
USBHS_DEVEPTISR_NBUSYBK_1_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	358;"	d
USBHS_DEVEPTISR_NBUSYBK_2_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	359;"	d
USBHS_DEVEPTISR_NBUSYBK_3_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	360;"	d
USBHS_DEVEPTISR_NBUSYBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	356;"	d
USBHS_DEVEPTISR_NBUSYBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	355;"	d
USBHS_DEVEPTISR_OVERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	346;"	d
USBHS_DEVEPTISR_RWALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	366;"	d
USBHS_DEVEPTISR_RXOUTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	342;"	d
USBHS_DEVEPTISR_RXSTPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	343;"	d
USBHS_DEVEPTISR_SHORTPACKET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	348;"	d
USBHS_DEVEPTISR_STALLEDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	347;"	d
USBHS_DEVEPTISR_TXINI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	341;"	d
USBHS_DEVEPTISR_UNDERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	371;"	d
USBHS_DEVEPT_EPEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	279;"	d
USBHS_DEVEPT_EPEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	280;"	d
USBHS_DEVEPT_EPEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	281;"	d
USBHS_DEVEPT_EPEN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	282;"	d
USBHS_DEVEPT_EPEN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	283;"	d
USBHS_DEVEPT_EPEN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	284;"	d
USBHS_DEVEPT_EPEN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	285;"	d
USBHS_DEVEPT_EPEN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	286;"	d
USBHS_DEVEPT_EPEN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	287;"	d
USBHS_DEVEPT_EPRST0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	288;"	d
USBHS_DEVEPT_EPRST1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	289;"	d
USBHS_DEVEPT_EPRST2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	290;"	d
USBHS_DEVEPT_EPRST3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	291;"	d
USBHS_DEVEPT_EPRST4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	292;"	d
USBHS_DEVEPT_EPRST5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	293;"	d
USBHS_DEVEPT_EPRST6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	294;"	d
USBHS_DEVEPT_EPRST7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	295;"	d
USBHS_DEVEPT_EPRST8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	296;"	d
USBHS_DEVFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_DEVFNUM;                    \/**< \\brief (Usbhs Offset: 0x0020) Device Frame Number Register *\/$/;"	m	struct:__anon228
USBHS_DEVFNUM_FNCERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	302;"	d
USBHS_DEVFNUM_FNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	301;"	d
USBHS_DEVFNUM_FNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	300;"	d
USBHS_DEVFNUM_MFNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	299;"	d
USBHS_DEVFNUM_MFNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	298;"	d
USBHS_DEVICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVICR;                     \/**< \\brief (Usbhs Offset: 0x0008) Device Global Interrupt Clear Register *\/$/;"	m	struct:__anon228
USBHS_DEVICR_EORSMC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	180;"	d
USBHS_DEVICR_EORSTC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	178;"	d
USBHS_DEVICR_MSOFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	176;"	d
USBHS_DEVICR_SOFC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	177;"	d
USBHS_DEVICR_SUSPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	175;"	d
USBHS_DEVICR_UPRSMC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	181;"	d
USBHS_DEVICR_WAKEUPC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	179;"	d
USBHS_DEVIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVIDR;                     \/**< \\brief (Usbhs Offset: 0x0014) Device Global Interrupt Disable Register *\/$/;"	m	struct:__anon228
USBHS_DEVIDR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	244;"	d
USBHS_DEVIDR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	245;"	d
USBHS_DEVIDR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	246;"	d
USBHS_DEVIDR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	247;"	d
USBHS_DEVIDR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	248;"	d
USBHS_DEVIDR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	249;"	d
USBHS_DEVIDR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	250;"	d
USBHS_DEVIDR_EORSMEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	230;"	d
USBHS_DEVIDR_EORSTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	228;"	d
USBHS_DEVIDR_MSOFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	226;"	d
USBHS_DEVIDR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	232;"	d
USBHS_DEVIDR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	233;"	d
USBHS_DEVIDR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	242;"	d
USBHS_DEVIDR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	243;"	d
USBHS_DEVIDR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	234;"	d
USBHS_DEVIDR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	235;"	d
USBHS_DEVIDR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	236;"	d
USBHS_DEVIDR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	237;"	d
USBHS_DEVIDR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	238;"	d
USBHS_DEVIDR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	239;"	d
USBHS_DEVIDR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	240;"	d
USBHS_DEVIDR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	241;"	d
USBHS_DEVIDR_SOFEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	227;"	d
USBHS_DEVIDR_SUSPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	225;"	d
USBHS_DEVIDR_UPRSMEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	231;"	d
USBHS_DEVIDR_WAKEUPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	229;"	d
USBHS_DEVIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVIER;                     \/**< \\brief (Usbhs Offset: 0x0018) Device Global Interrupt Enable Register *\/$/;"	m	struct:__anon228
USBHS_DEVIER_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	271;"	d
USBHS_DEVIER_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	272;"	d
USBHS_DEVIER_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	273;"	d
USBHS_DEVIER_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	274;"	d
USBHS_DEVIER_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	275;"	d
USBHS_DEVIER_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	276;"	d
USBHS_DEVIER_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	277;"	d
USBHS_DEVIER_EORSMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	257;"	d
USBHS_DEVIER_EORSTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	255;"	d
USBHS_DEVIER_MSOFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	253;"	d
USBHS_DEVIER_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	259;"	d
USBHS_DEVIER_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	260;"	d
USBHS_DEVIER_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	269;"	d
USBHS_DEVIER_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	270;"	d
USBHS_DEVIER_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	261;"	d
USBHS_DEVIER_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	262;"	d
USBHS_DEVIER_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	263;"	d
USBHS_DEVIER_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	264;"	d
USBHS_DEVIER_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	265;"	d
USBHS_DEVIER_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	266;"	d
USBHS_DEVIER_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	267;"	d
USBHS_DEVIER_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	268;"	d
USBHS_DEVIER_SOFES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	254;"	d
USBHS_DEVIER_SUSPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	252;"	d
USBHS_DEVIER_UPRSMES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	258;"	d
USBHS_DEVIER_WAKEUPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	256;"	d
USBHS_DEVIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_DEVIFR;                     \/**< \\brief (Usbhs Offset: 0x000C) Device Global Interrupt Set Register *\/$/;"	m	struct:__anon228
USBHS_DEVIFR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	190;"	d
USBHS_DEVIFR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	191;"	d
USBHS_DEVIFR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	192;"	d
USBHS_DEVIFR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	193;"	d
USBHS_DEVIFR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	194;"	d
USBHS_DEVIFR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	195;"	d
USBHS_DEVIFR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	196;"	d
USBHS_DEVIFR_EORSMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	188;"	d
USBHS_DEVIFR_EORSTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	186;"	d
USBHS_DEVIFR_MSOFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	184;"	d
USBHS_DEVIFR_SOFS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	185;"	d
USBHS_DEVIFR_SUSPS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	183;"	d
USBHS_DEVIFR_UPRSMS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	189;"	d
USBHS_DEVIFR_WAKEUPS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	187;"	d
USBHS_DEVIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_DEVIMR;                     \/**< \\brief (Usbhs Offset: 0x0010) Device Global Interrupt Mask Register *\/$/;"	m	struct:__anon228
USBHS_DEVIMR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	217;"	d
USBHS_DEVIMR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	218;"	d
USBHS_DEVIMR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	219;"	d
USBHS_DEVIMR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	220;"	d
USBHS_DEVIMR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	221;"	d
USBHS_DEVIMR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	222;"	d
USBHS_DEVIMR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	223;"	d
USBHS_DEVIMR_EORSME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	203;"	d
USBHS_DEVIMR_EORSTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	201;"	d
USBHS_DEVIMR_MSOFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	199;"	d
USBHS_DEVIMR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	205;"	d
USBHS_DEVIMR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	206;"	d
USBHS_DEVIMR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	215;"	d
USBHS_DEVIMR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	216;"	d
USBHS_DEVIMR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	207;"	d
USBHS_DEVIMR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	208;"	d
USBHS_DEVIMR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	209;"	d
USBHS_DEVIMR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	210;"	d
USBHS_DEVIMR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	211;"	d
USBHS_DEVIMR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	212;"	d
USBHS_DEVIMR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	213;"	d
USBHS_DEVIMR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	214;"	d
USBHS_DEVIMR_SOFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	200;"	d
USBHS_DEVIMR_SUSPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	198;"	d
USBHS_DEVIMR_UPRSME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	204;"	d
USBHS_DEVIMR_WAKEUPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	202;"	d
USBHS_DEVISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_DEVISR;                     \/**< \\brief (Usbhs Offset: 0x0004) Device Global Interrupt Status Register *\/$/;"	m	struct:__anon228
USBHS_DEVISR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	167;"	d
USBHS_DEVISR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	168;"	d
USBHS_DEVISR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	169;"	d
USBHS_DEVISR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	170;"	d
USBHS_DEVISR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	171;"	d
USBHS_DEVISR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	172;"	d
USBHS_DEVISR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	173;"	d
USBHS_DEVISR_EORSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	153;"	d
USBHS_DEVISR_EORST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	151;"	d
USBHS_DEVISR_MSOF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	149;"	d
USBHS_DEVISR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	155;"	d
USBHS_DEVISR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	156;"	d
USBHS_DEVISR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	165;"	d
USBHS_DEVISR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	166;"	d
USBHS_DEVISR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	157;"	d
USBHS_DEVISR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	158;"	d
USBHS_DEVISR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	159;"	d
USBHS_DEVISR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	160;"	d
USBHS_DEVISR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	161;"	d
USBHS_DEVISR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	162;"	d
USBHS_DEVISR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	163;"	d
USBHS_DEVISR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	164;"	d
USBHS_DEVISR_SOF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	150;"	d
USBHS_DEVISR_SUSP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	148;"	d
USBHS_DEVISR_UPRSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	154;"	d
USBHS_DEVISR_WAKEUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	152;"	d
USBHS_FSM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_FSM;                        \/**< \\brief (Usbhs Offset: 0x082C) General Finite State Machine Register *\/$/;"	m	struct:__anon228
USBHS_FSM_DRDSTATE_A_HOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	943;"	d
USBHS_FSM_DRDSTATE_A_IDLESTATE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	940;"	d
USBHS_FSM_DRDSTATE_A_PERIPHERAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	945;"	d
USBHS_FSM_DRDSTATE_A_SUSPEND	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	944;"	d
USBHS_FSM_DRDSTATE_A_VBUS_ERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	947;"	d
USBHS_FSM_DRDSTATE_A_WAIT_BCON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	942;"	d
USBHS_FSM_DRDSTATE_A_WAIT_DISCHARGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	948;"	d
USBHS_FSM_DRDSTATE_A_WAIT_VFALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	946;"	d
USBHS_FSM_DRDSTATE_A_WAIT_VRISE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	941;"	d
USBHS_FSM_DRDSTATE_B_HOST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	954;"	d
USBHS_FSM_DRDSTATE_B_IDLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	949;"	d
USBHS_FSM_DRDSTATE_B_PERIPHERAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	950;"	d
USBHS_FSM_DRDSTATE_B_SRP_INIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	955;"	d
USBHS_FSM_DRDSTATE_B_WAIT_ACON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	953;"	d
USBHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	951;"	d
USBHS_FSM_DRDSTATE_B_WAIT_DISCHARGE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	952;"	d
USBHS_FSM_DRDSTATE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	939;"	d
USBHS_FSM_DRDSTATE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	938;"	d
USBHS_HSTADDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTADDR1;                   \/**< \\brief (Usbhs Offset: 0x0424) Host Address 1 Register *\/$/;"	m	struct:__anon228
USBHS_HSTADDR1_HSTADDRP0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	673;"	d
USBHS_HSTADDR1_HSTADDRP0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	672;"	d
USBHS_HSTADDR1_HSTADDRP0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	671;"	d
USBHS_HSTADDR1_HSTADDRP1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	676;"	d
USBHS_HSTADDR1_HSTADDRP1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	675;"	d
USBHS_HSTADDR1_HSTADDRP1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	674;"	d
USBHS_HSTADDR1_HSTADDRP2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	679;"	d
USBHS_HSTADDR1_HSTADDRP2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	678;"	d
USBHS_HSTADDR1_HSTADDRP2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	677;"	d
USBHS_HSTADDR1_HSTADDRP3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	682;"	d
USBHS_HSTADDR1_HSTADDRP3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	681;"	d
USBHS_HSTADDR1_HSTADDRP3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	680;"	d
USBHS_HSTADDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTADDR2;                   \/**< \\brief (Usbhs Offset: 0x0428) Host Address 2 Register *\/$/;"	m	struct:__anon228
USBHS_HSTADDR2_HSTADDRP4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	686;"	d
USBHS_HSTADDR2_HSTADDRP4_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	685;"	d
USBHS_HSTADDR2_HSTADDRP4_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	684;"	d
USBHS_HSTADDR2_HSTADDRP5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	689;"	d
USBHS_HSTADDR2_HSTADDRP5_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	688;"	d
USBHS_HSTADDR2_HSTADDRP5_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	687;"	d
USBHS_HSTADDR2_HSTADDRP6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	692;"	d
USBHS_HSTADDR2_HSTADDRP6_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	691;"	d
USBHS_HSTADDR2_HSTADDRP6_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	690;"	d
USBHS_HSTADDR2_HSTADDRP7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	695;"	d
USBHS_HSTADDR2_HSTADDRP7_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	694;"	d
USBHS_HSTADDR2_HSTADDRP7_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	693;"	d
USBHS_HSTADDR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTADDR3;                   \/**< \\brief (Usbhs Offset: 0x042C) Host Address 3 Register *\/$/;"	m	struct:__anon228
USBHS_HSTADDR3_HSTADDRP8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	699;"	d
USBHS_HSTADDR3_HSTADDRP8_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	698;"	d
USBHS_HSTADDR3_HSTADDRP8_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	697;"	d
USBHS_HSTADDR3_HSTADDRP9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	702;"	d
USBHS_HSTADDR3_HSTADDRP9_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	701;"	d
USBHS_HSTADDR3_HSTADDRP9_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	700;"	d
USBHS_HSTCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTCTRL;                    \/**< \\brief (Usbhs Offset: 0x0400) Host General Control Register *\/$/;"	m	struct:__anon228
USBHS_HSTCTRL_RESET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	501;"	d
USBHS_HSTCTRL_RESUME	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	502;"	d
USBHS_HSTCTRL_SOFE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	500;"	d
USBHS_HSTCTRL_SPDCONF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	505;"	d
USBHS_HSTCTRL_SPDCONF_FORCED_FS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	509;"	d
USBHS_HSTCTRL_SPDCONF_HIGH_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	508;"	d
USBHS_HSTCTRL_SPDCONF_LOW_POWER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	507;"	d
USBHS_HSTCTRL_SPDCONF_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	504;"	d
USBHS_HSTCTRL_SPDCONF_NORMAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	506;"	d
USBHS_HSTCTRL_SPDCONF_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	503;"	d
USBHS_HSTDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^       UsbhsHstdma USBHS_HSTDMA[USBHSHSTDMA_NUMBER]; \/**< \\brief (Usbhs Offset: 0x710) n = 1 .. 7 *\/$/;"	m	struct:__anon228
USBHS_HSTDMAADDRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_HSTDMAADDRESS; \/**< \\brief (UsbhsHstdma Offset: 0x4) Host DMA Channel Address Register *\/$/;"	m	struct:__anon227
USBHS_HSTDMAADDRESS_BUFF_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	865;"	d
USBHS_HSTDMAADDRESS_BUFF_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	864;"	d
USBHS_HSTDMAADDRESS_BUFF_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	863;"	d
USBHS_HSTDMACONTROL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_HSTDMACONTROL; \/**< \\brief (UsbhsHstdma Offset: 0x8) Host DMA Channel Control Register *\/$/;"	m	struct:__anon227
USBHS_HSTDMACONTROL_BUFF_LENGTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	877;"	d
USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	876;"	d
USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	875;"	d
USBHS_HSTDMACONTROL_BURST_LCK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	874;"	d
USBHS_HSTDMACONTROL_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	867;"	d
USBHS_HSTDMACONTROL_DESC_LD_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	873;"	d
USBHS_HSTDMACONTROL_END_BUFFIT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	872;"	d
USBHS_HSTDMACONTROL_END_B_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	870;"	d
USBHS_HSTDMACONTROL_END_TR_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	869;"	d
USBHS_HSTDMACONTROL_END_TR_IT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	871;"	d
USBHS_HSTDMACONTROL_LDNXT_DSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	868;"	d
USBHS_HSTDMANXTDSC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_HSTDMANXTDSC;  \/**< \\brief (UsbhsHstdma Offset: 0x0) Host DMA Channel Next Descriptor Address Register *\/$/;"	m	struct:__anon227
USBHS_HSTDMANXTDSC_NXT_DSC_ADD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	861;"	d
USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	860;"	d
USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	859;"	d
USBHS_HSTDMASTATUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t USBHS_HSTDMASTATUS;  \/**< \\brief (UsbhsHstdma Offset: 0xC) Host DMA Channel Status Register *\/$/;"	m	struct:__anon227
USBHS_HSTDMASTATUS_BUFF_COUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	886;"	d
USBHS_HSTDMASTATUS_BUFF_COUNT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	885;"	d
USBHS_HSTDMASTATUS_BUFF_COUNT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	884;"	d
USBHS_HSTDMASTATUS_CHANN_ACT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	880;"	d
USBHS_HSTDMASTATUS_CHANN_ENB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	879;"	d
USBHS_HSTDMASTATUS_DESC_LDST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	883;"	d
USBHS_HSTDMASTATUS_END_BF_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	882;"	d
USBHS_HSTDMASTATUS_END_TR_ST	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	881;"	d
USBHS_HSTFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTFNUM;                    \/**< \\brief (Usbhs Offset: 0x0420) Host Frame Number Register *\/$/;"	m	struct:__anon228
USBHS_HSTFNUM_FLENHIGH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	669;"	d
USBHS_HSTFNUM_FLENHIGH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	668;"	d
USBHS_HSTFNUM_FLENHIGH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	667;"	d
USBHS_HSTFNUM_FNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	666;"	d
USBHS_HSTFNUM_FNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	665;"	d
USBHS_HSTFNUM_FNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	664;"	d
USBHS_HSTFNUM_MFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	663;"	d
USBHS_HSTFNUM_MFNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	662;"	d
USBHS_HSTFNUM_MFNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	661;"	d
USBHS_HSTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTICR;                     \/**< \\brief (Usbhs Offset: 0x0408) Host Global Interrupt Clear Register *\/$/;"	m	struct:__anon228
USBHS_HSTICR_DCONNIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	538;"	d
USBHS_HSTICR_DDISCIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	539;"	d
USBHS_HSTICR_HSOFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	543;"	d
USBHS_HSTICR_HWUPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	544;"	d
USBHS_HSTICR_RSMEDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	541;"	d
USBHS_HSTICR_RSTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	540;"	d
USBHS_HSTICR_RXRSMIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	542;"	d
USBHS_HSTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTIDR;                     \/**< \\brief (Usbhs Offset: 0x0414) Host Global Interrupt Disable Register *\/$/;"	m	struct:__anon228
USBHS_HSTIDR_DCONNIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	588;"	d
USBHS_HSTIDR_DDISCIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	589;"	d
USBHS_HSTIDR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	607;"	d
USBHS_HSTIDR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	608;"	d
USBHS_HSTIDR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	609;"	d
USBHS_HSTIDR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	610;"	d
USBHS_HSTIDR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	611;"	d
USBHS_HSTIDR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	612;"	d
USBHS_HSTIDR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	613;"	d
USBHS_HSTIDR_HSOFIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	593;"	d
USBHS_HSTIDR_HWUPIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	594;"	d
USBHS_HSTIDR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	595;"	d
USBHS_HSTIDR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	596;"	d
USBHS_HSTIDR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	605;"	d
USBHS_HSTIDR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	606;"	d
USBHS_HSTIDR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	597;"	d
USBHS_HSTIDR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	598;"	d
USBHS_HSTIDR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	599;"	d
USBHS_HSTIDR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	600;"	d
USBHS_HSTIDR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	601;"	d
USBHS_HSTIDR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	602;"	d
USBHS_HSTIDR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	603;"	d
USBHS_HSTIDR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	604;"	d
USBHS_HSTIDR_RSMEDIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	591;"	d
USBHS_HSTIDR_RSTIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	590;"	d
USBHS_HSTIDR_RXRSMIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	592;"	d
USBHS_HSTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTIER;                     \/**< \\brief (Usbhs Offset: 0x0418) Host Global Interrupt Enable Register *\/$/;"	m	struct:__anon228
USBHS_HSTIER_DCONNIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	615;"	d
USBHS_HSTIER_DDISCIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	616;"	d
USBHS_HSTIER_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	634;"	d
USBHS_HSTIER_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	635;"	d
USBHS_HSTIER_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	636;"	d
USBHS_HSTIER_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	637;"	d
USBHS_HSTIER_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	638;"	d
USBHS_HSTIER_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	639;"	d
USBHS_HSTIER_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	640;"	d
USBHS_HSTIER_HSOFIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	620;"	d
USBHS_HSTIER_HWUPIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	621;"	d
USBHS_HSTIER_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	622;"	d
USBHS_HSTIER_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	623;"	d
USBHS_HSTIER_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	632;"	d
USBHS_HSTIER_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	633;"	d
USBHS_HSTIER_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	624;"	d
USBHS_HSTIER_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	625;"	d
USBHS_HSTIER_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	626;"	d
USBHS_HSTIER_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	627;"	d
USBHS_HSTIER_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	628;"	d
USBHS_HSTIER_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	629;"	d
USBHS_HSTIER_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	630;"	d
USBHS_HSTIER_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	631;"	d
USBHS_HSTIER_RSMEDIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	618;"	d
USBHS_HSTIER_RSTIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	617;"	d
USBHS_HSTIER_RXRSMIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	619;"	d
USBHS_HSTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTIFR;                     \/**< \\brief (Usbhs Offset: 0x040C) Host Global Interrupt Set Register *\/$/;"	m	struct:__anon228
USBHS_HSTIFR_DCONNIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	546;"	d
USBHS_HSTIFR_DDISCIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	547;"	d
USBHS_HSTIFR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	553;"	d
USBHS_HSTIFR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	554;"	d
USBHS_HSTIFR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	555;"	d
USBHS_HSTIFR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	556;"	d
USBHS_HSTIFR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	557;"	d
USBHS_HSTIFR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	558;"	d
USBHS_HSTIFR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	559;"	d
USBHS_HSTIFR_HSOFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	551;"	d
USBHS_HSTIFR_HWUPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	552;"	d
USBHS_HSTIFR_RSMEDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	549;"	d
USBHS_HSTIFR_RSTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	548;"	d
USBHS_HSTIFR_RXRSMIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	550;"	d
USBHS_HSTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_HSTIMR;                     \/**< \\brief (Usbhs Offset: 0x0410) Host Global Interrupt Mask Register *\/$/;"	m	struct:__anon228
USBHS_HSTIMR_DCONNIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	561;"	d
USBHS_HSTIMR_DDISCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	562;"	d
USBHS_HSTIMR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	580;"	d
USBHS_HSTIMR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	581;"	d
USBHS_HSTIMR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	582;"	d
USBHS_HSTIMR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	583;"	d
USBHS_HSTIMR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	584;"	d
USBHS_HSTIMR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	585;"	d
USBHS_HSTIMR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	586;"	d
USBHS_HSTIMR_HSOFIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	566;"	d
USBHS_HSTIMR_HWUPIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	567;"	d
USBHS_HSTIMR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	568;"	d
USBHS_HSTIMR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	569;"	d
USBHS_HSTIMR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	578;"	d
USBHS_HSTIMR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	579;"	d
USBHS_HSTIMR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	570;"	d
USBHS_HSTIMR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	571;"	d
USBHS_HSTIMR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	572;"	d
USBHS_HSTIMR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	573;"	d
USBHS_HSTIMR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	574;"	d
USBHS_HSTIMR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	575;"	d
USBHS_HSTIMR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	576;"	d
USBHS_HSTIMR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	577;"	d
USBHS_HSTIMR_RSMEDIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	564;"	d
USBHS_HSTIMR_RSTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	563;"	d
USBHS_HSTIMR_RXRSMIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	565;"	d
USBHS_HSTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_HSTISR;                     \/**< \\brief (Usbhs Offset: 0x0404) Host Global Interrupt Status Register *\/$/;"	m	struct:__anon228
USBHS_HSTISR_DCONNI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	511;"	d
USBHS_HSTISR_DDISCI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	512;"	d
USBHS_HSTISR_DMA_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	530;"	d
USBHS_HSTISR_DMA_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	531;"	d
USBHS_HSTISR_DMA_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	532;"	d
USBHS_HSTISR_DMA_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	533;"	d
USBHS_HSTISR_DMA_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	534;"	d
USBHS_HSTISR_DMA_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	535;"	d
USBHS_HSTISR_DMA_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	536;"	d
USBHS_HSTISR_HSOFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	516;"	d
USBHS_HSTISR_HWUPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	517;"	d
USBHS_HSTISR_PEP_0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	518;"	d
USBHS_HSTISR_PEP_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	519;"	d
USBHS_HSTISR_PEP_10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	528;"	d
USBHS_HSTISR_PEP_11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	529;"	d
USBHS_HSTISR_PEP_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	520;"	d
USBHS_HSTISR_PEP_3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	521;"	d
USBHS_HSTISR_PEP_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	522;"	d
USBHS_HSTISR_PEP_5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	523;"	d
USBHS_HSTISR_PEP_6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	524;"	d
USBHS_HSTISR_PEP_7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	525;"	d
USBHS_HSTISR_PEP_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	526;"	d
USBHS_HSTISR_PEP_9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	527;"	d
USBHS_HSTISR_RSMEDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	514;"	d
USBHS_HSTISR_RSTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	513;"	d
USBHS_HSTISR_RXRSMI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	515;"	d
USBHS_HSTPIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTPIP;                     \/**< \\brief (Usbhs Offset: 0x0041C) Host Pipe Register *\/$/;"	m	struct:__anon228
USBHS_HSTPIPCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTPIPCFG[10];              \/**< \\brief (Usbhs Offset: 0x500) Host Pipe Configuration Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPCFG_ALLOC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	704;"	d
USBHS_HSTPIPCFG_AUTOSW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	728;"	d
USBHS_HSTPIPCFG_BINTERVAL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	745;"	d
USBHS_HSTPIPCFG_BINTERVAL_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	744;"	d
USBHS_HSTPIPCFG_BINTERVAL_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	743;"	d
USBHS_HSTPIPCFG_INTFRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	741;"	d
USBHS_HSTPIPCFG_INTFRQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	740;"	d
USBHS_HSTPIPCFG_INTFRQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	739;"	d
USBHS_HSTPIPCFG_PBK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	707;"	d
USBHS_HSTPIPCFG_PBK_1_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	708;"	d
USBHS_HSTPIPCFG_PBK_2_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	709;"	d
USBHS_HSTPIPCFG_PBK_3_BANK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	710;"	d
USBHS_HSTPIPCFG_PBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	706;"	d
USBHS_HSTPIPCFG_PBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	705;"	d
USBHS_HSTPIPCFG_PEPNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	738;"	d
USBHS_HSTPIPCFG_PEPNUM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	737;"	d
USBHS_HSTPIPCFG_PEPNUM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	736;"	d
USBHS_HSTPIPCFG_PINGEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	742;"	d
USBHS_HSTPIPCFG_PSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	713;"	d
USBHS_HSTPIPCFG_PSIZE_1024_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	721;"	d
USBHS_HSTPIPCFG_PSIZE_128_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	718;"	d
USBHS_HSTPIPCFG_PSIZE_16_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	715;"	d
USBHS_HSTPIPCFG_PSIZE_256_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	719;"	d
USBHS_HSTPIPCFG_PSIZE_32_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	716;"	d
USBHS_HSTPIPCFG_PSIZE_512_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	720;"	d
USBHS_HSTPIPCFG_PSIZE_64_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	717;"	d
USBHS_HSTPIPCFG_PSIZE_8_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	714;"	d
USBHS_HSTPIPCFG_PSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	712;"	d
USBHS_HSTPIPCFG_PSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	711;"	d
USBHS_HSTPIPCFG_PTOKEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	724;"	d
USBHS_HSTPIPCFG_PTOKEN_IN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	726;"	d
USBHS_HSTPIPCFG_PTOKEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	723;"	d
USBHS_HSTPIPCFG_PTOKEN_OUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	727;"	d
USBHS_HSTPIPCFG_PTOKEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	722;"	d
USBHS_HSTPIPCFG_PTOKEN_SETUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	725;"	d
USBHS_HSTPIPCFG_PTYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	731;"	d
USBHS_HSTPIPCFG_PTYPE_BLK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	734;"	d
USBHS_HSTPIPCFG_PTYPE_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	732;"	d
USBHS_HSTPIPCFG_PTYPE_INTRPT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	735;"	d
USBHS_HSTPIPCFG_PTYPE_ISO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	733;"	d
USBHS_HSTPIPCFG_PTYPE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	730;"	d
USBHS_HSTPIPCFG_PTYPE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	729;"	d
USBHS_HSTPIPERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTPIPERR[10];              \/**< \\brief (Usbhs Offset: 0x680) Host Pipe Error Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPERR_COUNTER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	857;"	d
USBHS_HSTPIPERR_COUNTER_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	856;"	d
USBHS_HSTPIPERR_COUNTER_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	855;"	d
USBHS_HSTPIPERR_CRC16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	854;"	d
USBHS_HSTPIPERR_DATAPID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	851;"	d
USBHS_HSTPIPERR_DATATGL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	850;"	d
USBHS_HSTPIPERR_PID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	852;"	d
USBHS_HSTPIPERR_TIMEOUT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	853;"	d
USBHS_HSTPIPICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTPIPICR[10];              \/**< \\brief (Usbhs Offset: 0x560) Host Pipe Clear Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPICR_CRCERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	785;"	d
USBHS_HSTPIPICR_NAKEDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	780;"	d
USBHS_HSTPIPICR_OVERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	781;"	d
USBHS_HSTPIPICR_RXINIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	777;"	d
USBHS_HSTPIPICR_RXSTALLDIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	782;"	d
USBHS_HSTPIPICR_SHORTPACKETIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	783;"	d
USBHS_HSTPIPICR_TXOUTIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	778;"	d
USBHS_HSTPIPICR_TXSTPIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	779;"	d
USBHS_HSTPIPICR_UNDERFIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	784;"	d
USBHS_HSTPIPIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTPIPIDR[10];              \/**< \\brief (Usbhs Offset: 0x620) Host Pipe Disable Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPIDR_CRCERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	843;"	d
USBHS_HSTPIPIDR_FIFOCONC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	839;"	d
USBHS_HSTPIPIDR_NAKEDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	834;"	d
USBHS_HSTPIPIDR_NBUSYBKEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	838;"	d
USBHS_HSTPIPIDR_OVERFIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	835;"	d
USBHS_HSTPIPIDR_PDISHDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	840;"	d
USBHS_HSTPIPIDR_PERREC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	833;"	d
USBHS_HSTPIPIDR_PFREEZEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	841;"	d
USBHS_HSTPIPIDR_RXINEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	830;"	d
USBHS_HSTPIPIDR_RXSTALLDEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	836;"	d
USBHS_HSTPIPIDR_SHORTPACKETIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	837;"	d
USBHS_HSTPIPIDR_TXOUTEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	831;"	d
USBHS_HSTPIPIDR_TXSTPEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	832;"	d
USBHS_HSTPIPIDR_UNDERFIEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	842;"	d
USBHS_HSTPIPIER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTPIPIER[10];              \/**< \\brief (Usbhs Offset: 0x5F0) Host Pipe Enable Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPIER_CRCERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	828;"	d
USBHS_HSTPIPIER_NAKEDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	819;"	d
USBHS_HSTPIPIER_NBUSYBKES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	823;"	d
USBHS_HSTPIPIER_OVERFIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	820;"	d
USBHS_HSTPIPIER_PDISHDMAS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	824;"	d
USBHS_HSTPIPIER_PERRES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	818;"	d
USBHS_HSTPIPIER_PFREEZES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	825;"	d
USBHS_HSTPIPIER_RSTDTS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	826;"	d
USBHS_HSTPIPIER_RXINES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	815;"	d
USBHS_HSTPIPIER_RXSTALLDES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	821;"	d
USBHS_HSTPIPIER_SHORTPACKETIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	822;"	d
USBHS_HSTPIPIER_TXOUTES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	816;"	d
USBHS_HSTPIPIER_TXSTPES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	817;"	d
USBHS_HSTPIPIER_UNDERFIES	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	827;"	d
USBHS_HSTPIPIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_HSTPIPIFR[10];              \/**< \\brief (Usbhs Offset: 0x590) Host Pipe Set Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPIFR_CRCERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	797;"	d
USBHS_HSTPIPIFR_NAKEDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	791;"	d
USBHS_HSTPIPIFR_NBUSYBKS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	795;"	d
USBHS_HSTPIPIFR_OVERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	792;"	d
USBHS_HSTPIPIFR_PERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	790;"	d
USBHS_HSTPIPIFR_RXINIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	787;"	d
USBHS_HSTPIPIFR_RXSTALLDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	793;"	d
USBHS_HSTPIPIFR_SHORTPACKETIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	794;"	d
USBHS_HSTPIPIFR_TXOUTIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	788;"	d
USBHS_HSTPIPIFR_TXSTPIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	789;"	d
USBHS_HSTPIPIFR_UNDERFIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	796;"	d
USBHS_HSTPIPIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_HSTPIPIMR[10];              \/**< \\brief (Usbhs Offset: 0x5C0) Host Pipe Mask Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPIMR_CRCERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	813;"	d
USBHS_HSTPIPIMR_FIFOCON	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	808;"	d
USBHS_HSTPIPIMR_NAKEDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	803;"	d
USBHS_HSTPIPIMR_NBUSYBKE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	807;"	d
USBHS_HSTPIPIMR_OVERFIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	804;"	d
USBHS_HSTPIPIMR_PDISHDMA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	809;"	d
USBHS_HSTPIPIMR_PERRE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	802;"	d
USBHS_HSTPIPIMR_PFREEZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	810;"	d
USBHS_HSTPIPIMR_RSTDT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	811;"	d
USBHS_HSTPIPIMR_RXINE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	799;"	d
USBHS_HSTPIPIMR_RXSTALLDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	805;"	d
USBHS_HSTPIPIMR_SHORTPACKETIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	806;"	d
USBHS_HSTPIPIMR_TXOUTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	800;"	d
USBHS_HSTPIPIMR_TXSTPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	801;"	d
USBHS_HSTPIPIMR_UNDERFIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	812;"	d
USBHS_HSTPIPINRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_HSTPIPINRQ[10];             \/**< \\brief (Usbhs Offset: 0x650) Host Pipe IN Request Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPINRQ_INMODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	848;"	d
USBHS_HSTPIPINRQ_INRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	847;"	d
USBHS_HSTPIPINRQ_INRQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	846;"	d
USBHS_HSTPIPINRQ_INRQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	845;"	d
USBHS_HSTPIPISR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_HSTPIPISR[10];              \/**< \\brief (Usbhs Offset: 0x530) Host Pipe Status Register (n = 0) *\/$/;"	m	struct:__anon228
USBHS_HSTPIPISR_CFGOK	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	771;"	d
USBHS_HSTPIPISR_CRCERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	775;"	d
USBHS_HSTPIPISR_CURRBK_BANK0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	767;"	d
USBHS_HSTPIPISR_CURRBK_BANK1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	768;"	d
USBHS_HSTPIPISR_CURRBK_BANK2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	769;"	d
USBHS_HSTPIPISR_CURRBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	766;"	d
USBHS_HSTPIPISR_CURRBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	765;"	d
USBHS_HSTPIPISR_DTSEQ_DATA0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	757;"	d
USBHS_HSTPIPISR_DTSEQ_DATA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	758;"	d
USBHS_HSTPIPISR_DTSEQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	756;"	d
USBHS_HSTPIPISR_DTSEQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	755;"	d
USBHS_HSTPIPISR_NAKEDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	751;"	d
USBHS_HSTPIPISR_NBUSYBK_0_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	761;"	d
USBHS_HSTPIPISR_NBUSYBK_1_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	762;"	d
USBHS_HSTPIPISR_NBUSYBK_2_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	763;"	d
USBHS_HSTPIPISR_NBUSYBK_3_BUSY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	764;"	d
USBHS_HSTPIPISR_NBUSYBK_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	760;"	d
USBHS_HSTPIPISR_NBUSYBK_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	759;"	d
USBHS_HSTPIPISR_OVERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	752;"	d
USBHS_HSTPIPISR_PBYCT_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	773;"	d
USBHS_HSTPIPISR_PBYCT_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	772;"	d
USBHS_HSTPIPISR_PERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	750;"	d
USBHS_HSTPIPISR_RWALL	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	770;"	d
USBHS_HSTPIPISR_RXINI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	747;"	d
USBHS_HSTPIPISR_RXSTALLDI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	753;"	d
USBHS_HSTPIPISR_SHORTPACKETI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	754;"	d
USBHS_HSTPIPISR_TXOUTI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	748;"	d
USBHS_HSTPIPISR_TXSTPI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	749;"	d
USBHS_HSTPIPISR_UNDERFI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	774;"	d
USBHS_HSTPIP_PEN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	642;"	d
USBHS_HSTPIP_PEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	643;"	d
USBHS_HSTPIP_PEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	644;"	d
USBHS_HSTPIP_PEN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	645;"	d
USBHS_HSTPIP_PEN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	646;"	d
USBHS_HSTPIP_PEN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	647;"	d
USBHS_HSTPIP_PEN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	648;"	d
USBHS_HSTPIP_PEN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	649;"	d
USBHS_HSTPIP_PEN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	650;"	d
USBHS_HSTPIP_PRST0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	651;"	d
USBHS_HSTPIP_PRST1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	652;"	d
USBHS_HSTPIP_PRST2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	653;"	d
USBHS_HSTPIP_PRST3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	654;"	d
USBHS_HSTPIP_PRST4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	655;"	d
USBHS_HSTPIP_PRST5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	656;"	d
USBHS_HSTPIP_PRST6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	657;"	d
USBHS_HSTPIP_PRST7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	658;"	d
USBHS_HSTPIP_PRST8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	659;"	d
USBHS_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_SCR;                        \/**< \\brief (Usbhs Offset: 0x0808) General Status Clear Register *\/$/;"	m	struct:__anon228
USBHS_SCR_RDERRIC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	904;"	d
USBHS_SCR_VBUSRQC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	905;"	d
USBHS_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __O  uint32_t    USBHS_SFR;                        \/**< \\brief (Usbhs Offset: 0x080C) General Status Set Register *\/$/;"	m	struct:__anon228
USBHS_SFR_RDERRIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	907;"	d
USBHS_SFR_VBUSRQS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	908;"	d
USBHS_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_SR;                         \/**< \\brief (Usbhs Offset: 0x0804) General Status Register *\/$/;"	m	struct:__anon228
USBHS_SR_CLKUSABLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	902;"	d
USBHS_SR_RDERRI	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	895;"	d
USBHS_SR_SPEED_FULL_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	899;"	d
USBHS_SR_SPEED_HIGH_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	900;"	d
USBHS_SR_SPEED_LOW_SPEED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	901;"	d
USBHS_SR_SPEED_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	898;"	d
USBHS_SR_SPEED_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	897;"	d
USBHS_SR_VBUSRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	896;"	d
USBHS_TSTA1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_TSTA1;                      \/**< \\brief (Usbhs Offset: 0x0810) General Test A1 Register *\/$/;"	m	struct:__anon228
USBHS_TSTA1_CounterA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	912;"	d
USBHS_TSTA1_CounterA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	911;"	d
USBHS_TSTA1_CounterA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	910;"	d
USBHS_TSTA1_CounterB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	916;"	d
USBHS_TSTA1_CounterB_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	915;"	d
USBHS_TSTA1_CounterB_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	914;"	d
USBHS_TSTA1_LoadCntA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	913;"	d
USBHS_TSTA1_LoadCntB	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	917;"	d
USBHS_TSTA1_LoadSOFCnt	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	921;"	d
USBHS_TSTA1_SOFCntMa1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	920;"	d
USBHS_TSTA1_SOFCntMa1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	919;"	d
USBHS_TSTA1_SOFCntMa1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	918;"	d
USBHS_TSTA2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __IO uint32_t    USBHS_TSTA2;                      \/**< \\brief (Usbhs Offset: 0x0814) General Test A2 Register *\/$/;"	m	struct:__anon228
USBHS_TSTA2_ByPassDpll	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	928;"	d
USBHS_TSTA2_DisableGatedClock	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	926;"	d
USBHS_TSTA2_ForceHSRst_50ms	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	930;"	d
USBHS_TSTA2_ForceSuspendMTo1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	927;"	d
USBHS_TSTA2_FullDetachEn	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	923;"	d
USBHS_TSTA2_HSSerialMode	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	924;"	d
USBHS_TSTA2_HostHSDisconnectDisable	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	929;"	d
USBHS_TSTA2_LoopBackMode	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	925;"	d
USBHS_TSTA2_RemovePUWhenTX	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	931;"	d
USBHS_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^  __I  uint32_t    USBHS_VERSION;                    \/**< \\brief (Usbhs Offset: 0x0818) General Version Register *\/$/;"	m	struct:__anon228
USBHS_VERSION_MFN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	936;"	d
USBHS_VERSION_MFN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	935;"	d
USBHS_VERSION_VERSION_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	934;"	d
USBHS_VERSION_VERSION_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	933;"	d
Usbhs	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^} Usbhs;$/;"	t	typeref:struct:__anon228
UsbhsDevdma	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^} UsbhsDevdma;$/;"	t	typeref:struct:__anon226
UsbhsHstdma	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	/^} UsbhsHstdma;$/;"	t	typeref:struct:__anon227
_SAMV71_USBHS_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_usbhs.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	/^  __I  uint32_t Reserved1[4];$/;"	m	struct:__anon229
Reserved2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	/^  __I  uint32_t Reserved2[7];$/;"	m	struct:__anon229
UTMI_CKTRIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	/^  __IO uint32_t UTMI_CKTRIM;  \/**< \\brief (Utmi Offset: 0x30) UTMI Clock Trimming Register *\/$/;"	m	struct:__anon229
UTMI_CKTRIM_FREQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	56;"	d
UTMI_CKTRIM_FREQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	55;"	d
UTMI_CKTRIM_FREQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	54;"	d
UTMI_CKTRIM_FREQ_XTAL12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	57;"	d
UTMI_CKTRIM_FREQ_XTAL16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	58;"	d
UTMI_OHCIICR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	/^  __IO uint32_t UTMI_OHCIICR; \/**< \\brief (Utmi Offset: 0x10) OHCI Interrupt Configuration Register *\/$/;"	m	struct:__anon229
UTMI_OHCIICR_APPSTART	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	51;"	d
UTMI_OHCIICR_ARIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	50;"	d
UTMI_OHCIICR_RES0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	49;"	d
UTMI_OHCIICR_UDPPUDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	52;"	d
Utmi	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	/^} Utmi;$/;"	t	typeref:struct:__anon229
_SAMV71_UTMI_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_utmi.h	31;"	d
WDT_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	/^  __O  uint32_t WDT_CR; \/**< \\brief (Wdt Offset: 0x00) Control Register *\/$/;"	m	struct:__anon230
WDT_CR_KEY	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	51;"	d
WDT_CR_KEY_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	50;"	d
WDT_CR_KEY_PASSWD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	52;"	d
WDT_CR_KEY_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	49;"	d
WDT_CR_WDRSTT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	48;"	d
WDT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	/^  __IO uint32_t WDT_MR; \/**< \\brief (Wdt Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon230
WDT_MR_WDD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	62;"	d
WDT_MR_WDDBGHLT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	63;"	d
WDT_MR_WDDIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	59;"	d
WDT_MR_WDD_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	61;"	d
WDT_MR_WDD_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	60;"	d
WDT_MR_WDFIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	57;"	d
WDT_MR_WDIDLEHLT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	64;"	d
WDT_MR_WDRSTEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	58;"	d
WDT_MR_WDV	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	56;"	d
WDT_MR_WDV_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	55;"	d
WDT_MR_WDV_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	54;"	d
WDT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	/^  __I  uint32_t WDT_SR; \/**< \\brief (Wdt Offset: 0x08) Status Register *\/$/;"	m	struct:__anon230
WDT_SR_WDERR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	67;"	d
WDT_SR_WDUNF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	66;"	d
Wdt	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	/^} Wdt;$/;"	t	typeref:struct:__anon230
_SAMV71_WDT_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_wdt.h	31;"	d
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t  Reserved1[3];$/;"	m	struct:__anon232
Reserved1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t Reserved1[2];$/;"	m	struct:__anon231
XDMACCHID_NUMBER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	59;"	d
XDMAC_CBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CBC;     \/**< \\brief (XdmacChid Offset: 0x24) Channel Block Control Register *\/$/;"	m	struct:__anon231
XDMAC_CBC_BLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	530;"	d
XDMAC_CBC_BLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	529;"	d
XDMAC_CBC_BLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	528;"	d
XDMAC_CC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CC;      \/**< \\brief (XdmacChid Offset: 0x28) Channel Configuration Register *\/$/;"	m	struct:__anon231
XDMAC_CC_CSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	556;"	d
XDMAC_CC_CSIZE_CHK_1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	557;"	d
XDMAC_CC_CSIZE_CHK_16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	561;"	d
XDMAC_CC_CSIZE_CHK_2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	558;"	d
XDMAC_CC_CSIZE_CHK_4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	559;"	d
XDMAC_CC_CSIZE_CHK_8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	560;"	d
XDMAC_CC_CSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	555;"	d
XDMAC_CC_CSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	554;"	d
XDMAC_CC_DAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	583;"	d
XDMAC_CC_DAM_FIXED_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	584;"	d
XDMAC_CC_DAM_INCREMENTED_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	585;"	d
XDMAC_CC_DAM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	582;"	d
XDMAC_CC_DAM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	581;"	d
XDMAC_CC_DAM_UBS_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	586;"	d
XDMAC_CC_DAM_UBS_DS_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	587;"	d
XDMAC_CC_DIF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	571;"	d
XDMAC_CC_DIF_AHB_IF0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	572;"	d
XDMAC_CC_DIF_AHB_IF1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	573;"	d
XDMAC_CC_DSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	542;"	d
XDMAC_CC_DSYNC_MEM2PER	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	544;"	d
XDMAC_CC_DSYNC_PER2MEM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	543;"	d
XDMAC_CC_DWIDTH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	564;"	d
XDMAC_CC_DWIDTH_BYTE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	565;"	d
XDMAC_CC_DWIDTH_HALFWORD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	566;"	d
XDMAC_CC_DWIDTH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	563;"	d
XDMAC_CC_DWIDTH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	562;"	d
XDMAC_CC_DWIDTH_WORD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	567;"	d
XDMAC_CC_INITD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	588;"	d
XDMAC_CC_INITD_IN_PROGRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	590;"	d
XDMAC_CC_INITD_TERMINATED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	589;"	d
XDMAC_CC_MBSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	537;"	d
XDMAC_CC_MBSIZE_EIGHT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	540;"	d
XDMAC_CC_MBSIZE_FOUR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	539;"	d
XDMAC_CC_MBSIZE_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	536;"	d
XDMAC_CC_MBSIZE_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	535;"	d
XDMAC_CC_MBSIZE_SINGLE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	538;"	d
XDMAC_CC_MBSIZE_SIXTEEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	541;"	d
XDMAC_CC_MEMSET	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	551;"	d
XDMAC_CC_MEMSET_HW_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	553;"	d
XDMAC_CC_MEMSET_NORMAL_MODE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	552;"	d
XDMAC_CC_PERID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	599;"	d
XDMAC_CC_PERID_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	598;"	d
XDMAC_CC_PERID_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	597;"	d
XDMAC_CC_PROT	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	545;"	d
XDMAC_CC_PROT_SEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	546;"	d
XDMAC_CC_PROT_UNSEC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	547;"	d
XDMAC_CC_RDIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	591;"	d
XDMAC_CC_RDIP_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	592;"	d
XDMAC_CC_RDIP_IN_PROGRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	593;"	d
XDMAC_CC_SAM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	576;"	d
XDMAC_CC_SAM_FIXED_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	577;"	d
XDMAC_CC_SAM_INCREMENTED_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	578;"	d
XDMAC_CC_SAM_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	575;"	d
XDMAC_CC_SAM_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	574;"	d
XDMAC_CC_SAM_UBS_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	579;"	d
XDMAC_CC_SAM_UBS_DS_AM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	580;"	d
XDMAC_CC_SIF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	568;"	d
XDMAC_CC_SIF_AHB_IF0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	569;"	d
XDMAC_CC_SIF_AHB_IF1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	570;"	d
XDMAC_CC_SWREQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	548;"	d
XDMAC_CC_SWREQ_HWR_CONNECTED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	549;"	d
XDMAC_CC_SWREQ_SWR_CONNECTED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	550;"	d
XDMAC_CC_TYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	532;"	d
XDMAC_CC_TYPE_MEM_TRAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	533;"	d
XDMAC_CC_TYPE_PER_TRAN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	534;"	d
XDMAC_CC_WRIP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	594;"	d
XDMAC_CC_WRIP_DONE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	595;"	d
XDMAC_CC_WRIP_IN_PROGRESS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	596;"	d
XDMAC_CDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CDA;     \/**< \\brief (XdmacChid Offset: 0x14) Channel Destination Address Register *\/$/;"	m	struct:__anon231
XDMAC_CDA_DA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	500;"	d
XDMAC_CDA_DA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	499;"	d
XDMAC_CDA_DA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	498;"	d
XDMAC_CDS_MSP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CDS_MSP; \/**< \\brief (XdmacChid Offset: 0x2C) Channel Data Stride Memory Set Pattern *\/$/;"	m	struct:__anon231
XDMAC_CDS_MSP_DDS_MSP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	606;"	d
XDMAC_CDS_MSP_DDS_MSP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	605;"	d
XDMAC_CDS_MSP_DDS_MSP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	604;"	d
XDMAC_CDS_MSP_SDS_MSP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	603;"	d
XDMAC_CDS_MSP_SDS_MSP_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	602;"	d
XDMAC_CDS_MSP_SDS_MSP_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	601;"	d
XDMAC_CDUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CDUS;    \/**< \\brief (XdmacChid Offset: 0x34) Channel Destination Microblock Stride *\/$/;"	m	struct:__anon231
XDMAC_CDUS_DUBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	614;"	d
XDMAC_CDUS_DUBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	613;"	d
XDMAC_CDUS_DUBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	612;"	d
XDMAC_CHID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^       XdmacChid XDMAC_CHID[XDMACCHID_NUMBER]; \/**< \\brief (Xdmac Offset: 0x50) chid = 0 .. 23 *\/$/;"	m	struct:__anon232
XDMAC_CID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t XDMAC_CID;     \/**< \\brief (XdmacChid Offset: 0x4) Channel Interrupt Disable Register *\/$/;"	m	struct:__anon231
XDMAC_CID_BID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	470;"	d
XDMAC_CID_DID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	472;"	d
XDMAC_CID_FID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	473;"	d
XDMAC_CID_LID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	471;"	d
XDMAC_CID_RBEID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	474;"	d
XDMAC_CID_ROID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	476;"	d
XDMAC_CID_WBEID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	475;"	d
XDMAC_CIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t XDMAC_CIE;     \/**< \\brief (XdmacChid Offset: 0x0) Channel Interrupt Enable Register *\/$/;"	m	struct:__anon231
XDMAC_CIE_BIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	462;"	d
XDMAC_CIE_DIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	464;"	d
XDMAC_CIE_FIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	465;"	d
XDMAC_CIE_LIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	463;"	d
XDMAC_CIE_RBIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	466;"	d
XDMAC_CIE_ROIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	468;"	d
XDMAC_CIE_WBIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	467;"	d
XDMAC_CIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t XDMAC_CIM;     \/**< \\brief (XdmacChid Offset: 0x8) Channel Interrupt Mask Register *\/$/;"	m	struct:__anon231
XDMAC_CIM_BIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	478;"	d
XDMAC_CIM_DIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	480;"	d
XDMAC_CIM_FIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	481;"	d
XDMAC_CIM_LIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	479;"	d
XDMAC_CIM_RBEIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	482;"	d
XDMAC_CIM_ROIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	484;"	d
XDMAC_CIM_WBEIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	483;"	d
XDMAC_CIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t XDMAC_CIS;     \/**< \\brief (XdmacChid Offset: 0xC) Channel Interrupt Status Register *\/$/;"	m	struct:__anon231
XDMAC_CIS_BIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	486;"	d
XDMAC_CIS_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	488;"	d
XDMAC_CIS_FIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	489;"	d
XDMAC_CIS_LIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	487;"	d
XDMAC_CIS_RBEIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	490;"	d
XDMAC_CIS_ROIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	492;"	d
XDMAC_CIS_WBEIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	491;"	d
XDMAC_CNDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CNDA;    \/**< \\brief (XdmacChid Offset: 0x18) Channel Next Descriptor Address Register *\/$/;"	m	struct:__anon231
XDMAC_CNDA_NDA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	505;"	d
XDMAC_CNDA_NDAIF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	502;"	d
XDMAC_CNDA_NDA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	504;"	d
XDMAC_CNDA_NDA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	503;"	d
XDMAC_CNDC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CNDC;    \/**< \\brief (XdmacChid Offset: 0x1C) Channel Next Descriptor Control Register *\/$/;"	m	struct:__anon231
XDMAC_CNDC_NDDUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	513;"	d
XDMAC_CNDC_NDDUP_DST_PARAMS_UNCHANGED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	514;"	d
XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	515;"	d
XDMAC_CNDC_NDE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	507;"	d
XDMAC_CNDC_NDE_DSCR_FETCH_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	508;"	d
XDMAC_CNDC_NDE_DSCR_FETCH_EN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	509;"	d
XDMAC_CNDC_NDSUP	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	510;"	d
XDMAC_CNDC_NDSUP_SRC_PARAMS_UNCHANGED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	511;"	d
XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	512;"	d
XDMAC_CNDC_NDVIEW	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	518;"	d
XDMAC_CNDC_NDVIEW_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	517;"	d
XDMAC_CNDC_NDVIEW_NDV0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	519;"	d
XDMAC_CNDC_NDVIEW_NDV1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	520;"	d
XDMAC_CNDC_NDVIEW_NDV2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	521;"	d
XDMAC_CNDC_NDVIEW_NDV3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	522;"	d
XDMAC_CNDC_NDVIEW_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	516;"	d
XDMAC_CSA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CSA;     \/**< \\brief (XdmacChid Offset: 0x10) Channel Source Address Register *\/$/;"	m	struct:__anon231
XDMAC_CSA_SA	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	496;"	d
XDMAC_CSA_SA_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	495;"	d
XDMAC_CSA_SA_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	494;"	d
XDMAC_CSUS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CSUS;    \/**< \\brief (XdmacChid Offset: 0x30) Channel Source Microblock Stride *\/$/;"	m	struct:__anon231
XDMAC_CSUS_SUBS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	610;"	d
XDMAC_CSUS_SUBS_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	609;"	d
XDMAC_CSUS_SUBS_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	608;"	d
XDMAC_CUBC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t XDMAC_CUBC;    \/**< \\brief (XdmacChid Offset: 0x20) Channel Microblock Control Register *\/$/;"	m	struct:__anon231
XDMAC_CUBC_UBLEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	526;"	d
XDMAC_CUBC_UBLEN_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	525;"	d
XDMAC_CUBC_UBLEN_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	524;"	d
XDMAC_GCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t  XDMAC_GCFG;                   \/**< \\brief (Xdmac Offset: 0x04) Global Configuration Register *\/$/;"	m	struct:__anon232
XDMAC_GCFG_BXKBEN	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	97;"	d
XDMAC_GCFG_CGDISFIFO	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	95;"	d
XDMAC_GCFG_CGDISIF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	96;"	d
XDMAC_GCFG_CGDISPIPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	94;"	d
XDMAC_GCFG_CGDISREG	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	93;"	d
XDMAC_GD	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GD;                     \/**< \\brief (Xdmac Offset: 0x20) Global Channel Disable Register *\/$/;"	m	struct:__anon232
XDMAC_GD_DI0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	237;"	d
XDMAC_GD_DI1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	238;"	d
XDMAC_GD_DI10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	247;"	d
XDMAC_GD_DI11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	248;"	d
XDMAC_GD_DI12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	249;"	d
XDMAC_GD_DI13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	250;"	d
XDMAC_GD_DI14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	251;"	d
XDMAC_GD_DI15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	252;"	d
XDMAC_GD_DI16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	253;"	d
XDMAC_GD_DI17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	254;"	d
XDMAC_GD_DI18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	255;"	d
XDMAC_GD_DI19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	256;"	d
XDMAC_GD_DI2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	239;"	d
XDMAC_GD_DI20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	257;"	d
XDMAC_GD_DI21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	258;"	d
XDMAC_GD_DI22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	259;"	d
XDMAC_GD_DI23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	260;"	d
XDMAC_GD_DI3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	240;"	d
XDMAC_GD_DI4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	241;"	d
XDMAC_GD_DI5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	242;"	d
XDMAC_GD_DI6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	243;"	d
XDMAC_GD_DI7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	244;"	d
XDMAC_GD_DI8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	245;"	d
XDMAC_GD_DI9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	246;"	d
XDMAC_GE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GE;                     \/**< \\brief (Xdmac Offset: 0x1C) Global Channel Enable Register *\/$/;"	m	struct:__anon232
XDMAC_GE_EN0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	212;"	d
XDMAC_GE_EN1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	213;"	d
XDMAC_GE_EN10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	222;"	d
XDMAC_GE_EN11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	223;"	d
XDMAC_GE_EN12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	224;"	d
XDMAC_GE_EN13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	225;"	d
XDMAC_GE_EN14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	226;"	d
XDMAC_GE_EN15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	227;"	d
XDMAC_GE_EN16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	228;"	d
XDMAC_GE_EN17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	229;"	d
XDMAC_GE_EN18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	230;"	d
XDMAC_GE_EN19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	231;"	d
XDMAC_GE_EN2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	214;"	d
XDMAC_GE_EN20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	232;"	d
XDMAC_GE_EN21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	233;"	d
XDMAC_GE_EN22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	234;"	d
XDMAC_GE_EN23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	235;"	d
XDMAC_GE_EN3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	215;"	d
XDMAC_GE_EN4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	216;"	d
XDMAC_GE_EN5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	217;"	d
XDMAC_GE_EN6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	218;"	d
XDMAC_GE_EN7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	219;"	d
XDMAC_GE_EN8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	220;"	d
XDMAC_GE_EN9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	221;"	d
XDMAC_GID	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GID;                    \/**< \\brief (Xdmac Offset: 0x10) Global Interrupt Disable Register *\/$/;"	m	struct:__anon232
XDMAC_GID_ID0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	137;"	d
XDMAC_GID_ID1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	138;"	d
XDMAC_GID_ID10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	147;"	d
XDMAC_GID_ID11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	148;"	d
XDMAC_GID_ID12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	149;"	d
XDMAC_GID_ID13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	150;"	d
XDMAC_GID_ID14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	151;"	d
XDMAC_GID_ID15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	152;"	d
XDMAC_GID_ID16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	153;"	d
XDMAC_GID_ID17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	154;"	d
XDMAC_GID_ID18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	155;"	d
XDMAC_GID_ID19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	156;"	d
XDMAC_GID_ID2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	139;"	d
XDMAC_GID_ID20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	157;"	d
XDMAC_GID_ID21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	158;"	d
XDMAC_GID_ID22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	159;"	d
XDMAC_GID_ID23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	160;"	d
XDMAC_GID_ID3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	140;"	d
XDMAC_GID_ID4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	141;"	d
XDMAC_GID_ID5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	142;"	d
XDMAC_GID_ID6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	143;"	d
XDMAC_GID_ID7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	144;"	d
XDMAC_GID_ID8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	145;"	d
XDMAC_GID_ID9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	146;"	d
XDMAC_GIE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GIE;                    \/**< \\brief (Xdmac Offset: 0x0C) Global Interrupt Enable Register *\/$/;"	m	struct:__anon232
XDMAC_GIE_IE0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	112;"	d
XDMAC_GIE_IE1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	113;"	d
XDMAC_GIE_IE10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	122;"	d
XDMAC_GIE_IE11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	123;"	d
XDMAC_GIE_IE12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	124;"	d
XDMAC_GIE_IE13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	125;"	d
XDMAC_GIE_IE14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	126;"	d
XDMAC_GIE_IE15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	127;"	d
XDMAC_GIE_IE16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	128;"	d
XDMAC_GIE_IE17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	129;"	d
XDMAC_GIE_IE18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	130;"	d
XDMAC_GIE_IE19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	131;"	d
XDMAC_GIE_IE2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	114;"	d
XDMAC_GIE_IE20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	132;"	d
XDMAC_GIE_IE21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	133;"	d
XDMAC_GIE_IE22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	134;"	d
XDMAC_GIE_IE23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	135;"	d
XDMAC_GIE_IE3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	115;"	d
XDMAC_GIE_IE4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	116;"	d
XDMAC_GIE_IE5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	117;"	d
XDMAC_GIE_IE6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	118;"	d
XDMAC_GIE_IE7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	119;"	d
XDMAC_GIE_IE8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	120;"	d
XDMAC_GIE_IE9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	121;"	d
XDMAC_GIM	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t  XDMAC_GIM;                    \/**< \\brief (Xdmac Offset: 0x14) Global Interrupt Mask Register *\/$/;"	m	struct:__anon232
XDMAC_GIM_IM0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	162;"	d
XDMAC_GIM_IM1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	163;"	d
XDMAC_GIM_IM10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	172;"	d
XDMAC_GIM_IM11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	173;"	d
XDMAC_GIM_IM12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	174;"	d
XDMAC_GIM_IM13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	175;"	d
XDMAC_GIM_IM14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	176;"	d
XDMAC_GIM_IM15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	177;"	d
XDMAC_GIM_IM16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	178;"	d
XDMAC_GIM_IM17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	179;"	d
XDMAC_GIM_IM18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	180;"	d
XDMAC_GIM_IM19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	181;"	d
XDMAC_GIM_IM2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	164;"	d
XDMAC_GIM_IM20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	182;"	d
XDMAC_GIM_IM21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	183;"	d
XDMAC_GIM_IM22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	184;"	d
XDMAC_GIM_IM23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	185;"	d
XDMAC_GIM_IM3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	165;"	d
XDMAC_GIM_IM4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	166;"	d
XDMAC_GIM_IM5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	167;"	d
XDMAC_GIM_IM6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	168;"	d
XDMAC_GIM_IM7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	169;"	d
XDMAC_GIM_IM8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	170;"	d
XDMAC_GIM_IM9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	171;"	d
XDMAC_GIS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t  XDMAC_GIS;                    \/**< \\brief (Xdmac Offset: 0x18) Global Interrupt Status Register *\/$/;"	m	struct:__anon232
XDMAC_GIS_IS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	187;"	d
XDMAC_GIS_IS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	188;"	d
XDMAC_GIS_IS10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	197;"	d
XDMAC_GIS_IS11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	198;"	d
XDMAC_GIS_IS12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	199;"	d
XDMAC_GIS_IS13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	200;"	d
XDMAC_GIS_IS14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	201;"	d
XDMAC_GIS_IS15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	202;"	d
XDMAC_GIS_IS16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	203;"	d
XDMAC_GIS_IS17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	204;"	d
XDMAC_GIS_IS18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	205;"	d
XDMAC_GIS_IS19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	206;"	d
XDMAC_GIS_IS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	189;"	d
XDMAC_GIS_IS20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	207;"	d
XDMAC_GIS_IS21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	208;"	d
XDMAC_GIS_IS22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	209;"	d
XDMAC_GIS_IS23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	210;"	d
XDMAC_GIS_IS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	190;"	d
XDMAC_GIS_IS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	191;"	d
XDMAC_GIS_IS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	192;"	d
XDMAC_GIS_IS6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	193;"	d
XDMAC_GIS_IS7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	194;"	d
XDMAC_GIS_IS8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	195;"	d
XDMAC_GIS_IS9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	196;"	d
XDMAC_GRS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t  XDMAC_GRS;                    \/**< \\brief (Xdmac Offset: 0x28) Global Channel Read Suspend Register *\/$/;"	m	struct:__anon232
XDMAC_GRS_RS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	287;"	d
XDMAC_GRS_RS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	288;"	d
XDMAC_GRS_RS10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	297;"	d
XDMAC_GRS_RS11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	298;"	d
XDMAC_GRS_RS12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	299;"	d
XDMAC_GRS_RS13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	300;"	d
XDMAC_GRS_RS14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	301;"	d
XDMAC_GRS_RS15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	302;"	d
XDMAC_GRS_RS16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	303;"	d
XDMAC_GRS_RS17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	304;"	d
XDMAC_GRS_RS18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	305;"	d
XDMAC_GRS_RS19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	306;"	d
XDMAC_GRS_RS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	289;"	d
XDMAC_GRS_RS20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	307;"	d
XDMAC_GRS_RS21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	308;"	d
XDMAC_GRS_RS22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	309;"	d
XDMAC_GRS_RS23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	310;"	d
XDMAC_GRS_RS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	290;"	d
XDMAC_GRS_RS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	291;"	d
XDMAC_GRS_RS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	292;"	d
XDMAC_GRS_RS6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	293;"	d
XDMAC_GRS_RS7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	294;"	d
XDMAC_GRS_RS8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	295;"	d
XDMAC_GRS_RS9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	296;"	d
XDMAC_GRWR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GRWR;                   \/**< \\brief (Xdmac Offset: 0x34) Global Channel Read Write Resume Register *\/$/;"	m	struct:__anon232
XDMAC_GRWR_RWR0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	362;"	d
XDMAC_GRWR_RWR1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	363;"	d
XDMAC_GRWR_RWR10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	372;"	d
XDMAC_GRWR_RWR11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	373;"	d
XDMAC_GRWR_RWR12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	374;"	d
XDMAC_GRWR_RWR13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	375;"	d
XDMAC_GRWR_RWR14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	376;"	d
XDMAC_GRWR_RWR15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	377;"	d
XDMAC_GRWR_RWR16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	378;"	d
XDMAC_GRWR_RWR17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	379;"	d
XDMAC_GRWR_RWR18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	380;"	d
XDMAC_GRWR_RWR19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	381;"	d
XDMAC_GRWR_RWR2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	364;"	d
XDMAC_GRWR_RWR20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	382;"	d
XDMAC_GRWR_RWR21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	383;"	d
XDMAC_GRWR_RWR22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	384;"	d
XDMAC_GRWR_RWR23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	385;"	d
XDMAC_GRWR_RWR3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	365;"	d
XDMAC_GRWR_RWR4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	366;"	d
XDMAC_GRWR_RWR5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	367;"	d
XDMAC_GRWR_RWR6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	368;"	d
XDMAC_GRWR_RWR7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	369;"	d
XDMAC_GRWR_RWR8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	370;"	d
XDMAC_GRWR_RWR9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	371;"	d
XDMAC_GRWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GRWS;                   \/**< \\brief (Xdmac Offset: 0x30) Global Channel Read Write Suspend Register *\/$/;"	m	struct:__anon232
XDMAC_GRWS_RWS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	337;"	d
XDMAC_GRWS_RWS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	338;"	d
XDMAC_GRWS_RWS10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	347;"	d
XDMAC_GRWS_RWS11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	348;"	d
XDMAC_GRWS_RWS12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	349;"	d
XDMAC_GRWS_RWS13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	350;"	d
XDMAC_GRWS_RWS14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	351;"	d
XDMAC_GRWS_RWS15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	352;"	d
XDMAC_GRWS_RWS16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	353;"	d
XDMAC_GRWS_RWS17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	354;"	d
XDMAC_GRWS_RWS18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	355;"	d
XDMAC_GRWS_RWS19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	356;"	d
XDMAC_GRWS_RWS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	339;"	d
XDMAC_GRWS_RWS20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	357;"	d
XDMAC_GRWS_RWS21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	358;"	d
XDMAC_GRWS_RWS22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	359;"	d
XDMAC_GRWS_RWS23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	360;"	d
XDMAC_GRWS_RWS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	340;"	d
XDMAC_GRWS_RWS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	341;"	d
XDMAC_GRWS_RWS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	342;"	d
XDMAC_GRWS_RWS6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	343;"	d
XDMAC_GRWS_RWS7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	344;"	d
XDMAC_GRWS_RWS8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	345;"	d
XDMAC_GRWS_RWS9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	346;"	d
XDMAC_GS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t  XDMAC_GS;                     \/**< \\brief (Xdmac Offset: 0x24) Global Channel Status Register *\/$/;"	m	struct:__anon232
XDMAC_GSWF	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GSWF;                   \/**< \\brief (Xdmac Offset: 0x40) Global Channel Software Flush Request Register *\/$/;"	m	struct:__anon232
XDMAC_GSWF_SWF0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	437;"	d
XDMAC_GSWF_SWF1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	438;"	d
XDMAC_GSWF_SWF10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	447;"	d
XDMAC_GSWF_SWF11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	448;"	d
XDMAC_GSWF_SWF12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	449;"	d
XDMAC_GSWF_SWF13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	450;"	d
XDMAC_GSWF_SWF14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	451;"	d
XDMAC_GSWF_SWF15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	452;"	d
XDMAC_GSWF_SWF16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	453;"	d
XDMAC_GSWF_SWF17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	454;"	d
XDMAC_GSWF_SWF18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	455;"	d
XDMAC_GSWF_SWF19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	456;"	d
XDMAC_GSWF_SWF2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	439;"	d
XDMAC_GSWF_SWF20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	457;"	d
XDMAC_GSWF_SWF21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	458;"	d
XDMAC_GSWF_SWF22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	459;"	d
XDMAC_GSWF_SWF23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	460;"	d
XDMAC_GSWF_SWF3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	440;"	d
XDMAC_GSWF_SWF4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	441;"	d
XDMAC_GSWF_SWF5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	442;"	d
XDMAC_GSWF_SWF6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	443;"	d
XDMAC_GSWF_SWF7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	444;"	d
XDMAC_GSWF_SWF8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	445;"	d
XDMAC_GSWF_SWF9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	446;"	d
XDMAC_GSWR	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __O  uint32_t  XDMAC_GSWR;                   \/**< \\brief (Xdmac Offset: 0x38) Global Channel Software Request Register *\/$/;"	m	struct:__anon232
XDMAC_GSWR_SWREQ0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	387;"	d
XDMAC_GSWR_SWREQ1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	388;"	d
XDMAC_GSWR_SWREQ10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	397;"	d
XDMAC_GSWR_SWREQ11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	398;"	d
XDMAC_GSWR_SWREQ12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	399;"	d
XDMAC_GSWR_SWREQ13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	400;"	d
XDMAC_GSWR_SWREQ14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	401;"	d
XDMAC_GSWR_SWREQ15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	402;"	d
XDMAC_GSWR_SWREQ16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	403;"	d
XDMAC_GSWR_SWREQ17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	404;"	d
XDMAC_GSWR_SWREQ18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	405;"	d
XDMAC_GSWR_SWREQ19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	406;"	d
XDMAC_GSWR_SWREQ2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	389;"	d
XDMAC_GSWR_SWREQ20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	407;"	d
XDMAC_GSWR_SWREQ21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	408;"	d
XDMAC_GSWR_SWREQ22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	409;"	d
XDMAC_GSWR_SWREQ23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	410;"	d
XDMAC_GSWR_SWREQ3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	390;"	d
XDMAC_GSWR_SWREQ4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	391;"	d
XDMAC_GSWR_SWREQ5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	392;"	d
XDMAC_GSWR_SWREQ6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	393;"	d
XDMAC_GSWR_SWREQ7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	394;"	d
XDMAC_GSWR_SWREQ8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	395;"	d
XDMAC_GSWR_SWREQ9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	396;"	d
XDMAC_GSWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __I  uint32_t  XDMAC_GSWS;                   \/**< \\brief (Xdmac Offset: 0x3C) Global Channel Software Request Status Register *\/$/;"	m	struct:__anon232
XDMAC_GSWS_SWRS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	412;"	d
XDMAC_GSWS_SWRS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	413;"	d
XDMAC_GSWS_SWRS10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	422;"	d
XDMAC_GSWS_SWRS11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	423;"	d
XDMAC_GSWS_SWRS12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	424;"	d
XDMAC_GSWS_SWRS13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	425;"	d
XDMAC_GSWS_SWRS14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	426;"	d
XDMAC_GSWS_SWRS15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	427;"	d
XDMAC_GSWS_SWRS16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	428;"	d
XDMAC_GSWS_SWRS17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	429;"	d
XDMAC_GSWS_SWRS18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	430;"	d
XDMAC_GSWS_SWRS19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	431;"	d
XDMAC_GSWS_SWRS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	414;"	d
XDMAC_GSWS_SWRS20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	432;"	d
XDMAC_GSWS_SWRS21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	433;"	d
XDMAC_GSWS_SWRS22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	434;"	d
XDMAC_GSWS_SWRS23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	435;"	d
XDMAC_GSWS_SWRS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	415;"	d
XDMAC_GSWS_SWRS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	416;"	d
XDMAC_GSWS_SWRS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	417;"	d
XDMAC_GSWS_SWRS6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	418;"	d
XDMAC_GSWS_SWRS7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	419;"	d
XDMAC_GSWS_SWRS8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	420;"	d
XDMAC_GSWS_SWRS9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	421;"	d
XDMAC_GS_ST0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	262;"	d
XDMAC_GS_ST1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	263;"	d
XDMAC_GS_ST10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	272;"	d
XDMAC_GS_ST11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	273;"	d
XDMAC_GS_ST12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	274;"	d
XDMAC_GS_ST13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	275;"	d
XDMAC_GS_ST14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	276;"	d
XDMAC_GS_ST15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	277;"	d
XDMAC_GS_ST16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	278;"	d
XDMAC_GS_ST17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	279;"	d
XDMAC_GS_ST18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	280;"	d
XDMAC_GS_ST19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	281;"	d
XDMAC_GS_ST2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	264;"	d
XDMAC_GS_ST20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	282;"	d
XDMAC_GS_ST21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	283;"	d
XDMAC_GS_ST22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	284;"	d
XDMAC_GS_ST23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	285;"	d
XDMAC_GS_ST3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	265;"	d
XDMAC_GS_ST4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	266;"	d
XDMAC_GS_ST5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	267;"	d
XDMAC_GS_ST6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	268;"	d
XDMAC_GS_ST7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	269;"	d
XDMAC_GS_ST8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	270;"	d
XDMAC_GS_ST9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	271;"	d
XDMAC_GTYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t  XDMAC_GTYPE;                  \/**< \\brief (Xdmac Offset: 0x00) Global Type Register *\/$/;"	m	struct:__anon232
XDMAC_GTYPE_FIFO_SZ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	88;"	d
XDMAC_GTYPE_FIFO_SZ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	87;"	d
XDMAC_GTYPE_FIFO_SZ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	86;"	d
XDMAC_GTYPE_NB_CH	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	85;"	d
XDMAC_GTYPE_NB_CH_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	84;"	d
XDMAC_GTYPE_NB_CH_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	83;"	d
XDMAC_GTYPE_NB_REQ	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	91;"	d
XDMAC_GTYPE_NB_REQ_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	90;"	d
XDMAC_GTYPE_NB_REQ_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	89;"	d
XDMAC_GWAC	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t  XDMAC_GWAC;                   \/**< \\brief (Xdmac Offset: 0x08) Global Weighted Arbiter Configuration Register *\/$/;"	m	struct:__anon232
XDMAC_GWAC_PW0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	101;"	d
XDMAC_GWAC_PW0_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	100;"	d
XDMAC_GWAC_PW0_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	99;"	d
XDMAC_GWAC_PW1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	104;"	d
XDMAC_GWAC_PW1_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	103;"	d
XDMAC_GWAC_PW1_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	102;"	d
XDMAC_GWAC_PW2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	107;"	d
XDMAC_GWAC_PW2_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	106;"	d
XDMAC_GWAC_PW2_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	105;"	d
XDMAC_GWAC_PW3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	110;"	d
XDMAC_GWAC_PW3_Msk	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	109;"	d
XDMAC_GWAC_PW3_Pos	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	108;"	d
XDMAC_GWS	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^  __IO uint32_t  XDMAC_GWS;                    \/**< \\brief (Xdmac Offset: 0x2C) Global Channel Write Suspend Register *\/$/;"	m	struct:__anon232
XDMAC_GWS_WS0	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	312;"	d
XDMAC_GWS_WS1	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	313;"	d
XDMAC_GWS_WS10	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	322;"	d
XDMAC_GWS_WS11	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	323;"	d
XDMAC_GWS_WS12	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	324;"	d
XDMAC_GWS_WS13	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	325;"	d
XDMAC_GWS_WS14	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	326;"	d
XDMAC_GWS_WS15	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	327;"	d
XDMAC_GWS_WS16	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	328;"	d
XDMAC_GWS_WS17	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	329;"	d
XDMAC_GWS_WS18	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	330;"	d
XDMAC_GWS_WS19	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	331;"	d
XDMAC_GWS_WS2	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	314;"	d
XDMAC_GWS_WS20	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	332;"	d
XDMAC_GWS_WS21	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	333;"	d
XDMAC_GWS_WS22	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	334;"	d
XDMAC_GWS_WS23	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	335;"	d
XDMAC_GWS_WS3	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	315;"	d
XDMAC_GWS_WS4	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	316;"	d
XDMAC_GWS_WS5	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	317;"	d
XDMAC_GWS_WS6	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	318;"	d
XDMAC_GWS_WS7	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	319;"	d
XDMAC_GWS_WS8	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	320;"	d
XDMAC_GWS_WS9	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	321;"	d
Xdmac	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^} Xdmac;$/;"	t	typeref:struct:__anon232
XdmacChid	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	/^} XdmacChid;$/;"	t	typeref:struct:__anon231
_SAMV71_XDMAC_COMPONENT_	source\infrastructure\derivative\libchip_samv7\include\samv7\component\component_xdmac.h	31;"	d
REG_ACC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	41;"	d
REG_ACC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	51;"	d
REG_ACC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	35;"	d
REG_ACC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	45;"	d
REG_ACC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	38;"	d
REG_ACC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	48;"	d
REG_ACC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	37;"	d
REG_ACC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	47;"	d
REG_ACC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	39;"	d
REG_ACC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	49;"	d
REG_ACC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	40;"	d
REG_ACC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	50;"	d
REG_ACC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	36;"	d
REG_ACC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	46;"	d
REG_ACC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	42;"	d
REG_ACC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	52;"	d
REG_ACC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	43;"	d
REG_ACC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	53;"	d
_SAMV71_ACC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_acc.h	31;"	d
REG_AES_AADLENR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	45;"	d
REG_AES_AADLENR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	62;"	d
REG_AES_CLENR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	46;"	d
REG_AES_CLENR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	63;"	d
REG_AES_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	35;"	d
REG_AES_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	52;"	d
REG_AES_CTRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	49;"	d
REG_AES_CTRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	66;"	d
REG_AES_GCMHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	50;"	d
REG_AES_GCMHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	67;"	d
REG_AES_GHASHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	47;"	d
REG_AES_GHASHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	64;"	d
REG_AES_IDATAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	42;"	d
REG_AES_IDATAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	59;"	d
REG_AES_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	38;"	d
REG_AES_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	55;"	d
REG_AES_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	37;"	d
REG_AES_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	54;"	d
REG_AES_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	39;"	d
REG_AES_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	56;"	d
REG_AES_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	40;"	d
REG_AES_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	57;"	d
REG_AES_IVR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	44;"	d
REG_AES_IVR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	61;"	d
REG_AES_KEYWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	41;"	d
REG_AES_KEYWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	58;"	d
REG_AES_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	36;"	d
REG_AES_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	53;"	d
REG_AES_ODATAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	43;"	d
REG_AES_ODATAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	60;"	d
REG_AES_TAGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	48;"	d
REG_AES_TAGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	65;"	d
_SAMV71_AES_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_aes.h	31;"	d
REG_AFEC0_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	57;"	d
REG_AFEC0_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	87;"	d
REG_AFEC0_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	53;"	d
REG_AFEC0_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	83;"	d
REG_AFEC0_CECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	61;"	d
REG_AFEC0_CECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	91;"	d
REG_AFEC0_CGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	50;"	d
REG_AFEC0_CGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	80;"	d
REG_AFEC0_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	41;"	d
REG_AFEC0_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	71;"	d
REG_AFEC0_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	40;"	d
REG_AFEC0_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	70;"	d
REG_AFEC0_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	42;"	d
REG_AFEC0_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	72;"	d
REG_AFEC0_COCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	54;"	d
REG_AFEC0_COCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	84;"	d
REG_AFEC0_COSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	59;"	d
REG_AFEC0_COSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	89;"	d
REG_AFEC0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	35;"	d
REG_AFEC0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	65;"	d
REG_AFEC0_CSELR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	52;"	d
REG_AFEC0_CSELR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	82;"	d
REG_AFEC0_CVR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	60;"	d
REG_AFEC0_CVR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	90;"	d
REG_AFEC0_CWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	49;"	d
REG_AFEC0_CWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	79;"	d
REG_AFEC0_DIFFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	51;"	d
REG_AFEC0_DIFFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	81;"	d
REG_AFEC0_EMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	37;"	d
REG_AFEC0_EMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	67;"	d
REG_AFEC0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	45;"	d
REG_AFEC0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	75;"	d
REG_AFEC0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	44;"	d
REG_AFEC0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	74;"	d
REG_AFEC0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	46;"	d
REG_AFEC0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	76;"	d
REG_AFEC0_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	47;"	d
REG_AFEC0_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	77;"	d
REG_AFEC0_LCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	43;"	d
REG_AFEC0_LCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	73;"	d
REG_AFEC0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	36;"	d
REG_AFEC0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	66;"	d
REG_AFEC0_OVER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	48;"	d
REG_AFEC0_OVER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	78;"	d
REG_AFEC0_SEQ1R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	38;"	d
REG_AFEC0_SEQ1R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	68;"	d
REG_AFEC0_SEQ2R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	39;"	d
REG_AFEC0_SEQ2R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	69;"	d
REG_AFEC0_SHMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	58;"	d
REG_AFEC0_SHMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	88;"	d
REG_AFEC0_TEMPCWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	56;"	d
REG_AFEC0_TEMPCWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	86;"	d
REG_AFEC0_TEMPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	55;"	d
REG_AFEC0_TEMPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	85;"	d
REG_AFEC0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	62;"	d
REG_AFEC0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	92;"	d
REG_AFEC0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	63;"	d
REG_AFEC0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	93;"	d
_SAMV71_AFEC0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec0.h	31;"	d
REG_AFEC1_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	57;"	d
REG_AFEC1_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	87;"	d
REG_AFEC1_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	53;"	d
REG_AFEC1_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	83;"	d
REG_AFEC1_CECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	61;"	d
REG_AFEC1_CECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	91;"	d
REG_AFEC1_CGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	50;"	d
REG_AFEC1_CGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	80;"	d
REG_AFEC1_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	41;"	d
REG_AFEC1_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	71;"	d
REG_AFEC1_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	40;"	d
REG_AFEC1_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	70;"	d
REG_AFEC1_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	42;"	d
REG_AFEC1_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	72;"	d
REG_AFEC1_COCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	54;"	d
REG_AFEC1_COCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	84;"	d
REG_AFEC1_COSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	59;"	d
REG_AFEC1_COSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	89;"	d
REG_AFEC1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	35;"	d
REG_AFEC1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	65;"	d
REG_AFEC1_CSELR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	52;"	d
REG_AFEC1_CSELR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	82;"	d
REG_AFEC1_CVR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	60;"	d
REG_AFEC1_CVR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	90;"	d
REG_AFEC1_CWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	49;"	d
REG_AFEC1_CWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	79;"	d
REG_AFEC1_DIFFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	51;"	d
REG_AFEC1_DIFFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	81;"	d
REG_AFEC1_EMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	37;"	d
REG_AFEC1_EMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	67;"	d
REG_AFEC1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	45;"	d
REG_AFEC1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	75;"	d
REG_AFEC1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	44;"	d
REG_AFEC1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	74;"	d
REG_AFEC1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	46;"	d
REG_AFEC1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	76;"	d
REG_AFEC1_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	47;"	d
REG_AFEC1_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	77;"	d
REG_AFEC1_LCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	43;"	d
REG_AFEC1_LCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	73;"	d
REG_AFEC1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	36;"	d
REG_AFEC1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	66;"	d
REG_AFEC1_OVER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	48;"	d
REG_AFEC1_OVER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	78;"	d
REG_AFEC1_SEQ1R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	38;"	d
REG_AFEC1_SEQ1R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	68;"	d
REG_AFEC1_SEQ2R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	39;"	d
REG_AFEC1_SEQ2R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	69;"	d
REG_AFEC1_SHMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	58;"	d
REG_AFEC1_SHMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	88;"	d
REG_AFEC1_TEMPCWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	56;"	d
REG_AFEC1_TEMPCWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	86;"	d
REG_AFEC1_TEMPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	55;"	d
REG_AFEC1_TEMPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	85;"	d
REG_AFEC1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	62;"	d
REG_AFEC1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	92;"	d
REG_AFEC1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	63;"	d
REG_AFEC1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	93;"	d
_SAMV71_AFEC1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_afec1.h	31;"	d
REG_CHIPID_CIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_chipid.h	35;"	d
REG_CHIPID_CIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_chipid.h	38;"	d
REG_CHIPID_EXID	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_chipid.h	36;"	d
REG_CHIPID_EXID	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_chipid.h	39;"	d
_SAMV71_CHIPID_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_chipid.h	31;"	d
REG_DACC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	46;"	d
REG_DACC_ACR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	61;"	d
REG_DACC_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	41;"	d
REG_DACC_CDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	56;"	d
REG_DACC_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	39;"	d
REG_DACC_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	54;"	d
REG_DACC_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	38;"	d
REG_DACC_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	53;"	d
REG_DACC_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	40;"	d
REG_DACC_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	55;"	d
REG_DACC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	35;"	d
REG_DACC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	50;"	d
REG_DACC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	43;"	d
REG_DACC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	58;"	d
REG_DACC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	42;"	d
REG_DACC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	57;"	d
REG_DACC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	44;"	d
REG_DACC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	59;"	d
REG_DACC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	45;"	d
REG_DACC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	60;"	d
REG_DACC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	36;"	d
REG_DACC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	51;"	d
REG_DACC_TRIGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	37;"	d
REG_DACC_TRIGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	52;"	d
REG_DACC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	47;"	d
REG_DACC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	62;"	d
REG_DACC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	48;"	d
REG_DACC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	63;"	d
_SAMV71_DACC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_dacc.h	31;"	d
REG_EFC_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	36;"	d
REG_EFC_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	43;"	d
REG_EFC_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	35;"	d
REG_EFC_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	42;"	d
REG_EFC_FRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	38;"	d
REG_EFC_FRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	45;"	d
REG_EFC_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	37;"	d
REG_EFC_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	44;"	d
REG_EFC_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	39;"	d
REG_EFC_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	46;"	d
REG_EFC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	40;"	d
REG_EFC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	47;"	d
_SAMV71_EFC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_efc.h	31;"	d
REG_GMAC_AE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	120;"	d
REG_GMAC_AE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	287;"	d
REG_GMAC_BCFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	104;"	d
REG_GMAC_BCFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	271;"	d
REG_GMAC_BCFT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	251;"	d
REG_GMAC_BCFT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	84;"	d
REG_GMAC_BFR64	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	107;"	d
REG_GMAC_BFR64	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	274;"	d
REG_GMAC_BFT64	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	254;"	d
REG_GMAC_BFT64	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	87;"	d
REG_GMAC_CBSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	144;"	d
REG_GMAC_CBSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	311;"	d
REG_GMAC_CBSISQA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	145;"	d
REG_GMAC_CBSISQA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	312;"	d
REG_GMAC_CBSISQB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	146;"	d
REG_GMAC_CBSISQB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	313;"	d
REG_GMAC_CSE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	100;"	d
REG_GMAC_CSE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	267;"	d
REG_GMAC_DCFGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	206;"	d
REG_GMAC_DCFGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	39;"	d
REG_GMAC_DTF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	266;"	d
REG_GMAC_DTF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	99;"	d
REG_GMAC_EC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	264;"	d
REG_GMAC_EC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	97;"	d
REG_GMAC_EFRN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	135;"	d
REG_GMAC_EFRN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	302;"	d
REG_GMAC_EFRSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	245;"	d
REG_GMAC_EFRSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	78;"	d
REG_GMAC_EFRSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	134;"	d
REG_GMAC_EFRSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	301;"	d
REG_GMAC_EFTN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	133;"	d
REG_GMAC_EFTN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	300;"	d
REG_GMAC_EFTSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	244;"	d
REG_GMAC_EFTSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	77;"	d
REG_GMAC_EFTSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	132;"	d
REG_GMAC_EFTSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	299;"	d
REG_GMAC_FCSE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	117;"	d
REG_GMAC_FCSE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	284;"	d
REG_GMAC_FR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	103;"	d
REG_GMAC_FR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	270;"	d
REG_GMAC_FT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	250;"	d
REG_GMAC_FT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	83;"	d
REG_GMAC_GTBFT1518	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	260;"	d
REG_GMAC_GTBFT1518	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	93;"	d
REG_GMAC_HRB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	221;"	d
REG_GMAC_HRB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	54;"	d
REG_GMAC_HRT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	222;"	d
REG_GMAC_HRT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	55;"	d
REG_GMAC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	213;"	d
REG_GMAC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	46;"	d
REG_GMAC_IDRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	150;"	d
REG_GMAC_IDRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	317;"	d
REG_GMAC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	212;"	d
REG_GMAC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	45;"	d
REG_GMAC_IERPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	149;"	d
REG_GMAC_IERPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	316;"	d
REG_GMAC_IHCE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	123;"	d
REG_GMAC_IHCE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	290;"	d
REG_GMAC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	214;"	d
REG_GMAC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	47;"	d
REG_GMAC_IMRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	151;"	d
REG_GMAC_IMRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	318;"	d
REG_GMAC_IPGS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	236;"	d
REG_GMAC_IPGS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	69;"	d
REG_GMAC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	211;"	d
REG_GMAC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	44;"	d
REG_GMAC_ISRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	140;"	d
REG_GMAC_ISRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	307;"	d
REG_GMAC_JR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	116;"	d
REG_GMAC_JR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	283;"	d
REG_GMAC_LC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	265;"	d
REG_GMAC_LC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	98;"	d
REG_GMAC_LFFE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	118;"	d
REG_GMAC_LFFE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	285;"	d
REG_GMAC_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	215;"	d
REG_GMAC_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	48;"	d
REG_GMAC_MCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	263;"	d
REG_GMAC_MCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	96;"	d
REG_GMAC_MFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	105;"	d
REG_GMAC_MFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	272;"	d
REG_GMAC_MFT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	252;"	d
REG_GMAC_MFT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	85;"	d
REG_GMAC_NCFGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	203;"	d
REG_GMAC_NCFGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	36;"	d
REG_GMAC_NCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	202;"	d
REG_GMAC_NCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	35;"	d
REG_GMAC_NSC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	241;"	d
REG_GMAC_NSC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	74;"	d
REG_GMAC_NSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	204;"	d
REG_GMAC_NSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	37;"	d
REG_GMAC_OFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	115;"	d
REG_GMAC_OFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	282;"	d
REG_GMAC_ORHI	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	102;"	d
REG_GMAC_ORHI	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	269;"	d
REG_GMAC_ORLO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	101;"	d
REG_GMAC_ORLO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	268;"	d
REG_GMAC_OTHI	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	249;"	d
REG_GMAC_OTHI	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	82;"	d
REG_GMAC_OTLO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	248;"	d
REG_GMAC_OTLO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	81;"	d
REG_GMAC_PEFRN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	139;"	d
REG_GMAC_PEFRN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	306;"	d
REG_GMAC_PEFRSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	247;"	d
REG_GMAC_PEFRSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	80;"	d
REG_GMAC_PEFRSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	138;"	d
REG_GMAC_PEFRSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	305;"	d
REG_GMAC_PEFTN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	137;"	d
REG_GMAC_PEFTN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	304;"	d
REG_GMAC_PEFTSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	246;"	d
REG_GMAC_PEFTSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	79;"	d
REG_GMAC_PEFTSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	136;"	d
REG_GMAC_PEFTSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	303;"	d
REG_GMAC_PFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	106;"	d
REG_GMAC_PFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	273;"	d
REG_GMAC_PFT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	253;"	d
REG_GMAC_PFT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	86;"	d
REG_GMAC_RBQB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	208;"	d
REG_GMAC_RBQB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	41;"	d
REG_GMAC_RBQBAPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	142;"	d
REG_GMAC_RBQBAPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	309;"	d
REG_GMAC_RBSRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	143;"	d
REG_GMAC_RBSRPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	310;"	d
REG_GMAC_RJFML	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	220;"	d
REG_GMAC_RJFML	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	53;"	d
REG_GMAC_ROE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	122;"	d
REG_GMAC_ROE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	289;"	d
REG_GMAC_RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	216;"	d
REG_GMAC_RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	49;"	d
REG_GMAC_RPSF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	219;"	d
REG_GMAC_RPSF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	52;"	d
REG_GMAC_RRE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	121;"	d
REG_GMAC_RRE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	288;"	d
REG_GMAC_RSE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	119;"	d
REG_GMAC_RSE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	286;"	d
REG_GMAC_RSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	210;"	d
REG_GMAC_RSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	43;"	d
REG_GMAC_SAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	223;"	d
REG_GMAC_SAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	56;"	d
REG_GMAC_SAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	225;"	d
REG_GMAC_SAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	58;"	d
REG_GMAC_SAB3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	227;"	d
REG_GMAC_SAB3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	60;"	d
REG_GMAC_SAB4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	229;"	d
REG_GMAC_SAB4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	62;"	d
REG_GMAC_SAMB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	239;"	d
REG_GMAC_SAMB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	72;"	d
REG_GMAC_SAMT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	240;"	d
REG_GMAC_SAMT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	73;"	d
REG_GMAC_SAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	224;"	d
REG_GMAC_SAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	57;"	d
REG_GMAC_SAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	226;"	d
REG_GMAC_SAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	59;"	d
REG_GMAC_SAT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	228;"	d
REG_GMAC_SAT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	61;"	d
REG_GMAC_SAT4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	230;"	d
REG_GMAC_SAT4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	63;"	d
REG_GMAC_SCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	262;"	d
REG_GMAC_SCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	95;"	d
REG_GMAC_SCH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	243;"	d
REG_GMAC_SCH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	76;"	d
REG_GMAC_SCL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	242;"	d
REG_GMAC_SCL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	75;"	d
REG_GMAC_ST1RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	147;"	d
REG_GMAC_ST1RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	314;"	d
REG_GMAC_ST2CW00	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	153;"	d
REG_GMAC_ST2CW00	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	320;"	d
REG_GMAC_ST2CW01	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	155;"	d
REG_GMAC_ST2CW01	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	322;"	d
REG_GMAC_ST2CW010	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	173;"	d
REG_GMAC_ST2CW010	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	340;"	d
REG_GMAC_ST2CW011	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	175;"	d
REG_GMAC_ST2CW011	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	342;"	d
REG_GMAC_ST2CW012	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	177;"	d
REG_GMAC_ST2CW012	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	344;"	d
REG_GMAC_ST2CW013	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	179;"	d
REG_GMAC_ST2CW013	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	346;"	d
REG_GMAC_ST2CW014	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	181;"	d
REG_GMAC_ST2CW014	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	348;"	d
REG_GMAC_ST2CW015	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	183;"	d
REG_GMAC_ST2CW015	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	350;"	d
REG_GMAC_ST2CW016	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	185;"	d
REG_GMAC_ST2CW016	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	352;"	d
REG_GMAC_ST2CW017	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	187;"	d
REG_GMAC_ST2CW017	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	354;"	d
REG_GMAC_ST2CW018	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	189;"	d
REG_GMAC_ST2CW018	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	356;"	d
REG_GMAC_ST2CW019	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	191;"	d
REG_GMAC_ST2CW019	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	358;"	d
REG_GMAC_ST2CW02	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	157;"	d
REG_GMAC_ST2CW02	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	324;"	d
REG_GMAC_ST2CW020	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	193;"	d
REG_GMAC_ST2CW020	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	360;"	d
REG_GMAC_ST2CW021	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	195;"	d
REG_GMAC_ST2CW021	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	362;"	d
REG_GMAC_ST2CW022	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	197;"	d
REG_GMAC_ST2CW022	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	364;"	d
REG_GMAC_ST2CW023	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	199;"	d
REG_GMAC_ST2CW023	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	366;"	d
REG_GMAC_ST2CW03	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	159;"	d
REG_GMAC_ST2CW03	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	326;"	d
REG_GMAC_ST2CW04	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	161;"	d
REG_GMAC_ST2CW04	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	328;"	d
REG_GMAC_ST2CW05	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	163;"	d
REG_GMAC_ST2CW05	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	330;"	d
REG_GMAC_ST2CW06	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	165;"	d
REG_GMAC_ST2CW06	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	332;"	d
REG_GMAC_ST2CW07	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	167;"	d
REG_GMAC_ST2CW07	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	334;"	d
REG_GMAC_ST2CW08	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	169;"	d
REG_GMAC_ST2CW08	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	336;"	d
REG_GMAC_ST2CW09	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	171;"	d
REG_GMAC_ST2CW09	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	338;"	d
REG_GMAC_ST2CW10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	154;"	d
REG_GMAC_ST2CW10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	321;"	d
REG_GMAC_ST2CW11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	156;"	d
REG_GMAC_ST2CW11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	323;"	d
REG_GMAC_ST2CW110	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	174;"	d
REG_GMAC_ST2CW110	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	341;"	d
REG_GMAC_ST2CW111	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	176;"	d
REG_GMAC_ST2CW111	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	343;"	d
REG_GMAC_ST2CW112	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	178;"	d
REG_GMAC_ST2CW112	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	345;"	d
REG_GMAC_ST2CW113	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	180;"	d
REG_GMAC_ST2CW113	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	347;"	d
REG_GMAC_ST2CW114	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	182;"	d
REG_GMAC_ST2CW114	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	349;"	d
REG_GMAC_ST2CW115	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	184;"	d
REG_GMAC_ST2CW115	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	351;"	d
REG_GMAC_ST2CW116	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	186;"	d
REG_GMAC_ST2CW116	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	353;"	d
REG_GMAC_ST2CW117	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	188;"	d
REG_GMAC_ST2CW117	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	355;"	d
REG_GMAC_ST2CW118	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	190;"	d
REG_GMAC_ST2CW118	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	357;"	d
REG_GMAC_ST2CW119	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	192;"	d
REG_GMAC_ST2CW119	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	359;"	d
REG_GMAC_ST2CW12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	158;"	d
REG_GMAC_ST2CW12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	325;"	d
REG_GMAC_ST2CW120	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	194;"	d
REG_GMAC_ST2CW120	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	361;"	d
REG_GMAC_ST2CW121	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	196;"	d
REG_GMAC_ST2CW121	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	363;"	d
REG_GMAC_ST2CW122	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	198;"	d
REG_GMAC_ST2CW122	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	365;"	d
REG_GMAC_ST2CW123	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	200;"	d
REG_GMAC_ST2CW123	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	367;"	d
REG_GMAC_ST2CW13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	160;"	d
REG_GMAC_ST2CW13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	327;"	d
REG_GMAC_ST2CW14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	162;"	d
REG_GMAC_ST2CW14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	329;"	d
REG_GMAC_ST2CW15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	164;"	d
REG_GMAC_ST2CW15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	331;"	d
REG_GMAC_ST2CW16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	166;"	d
REG_GMAC_ST2CW16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	333;"	d
REG_GMAC_ST2CW17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	168;"	d
REG_GMAC_ST2CW17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	335;"	d
REG_GMAC_ST2CW18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	170;"	d
REG_GMAC_ST2CW18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	337;"	d
REG_GMAC_ST2CW19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	172;"	d
REG_GMAC_ST2CW19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	339;"	d
REG_GMAC_ST2ER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	152;"	d
REG_GMAC_ST2ER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	319;"	d
REG_GMAC_ST2RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	148;"	d
REG_GMAC_ST2RPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	315;"	d
REG_GMAC_SVLAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	237;"	d
REG_GMAC_SVLAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	70;"	d
REG_GMAC_TA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	130;"	d
REG_GMAC_TA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	297;"	d
REG_GMAC_TBFR1023	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	111;"	d
REG_GMAC_TBFR1023	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	278;"	d
REG_GMAC_TBFR127	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	108;"	d
REG_GMAC_TBFR127	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	275;"	d
REG_GMAC_TBFR1518	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	112;"	d
REG_GMAC_TBFR1518	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	279;"	d
REG_GMAC_TBFR255	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	109;"	d
REG_GMAC_TBFR255	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	276;"	d
REG_GMAC_TBFR511	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	110;"	d
REG_GMAC_TBFR511	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	277;"	d
REG_GMAC_TBFT1023	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	258;"	d
REG_GMAC_TBFT1023	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	91;"	d
REG_GMAC_TBFT127	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	255;"	d
REG_GMAC_TBFT127	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	88;"	d
REG_GMAC_TBFT1518	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	259;"	d
REG_GMAC_TBFT1518	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	92;"	d
REG_GMAC_TBFT255	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	256;"	d
REG_GMAC_TBFT255	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	89;"	d
REG_GMAC_TBFT511	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	257;"	d
REG_GMAC_TBFT511	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	90;"	d
REG_GMAC_TBQB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	209;"	d
REG_GMAC_TBQB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	42;"	d
REG_GMAC_TBQBAPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	141;"	d
REG_GMAC_TBQBAPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	308;"	d
REG_GMAC_TCE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	124;"	d
REG_GMAC_TCE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	291;"	d
REG_GMAC_TI	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	131;"	d
REG_GMAC_TI	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	298;"	d
REG_GMAC_TIDM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	231;"	d
REG_GMAC_TIDM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	64;"	d
REG_GMAC_TIDM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	232;"	d
REG_GMAC_TIDM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	65;"	d
REG_GMAC_TIDM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	233;"	d
REG_GMAC_TIDM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	66;"	d
REG_GMAC_TIDM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	234;"	d
REG_GMAC_TIDM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	67;"	d
REG_GMAC_TISUBN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	126;"	d
REG_GMAC_TISUBN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	293;"	d
REG_GMAC_TMXBFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	113;"	d
REG_GMAC_TMXBFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	280;"	d
REG_GMAC_TN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	129;"	d
REG_GMAC_TN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	296;"	d
REG_GMAC_TPFCP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	238;"	d
REG_GMAC_TPFCP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	71;"	d
REG_GMAC_TPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	217;"	d
REG_GMAC_TPQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	50;"	d
REG_GMAC_TPSF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	218;"	d
REG_GMAC_TPSF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	51;"	d
REG_GMAC_TSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	127;"	d
REG_GMAC_TSH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	294;"	d
REG_GMAC_TSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	128;"	d
REG_GMAC_TSL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	295;"	d
REG_GMAC_TSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	207;"	d
REG_GMAC_TSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	40;"	d
REG_GMAC_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	261;"	d
REG_GMAC_TUR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	94;"	d
REG_GMAC_UCE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	125;"	d
REG_GMAC_UCE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	292;"	d
REG_GMAC_UFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	114;"	d
REG_GMAC_UFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	281;"	d
REG_GMAC_UR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	205;"	d
REG_GMAC_UR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	38;"	d
REG_GMAC_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	235;"	d
REG_GMAC_WOL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	68;"	d
_SAMV71_GMAC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gmac.h	31;"	d
REG_GPBR_GPBR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gpbr.h	35;"	d
REG_GPBR_GPBR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gpbr.h	37;"	d
_SAMV71_GPBR_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_gpbr.h	31;"	d
REG_HSMCI_ARGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	39;"	d
REG_HSMCI_ARGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	60;"	d
REG_HSMCI_BLKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	41;"	d
REG_HSMCI_BLKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	62;"	d
REG_HSMCI_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	51;"	d
REG_HSMCI_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	72;"	d
REG_HSMCI_CMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	40;"	d
REG_HSMCI_CMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	61;"	d
REG_HSMCI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	35;"	d
REG_HSMCI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	56;"	d
REG_HSMCI_CSTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	42;"	d
REG_HSMCI_CSTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	63;"	d
REG_HSMCI_DMA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	50;"	d
REG_HSMCI_DMA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	71;"	d
REG_HSMCI_DTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	37;"	d
REG_HSMCI_DTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	58;"	d
REG_HSMCI_FIFO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	54;"	d
REG_HSMCI_FIFO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	75;"	d
REG_HSMCI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	48;"	d
REG_HSMCI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	69;"	d
REG_HSMCI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	47;"	d
REG_HSMCI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	68;"	d
REG_HSMCI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	49;"	d
REG_HSMCI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	70;"	d
REG_HSMCI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	36;"	d
REG_HSMCI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	57;"	d
REG_HSMCI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	44;"	d
REG_HSMCI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	65;"	d
REG_HSMCI_RSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	43;"	d
REG_HSMCI_RSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	64;"	d
REG_HSMCI_SDCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	38;"	d
REG_HSMCI_SDCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	59;"	d
REG_HSMCI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	46;"	d
REG_HSMCI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	67;"	d
REG_HSMCI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	45;"	d
REG_HSMCI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	66;"	d
REG_HSMCI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	52;"	d
REG_HSMCI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	73;"	d
REG_HSMCI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	53;"	d
REG_HSMCI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	74;"	d
_SAMV71_HSMCI_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_hsmci.h	31;"	d
REG_ICM_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	35;"	d
REG_ICM_CFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	47;"	d
REG_ICM_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	36;"	d
REG_ICM_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	48;"	d
REG_ICM_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	43;"	d
REG_ICM_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	55;"	d
REG_ICM_HASH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	44;"	d
REG_ICM_HASH	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	56;"	d
REG_ICM_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	39;"	d
REG_ICM_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	51;"	d
REG_ICM_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	38;"	d
REG_ICM_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	50;"	d
REG_ICM_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	40;"	d
REG_ICM_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	52;"	d
REG_ICM_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	41;"	d
REG_ICM_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	53;"	d
REG_ICM_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	37;"	d
REG_ICM_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	49;"	d
REG_ICM_UASR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	42;"	d
REG_ICM_UASR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	54;"	d
REG_ICM_UIHVAL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	45;"	d
REG_ICM_UIHVAL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	57;"	d
_SAMV71_ICM_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_icm.h	31;"	d
REG_ISI_CFG1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	35;"	d
REG_ISI_CFG1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	61;"	d
REG_ISI_CFG2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	36;"	d
REG_ISI_CFG2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	62;"	d
REG_ISI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	44;"	d
REG_ISI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	70;"	d
REG_ISI_DMA_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	50;"	d
REG_ISI_DMA_CHDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	76;"	d
REG_ISI_DMA_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	49;"	d
REG_ISI_DMA_CHER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	75;"	d
REG_ISI_DMA_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	51;"	d
REG_ISI_DMA_CHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	77;"	d
REG_ISI_DMA_C_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	55;"	d
REG_ISI_DMA_C_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	81;"	d
REG_ISI_DMA_C_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	56;"	d
REG_ISI_DMA_C_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	82;"	d
REG_ISI_DMA_C_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	57;"	d
REG_ISI_DMA_C_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	83;"	d
REG_ISI_DMA_P_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	52;"	d
REG_ISI_DMA_P_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	78;"	d
REG_ISI_DMA_P_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	53;"	d
REG_ISI_DMA_P_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	79;"	d
REG_ISI_DMA_P_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	54;"	d
REG_ISI_DMA_P_DSCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	80;"	d
REG_ISI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	47;"	d
REG_ISI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	73;"	d
REG_ISI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	46;"	d
REG_ISI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	72;"	d
REG_ISI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	48;"	d
REG_ISI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	74;"	d
REG_ISI_PDECF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	38;"	d
REG_ISI_PDECF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	64;"	d
REG_ISI_PSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	37;"	d
REG_ISI_PSIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	63;"	d
REG_ISI_R2Y_SET0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	41;"	d
REG_ISI_R2Y_SET0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	67;"	d
REG_ISI_R2Y_SET1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	42;"	d
REG_ISI_R2Y_SET1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	68;"	d
REG_ISI_R2Y_SET2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	43;"	d
REG_ISI_R2Y_SET2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	69;"	d
REG_ISI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	45;"	d
REG_ISI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	71;"	d
REG_ISI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	58;"	d
REG_ISI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	84;"	d
REG_ISI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	59;"	d
REG_ISI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	85;"	d
REG_ISI_Y2R_SET0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	39;"	d
REG_ISI_Y2R_SET0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	65;"	d
REG_ISI_Y2R_SET1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	40;"	d
REG_ISI_Y2R_SET1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	66;"	d
_SAMV71_ISI_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_isi.h	31;"	d
REG_CCFG_CAN0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	56;"	d
REG_CCFG_CAN0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	83;"	d
REG_CCFG_SMCNFCS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	58;"	d
REG_CCFG_SMCNFCS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	85;"	d
REG_CCFG_SYSIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	57;"	d
REG_CCFG_SYSIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	84;"	d
REG_MATRIX_MCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	35;"	d
REG_MATRIX_MCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	62;"	d
REG_MATRIX_MRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	55;"	d
REG_MATRIX_MRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	82;"	d
REG_MATRIX_PRAS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	37;"	d
REG_MATRIX_PRAS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	64;"	d
REG_MATRIX_PRAS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	39;"	d
REG_MATRIX_PRAS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	66;"	d
REG_MATRIX_PRAS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	41;"	d
REG_MATRIX_PRAS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	68;"	d
REG_MATRIX_PRAS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	43;"	d
REG_MATRIX_PRAS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	70;"	d
REG_MATRIX_PRAS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	45;"	d
REG_MATRIX_PRAS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	72;"	d
REG_MATRIX_PRAS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	47;"	d
REG_MATRIX_PRAS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	74;"	d
REG_MATRIX_PRAS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	49;"	d
REG_MATRIX_PRAS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	76;"	d
REG_MATRIX_PRAS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	51;"	d
REG_MATRIX_PRAS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	78;"	d
REG_MATRIX_PRAS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	53;"	d
REG_MATRIX_PRAS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	80;"	d
REG_MATRIX_PRBS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	38;"	d
REG_MATRIX_PRBS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	65;"	d
REG_MATRIX_PRBS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	40;"	d
REG_MATRIX_PRBS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	67;"	d
REG_MATRIX_PRBS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	42;"	d
REG_MATRIX_PRBS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	69;"	d
REG_MATRIX_PRBS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	44;"	d
REG_MATRIX_PRBS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	71;"	d
REG_MATRIX_PRBS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	46;"	d
REG_MATRIX_PRBS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	73;"	d
REG_MATRIX_PRBS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	48;"	d
REG_MATRIX_PRBS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	75;"	d
REG_MATRIX_PRBS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	50;"	d
REG_MATRIX_PRBS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	77;"	d
REG_MATRIX_PRBS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	52;"	d
REG_MATRIX_PRBS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	79;"	d
REG_MATRIX_PRBS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	54;"	d
REG_MATRIX_PRBS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	81;"	d
REG_MATRIX_SCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	36;"	d
REG_MATRIX_SCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	63;"	d
REG_MATRIX_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	59;"	d
REG_MATRIX_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	86;"	d
REG_MATRIX_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	60;"	d
REG_MATRIX_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	87;"	d
_SAMV71_MATRIX_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_matrix.h	31;"	d
REG_MCAN0_BTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	40;"	d
REG_MCAN0_BTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	85;"	d
REG_MCAN0_CCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	39;"	d
REG_MCAN0_CCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	84;"	d
REG_MCAN0_CUST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	35;"	d
REG_MCAN0_CUST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	80;"	d
REG_MCAN0_ECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	45;"	d
REG_MCAN0_ECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	90;"	d
REG_MCAN0_FBTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	36;"	d
REG_MCAN0_FBTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	81;"	d
REG_MCAN0_GFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	51;"	d
REG_MCAN0_GFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	96;"	d
REG_MCAN0_HPMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	100;"	d
REG_MCAN0_HPMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	55;"	d
REG_MCAN0_IE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	48;"	d
REG_MCAN0_IE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	93;"	d
REG_MCAN0_ILE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	50;"	d
REG_MCAN0_ILE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	95;"	d
REG_MCAN0_ILS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	49;"	d
REG_MCAN0_ILS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	94;"	d
REG_MCAN0_IR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	47;"	d
REG_MCAN0_IR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	92;"	d
REG_MCAN0_NDAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	101;"	d
REG_MCAN0_NDAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	56;"	d
REG_MCAN0_NDAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	102;"	d
REG_MCAN0_NDAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	57;"	d
REG_MCAN0_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	46;"	d
REG_MCAN0_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	91;"	d
REG_MCAN0_RWD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	38;"	d
REG_MCAN0_RWD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	83;"	d
REG_MCAN0_RXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	106;"	d
REG_MCAN0_RXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	61;"	d
REG_MCAN0_RXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	110;"	d
REG_MCAN0_RXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	65;"	d
REG_MCAN0_RXF0A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	105;"	d
REG_MCAN0_RXF0A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	60;"	d
REG_MCAN0_RXF0C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	103;"	d
REG_MCAN0_RXF0C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	58;"	d
REG_MCAN0_RXF0S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	104;"	d
REG_MCAN0_RXF0S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	59;"	d
REG_MCAN0_RXF1A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	109;"	d
REG_MCAN0_RXF1A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	64;"	d
REG_MCAN0_RXF1C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	107;"	d
REG_MCAN0_RXF1C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	62;"	d
REG_MCAN0_RXF1S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	108;"	d
REG_MCAN0_RXF1S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	63;"	d
REG_MCAN0_SIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	52;"	d
REG_MCAN0_SIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	97;"	d
REG_MCAN0_TEST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	37;"	d
REG_MCAN0_TEST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	82;"	d
REG_MCAN0_TOCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	43;"	d
REG_MCAN0_TOCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	88;"	d
REG_MCAN0_TOCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	44;"	d
REG_MCAN0_TOCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	89;"	d
REG_MCAN0_TSCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	41;"	d
REG_MCAN0_TSCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	86;"	d
REG_MCAN0_TSCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	42;"	d
REG_MCAN0_TSCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	87;"	d
REG_MCAN0_TXBAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	115;"	d
REG_MCAN0_TXBAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	70;"	d
REG_MCAN0_TXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	111;"	d
REG_MCAN0_TXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	66;"	d
REG_MCAN0_TXBCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	118;"	d
REG_MCAN0_TXBCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	73;"	d
REG_MCAN0_TXBCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	120;"	d
REG_MCAN0_TXBCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	75;"	d
REG_MCAN0_TXBCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	116;"	d
REG_MCAN0_TXBCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	71;"	d
REG_MCAN0_TXBRP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	114;"	d
REG_MCAN0_TXBRP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	69;"	d
REG_MCAN0_TXBTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	119;"	d
REG_MCAN0_TXBTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	74;"	d
REG_MCAN0_TXBTO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	117;"	d
REG_MCAN0_TXBTO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	72;"	d
REG_MCAN0_TXEFA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	123;"	d
REG_MCAN0_TXEFA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	78;"	d
REG_MCAN0_TXEFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	121;"	d
REG_MCAN0_TXEFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	76;"	d
REG_MCAN0_TXEFS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	122;"	d
REG_MCAN0_TXEFS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	77;"	d
REG_MCAN0_TXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	113;"	d
REG_MCAN0_TXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	68;"	d
REG_MCAN0_TXFQS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	112;"	d
REG_MCAN0_TXFQS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	67;"	d
REG_MCAN0_XIDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	54;"	d
REG_MCAN0_XIDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	99;"	d
REG_MCAN0_XIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	53;"	d
REG_MCAN0_XIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	98;"	d
_SAMV71_MCAN0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan0.h	31;"	d
REG_MCAN1_BTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	40;"	d
REG_MCAN1_BTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	85;"	d
REG_MCAN1_CCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	39;"	d
REG_MCAN1_CCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	84;"	d
REG_MCAN1_CUST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	35;"	d
REG_MCAN1_CUST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	80;"	d
REG_MCAN1_ECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	45;"	d
REG_MCAN1_ECR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	90;"	d
REG_MCAN1_FBTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	36;"	d
REG_MCAN1_FBTP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	81;"	d
REG_MCAN1_GFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	51;"	d
REG_MCAN1_GFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	96;"	d
REG_MCAN1_HPMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	100;"	d
REG_MCAN1_HPMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	55;"	d
REG_MCAN1_IE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	48;"	d
REG_MCAN1_IE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	93;"	d
REG_MCAN1_ILE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	50;"	d
REG_MCAN1_ILE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	95;"	d
REG_MCAN1_ILS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	49;"	d
REG_MCAN1_ILS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	94;"	d
REG_MCAN1_IR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	47;"	d
REG_MCAN1_IR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	92;"	d
REG_MCAN1_NDAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	101;"	d
REG_MCAN1_NDAT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	56;"	d
REG_MCAN1_NDAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	102;"	d
REG_MCAN1_NDAT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	57;"	d
REG_MCAN1_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	46;"	d
REG_MCAN1_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	91;"	d
REG_MCAN1_RWD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	38;"	d
REG_MCAN1_RWD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	83;"	d
REG_MCAN1_RXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	106;"	d
REG_MCAN1_RXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	61;"	d
REG_MCAN1_RXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	110;"	d
REG_MCAN1_RXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	65;"	d
REG_MCAN1_RXF0A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	105;"	d
REG_MCAN1_RXF0A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	60;"	d
REG_MCAN1_RXF0C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	103;"	d
REG_MCAN1_RXF0C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	58;"	d
REG_MCAN1_RXF0S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	104;"	d
REG_MCAN1_RXF0S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	59;"	d
REG_MCAN1_RXF1A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	109;"	d
REG_MCAN1_RXF1A	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	64;"	d
REG_MCAN1_RXF1C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	107;"	d
REG_MCAN1_RXF1C	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	62;"	d
REG_MCAN1_RXF1S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	108;"	d
REG_MCAN1_RXF1S	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	63;"	d
REG_MCAN1_SIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	52;"	d
REG_MCAN1_SIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	97;"	d
REG_MCAN1_TEST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	37;"	d
REG_MCAN1_TEST	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	82;"	d
REG_MCAN1_TOCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	43;"	d
REG_MCAN1_TOCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	88;"	d
REG_MCAN1_TOCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	44;"	d
REG_MCAN1_TOCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	89;"	d
REG_MCAN1_TSCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	41;"	d
REG_MCAN1_TSCC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	86;"	d
REG_MCAN1_TSCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	42;"	d
REG_MCAN1_TSCV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	87;"	d
REG_MCAN1_TXBAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	115;"	d
REG_MCAN1_TXBAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	70;"	d
REG_MCAN1_TXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	111;"	d
REG_MCAN1_TXBC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	66;"	d
REG_MCAN1_TXBCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	118;"	d
REG_MCAN1_TXBCF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	73;"	d
REG_MCAN1_TXBCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	120;"	d
REG_MCAN1_TXBCIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	75;"	d
REG_MCAN1_TXBCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	116;"	d
REG_MCAN1_TXBCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	71;"	d
REG_MCAN1_TXBRP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	114;"	d
REG_MCAN1_TXBRP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	69;"	d
REG_MCAN1_TXBTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	119;"	d
REG_MCAN1_TXBTIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	74;"	d
REG_MCAN1_TXBTO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	117;"	d
REG_MCAN1_TXBTO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	72;"	d
REG_MCAN1_TXEFA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	123;"	d
REG_MCAN1_TXEFA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	78;"	d
REG_MCAN1_TXEFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	121;"	d
REG_MCAN1_TXEFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	76;"	d
REG_MCAN1_TXEFS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	122;"	d
REG_MCAN1_TXEFS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	77;"	d
REG_MCAN1_TXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	113;"	d
REG_MCAN1_TXESC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	68;"	d
REG_MCAN1_TXFQS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	112;"	d
REG_MCAN1_TXFQS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	67;"	d
REG_MCAN1_XIDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	54;"	d
REG_MCAN1_XIDAM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	99;"	d
REG_MCAN1_XIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	53;"	d
REG_MCAN1_XIDFC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	98;"	d
_SAMV71_MCAN1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mcan1.h	31;"	d
REG_MLB_ACMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	52;"	d
REG_MLB_ACMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	71;"	d
REG_MLB_ACSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	51;"	d
REG_MLB_ACSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	70;"	d
REG_MLB_ACTL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	50;"	d
REG_MLB_ACTL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	69;"	d
REG_MLB_HCBR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	45;"	d
REG_MLB_HCBR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	64;"	d
REG_MLB_HCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	44;"	d
REG_MLB_HCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	63;"	d
REG_MLB_HCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	43;"	d
REG_MLB_HCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	62;"	d
REG_MLB_HCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	42;"	d
REG_MLB_HCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	61;"	d
REG_MLB_MADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	49;"	d
REG_MLB_MADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	68;"	d
REG_MLB_MCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	48;"	d
REG_MLB_MCTL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	67;"	d
REG_MLB_MDAT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	46;"	d
REG_MLB_MDAT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	65;"	d
REG_MLB_MDWE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	47;"	d
REG_MLB_MDWE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	66;"	d
REG_MLB_MIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	40;"	d
REG_MLB_MIEN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	59;"	d
REG_MLB_MLBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	35;"	d
REG_MLB_MLBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	54;"	d
REG_MLB_MLBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	41;"	d
REG_MLB_MLBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	60;"	d
REG_MLB_MS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	36;"	d
REG_MLB_MS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	55;"	d
REG_MLB_MS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	37;"	d
REG_MLB_MS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	56;"	d
REG_MLB_MSD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	39;"	d
REG_MLB_MSD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	58;"	d
REG_MLB_MSS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	38;"	d
REG_MLB_MSS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	57;"	d
_SAMV71_MLB_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_mlb.h	31;"	d
REG_PIOA_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	121;"	d
REG_PIOA_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	58;"	d
REG_PIOA_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	133;"	d
REG_PIOA_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	70;"	d
REG_PIOA_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	132;"	d
REG_PIOA_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	69;"	d
REG_PIOA_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	134;"	d
REG_PIOA_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	71;"	d
REG_PIOA_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	108;"	d
REG_PIOA_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	45;"	d
REG_PIOA_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	137;"	d
REG_PIOA_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	74;"	d
REG_PIOA_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	135;"	d
REG_PIOA_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	72;"	d
REG_PIOA_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	138;"	d
REG_PIOA_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	75;"	d
REG_PIOA_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	140;"	d
REG_PIOA_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	77;"	d
REG_PIOA_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	112;"	d
REG_PIOA_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	49;"	d
REG_PIOA_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	111;"	d
REG_PIOA_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	48;"	d
REG_PIOA_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	105;"	d
REG_PIOA_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	42;"	d
REG_PIOA_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	104;"	d
REG_PIOA_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	41;"	d
REG_PIOA_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	122;"	d
REG_PIOA_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	59;"	d
REG_PIOA_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	123;"	d
REG_PIOA_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	60;"	d
REG_PIOA_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	124;"	d
REG_PIOA_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	61;"	d
REG_PIOA_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	106;"	d
REG_PIOA_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	43;"	d
REG_PIOA_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	113;"	d
REG_PIOA_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	50;"	d
REG_PIOA_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	114;"	d
REG_PIOA_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	51;"	d
REG_PIOA_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	147;"	d
REG_PIOA_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	84;"	d
REG_PIOA_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	145;"	d
REG_PIOA_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	82;"	d
REG_PIOA_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	149;"	d
REG_PIOA_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	86;"	d
REG_PIOA_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	148;"	d
REG_PIOA_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	85;"	d
REG_PIOA_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	150;"	d
REG_PIOA_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	87;"	d
REG_PIOA_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	152;"	d
REG_PIOA_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	89;"	d
REG_PIOA_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	153;"	d
REG_PIOA_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	90;"	d
REG_PIOA_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	146;"	d
REG_PIOA_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	83;"	d
REG_PIOA_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	151;"	d
REG_PIOA_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	88;"	d
REG_PIOA_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	141;"	d
REG_PIOA_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	78;"	d
REG_PIOA_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	136;"	d
REG_PIOA_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	73;"	d
REG_PIOA_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	116;"	d
REG_PIOA_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	53;"	d
REG_PIOA_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	115;"	d
REG_PIOA_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	52;"	d
REG_PIOA_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	117;"	d
REG_PIOA_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	54;"	d
REG_PIOA_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	102;"	d
REG_PIOA_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	39;"	d
REG_PIOA_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	109;"	d
REG_PIOA_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	46;"	d
REG_PIOA_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	101;"	d
REG_PIOA_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	38;"	d
REG_PIOA_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	103;"	d
REG_PIOA_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	40;"	d
REG_PIOA_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	130;"	d
REG_PIOA_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	67;"	d
REG_PIOA_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	129;"	d
REG_PIOA_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	66;"	d
REG_PIOA_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	131;"	d
REG_PIOA_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	68;"	d
REG_PIOA_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	156;"	d
REG_PIOA_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	93;"	d
REG_PIOA_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	155;"	d
REG_PIOA_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	92;"	d
REG_PIOA_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	157;"	d
REG_PIOA_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	94;"	d
REG_PIOA_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	158;"	d
REG_PIOA_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	95;"	d
REG_PIOA_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	154;"	d
REG_PIOA_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	91;"	d
REG_PIOA_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	159;"	d
REG_PIOA_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	96;"	d
REG_PIOA_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	36;"	d
REG_PIOA_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	99;"	d
REG_PIOA_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	110;"	d
REG_PIOA_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	47;"	d
REG_PIOA_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	35;"	d
REG_PIOA_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	98;"	d
REG_PIOA_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	126;"	d
REG_PIOA_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	63;"	d
REG_PIOA_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	127;"	d
REG_PIOA_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	64;"	d
REG_PIOA_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	128;"	d
REG_PIOA_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	65;"	d
REG_PIOA_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	100;"	d
REG_PIOA_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	37;"	d
REG_PIOA_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	118;"	d
REG_PIOA_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	55;"	d
REG_PIOA_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	119;"	d
REG_PIOA_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	56;"	d
REG_PIOA_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	120;"	d
REG_PIOA_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	57;"	d
REG_PIOA_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	139;"	d
REG_PIOA_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	76;"	d
REG_PIOA_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	125;"	d
REG_PIOA_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	62;"	d
REG_PIOA_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	144;"	d
REG_PIOA_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	81;"	d
REG_PIOA_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	107;"	d
REG_PIOA_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	44;"	d
REG_PIOA_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	142;"	d
REG_PIOA_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	79;"	d
REG_PIOA_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	143;"	d
REG_PIOA_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	80;"	d
_SAMV71_PIOA_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioa.h	31;"	d
REG_PIOB_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	121;"	d
REG_PIOB_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	58;"	d
REG_PIOB_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	133;"	d
REG_PIOB_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	70;"	d
REG_PIOB_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	132;"	d
REG_PIOB_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	69;"	d
REG_PIOB_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	134;"	d
REG_PIOB_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	71;"	d
REG_PIOB_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	108;"	d
REG_PIOB_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	45;"	d
REG_PIOB_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	137;"	d
REG_PIOB_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	74;"	d
REG_PIOB_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	135;"	d
REG_PIOB_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	72;"	d
REG_PIOB_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	138;"	d
REG_PIOB_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	75;"	d
REG_PIOB_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	140;"	d
REG_PIOB_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	77;"	d
REG_PIOB_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	112;"	d
REG_PIOB_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	49;"	d
REG_PIOB_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	111;"	d
REG_PIOB_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	48;"	d
REG_PIOB_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	105;"	d
REG_PIOB_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	42;"	d
REG_PIOB_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	104;"	d
REG_PIOB_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	41;"	d
REG_PIOB_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	122;"	d
REG_PIOB_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	59;"	d
REG_PIOB_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	123;"	d
REG_PIOB_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	60;"	d
REG_PIOB_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	124;"	d
REG_PIOB_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	61;"	d
REG_PIOB_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	106;"	d
REG_PIOB_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	43;"	d
REG_PIOB_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	113;"	d
REG_PIOB_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	50;"	d
REG_PIOB_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	114;"	d
REG_PIOB_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	51;"	d
REG_PIOB_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	147;"	d
REG_PIOB_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	84;"	d
REG_PIOB_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	145;"	d
REG_PIOB_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	82;"	d
REG_PIOB_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	149;"	d
REG_PIOB_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	86;"	d
REG_PIOB_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	148;"	d
REG_PIOB_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	85;"	d
REG_PIOB_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	150;"	d
REG_PIOB_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	87;"	d
REG_PIOB_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	152;"	d
REG_PIOB_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	89;"	d
REG_PIOB_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	153;"	d
REG_PIOB_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	90;"	d
REG_PIOB_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	146;"	d
REG_PIOB_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	83;"	d
REG_PIOB_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	151;"	d
REG_PIOB_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	88;"	d
REG_PIOB_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	141;"	d
REG_PIOB_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	78;"	d
REG_PIOB_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	136;"	d
REG_PIOB_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	73;"	d
REG_PIOB_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	116;"	d
REG_PIOB_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	53;"	d
REG_PIOB_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	115;"	d
REG_PIOB_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	52;"	d
REG_PIOB_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	117;"	d
REG_PIOB_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	54;"	d
REG_PIOB_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	102;"	d
REG_PIOB_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	39;"	d
REG_PIOB_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	109;"	d
REG_PIOB_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	46;"	d
REG_PIOB_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	101;"	d
REG_PIOB_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	38;"	d
REG_PIOB_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	103;"	d
REG_PIOB_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	40;"	d
REG_PIOB_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	130;"	d
REG_PIOB_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	67;"	d
REG_PIOB_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	129;"	d
REG_PIOB_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	66;"	d
REG_PIOB_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	131;"	d
REG_PIOB_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	68;"	d
REG_PIOB_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	156;"	d
REG_PIOB_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	93;"	d
REG_PIOB_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	155;"	d
REG_PIOB_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	92;"	d
REG_PIOB_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	157;"	d
REG_PIOB_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	94;"	d
REG_PIOB_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	158;"	d
REG_PIOB_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	95;"	d
REG_PIOB_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	154;"	d
REG_PIOB_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	91;"	d
REG_PIOB_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	159;"	d
REG_PIOB_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	96;"	d
REG_PIOB_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	36;"	d
REG_PIOB_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	99;"	d
REG_PIOB_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	110;"	d
REG_PIOB_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	47;"	d
REG_PIOB_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	35;"	d
REG_PIOB_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	98;"	d
REG_PIOB_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	126;"	d
REG_PIOB_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	63;"	d
REG_PIOB_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	127;"	d
REG_PIOB_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	64;"	d
REG_PIOB_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	128;"	d
REG_PIOB_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	65;"	d
REG_PIOB_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	100;"	d
REG_PIOB_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	37;"	d
REG_PIOB_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	118;"	d
REG_PIOB_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	55;"	d
REG_PIOB_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	119;"	d
REG_PIOB_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	56;"	d
REG_PIOB_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	120;"	d
REG_PIOB_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	57;"	d
REG_PIOB_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	139;"	d
REG_PIOB_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	76;"	d
REG_PIOB_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	125;"	d
REG_PIOB_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	62;"	d
REG_PIOB_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	144;"	d
REG_PIOB_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	81;"	d
REG_PIOB_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	107;"	d
REG_PIOB_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	44;"	d
REG_PIOB_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	142;"	d
REG_PIOB_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	79;"	d
REG_PIOB_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	143;"	d
REG_PIOB_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	80;"	d
_SAMV71_PIOB_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piob.h	31;"	d
REG_PIOC_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	121;"	d
REG_PIOC_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	58;"	d
REG_PIOC_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	133;"	d
REG_PIOC_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	70;"	d
REG_PIOC_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	132;"	d
REG_PIOC_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	69;"	d
REG_PIOC_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	134;"	d
REG_PIOC_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	71;"	d
REG_PIOC_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	108;"	d
REG_PIOC_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	45;"	d
REG_PIOC_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	137;"	d
REG_PIOC_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	74;"	d
REG_PIOC_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	135;"	d
REG_PIOC_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	72;"	d
REG_PIOC_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	138;"	d
REG_PIOC_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	75;"	d
REG_PIOC_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	140;"	d
REG_PIOC_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	77;"	d
REG_PIOC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	112;"	d
REG_PIOC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	49;"	d
REG_PIOC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	111;"	d
REG_PIOC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	48;"	d
REG_PIOC_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	105;"	d
REG_PIOC_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	42;"	d
REG_PIOC_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	104;"	d
REG_PIOC_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	41;"	d
REG_PIOC_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	122;"	d
REG_PIOC_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	59;"	d
REG_PIOC_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	123;"	d
REG_PIOC_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	60;"	d
REG_PIOC_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	124;"	d
REG_PIOC_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	61;"	d
REG_PIOC_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	106;"	d
REG_PIOC_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	43;"	d
REG_PIOC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	113;"	d
REG_PIOC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	50;"	d
REG_PIOC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	114;"	d
REG_PIOC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	51;"	d
REG_PIOC_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	147;"	d
REG_PIOC_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	84;"	d
REG_PIOC_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	145;"	d
REG_PIOC_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	82;"	d
REG_PIOC_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	149;"	d
REG_PIOC_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	86;"	d
REG_PIOC_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	148;"	d
REG_PIOC_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	85;"	d
REG_PIOC_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	150;"	d
REG_PIOC_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	87;"	d
REG_PIOC_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	152;"	d
REG_PIOC_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	89;"	d
REG_PIOC_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	153;"	d
REG_PIOC_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	90;"	d
REG_PIOC_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	146;"	d
REG_PIOC_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	83;"	d
REG_PIOC_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	151;"	d
REG_PIOC_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	88;"	d
REG_PIOC_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	141;"	d
REG_PIOC_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	78;"	d
REG_PIOC_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	136;"	d
REG_PIOC_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	73;"	d
REG_PIOC_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	116;"	d
REG_PIOC_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	53;"	d
REG_PIOC_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	115;"	d
REG_PIOC_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	52;"	d
REG_PIOC_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	117;"	d
REG_PIOC_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	54;"	d
REG_PIOC_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	102;"	d
REG_PIOC_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	39;"	d
REG_PIOC_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	109;"	d
REG_PIOC_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	46;"	d
REG_PIOC_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	101;"	d
REG_PIOC_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	38;"	d
REG_PIOC_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	103;"	d
REG_PIOC_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	40;"	d
REG_PIOC_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	130;"	d
REG_PIOC_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	67;"	d
REG_PIOC_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	129;"	d
REG_PIOC_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	66;"	d
REG_PIOC_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	131;"	d
REG_PIOC_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	68;"	d
REG_PIOC_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	156;"	d
REG_PIOC_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	93;"	d
REG_PIOC_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	155;"	d
REG_PIOC_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	92;"	d
REG_PIOC_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	157;"	d
REG_PIOC_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	94;"	d
REG_PIOC_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	158;"	d
REG_PIOC_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	95;"	d
REG_PIOC_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	154;"	d
REG_PIOC_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	91;"	d
REG_PIOC_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	159;"	d
REG_PIOC_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	96;"	d
REG_PIOC_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	36;"	d
REG_PIOC_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	99;"	d
REG_PIOC_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	110;"	d
REG_PIOC_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	47;"	d
REG_PIOC_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	35;"	d
REG_PIOC_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	98;"	d
REG_PIOC_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	126;"	d
REG_PIOC_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	63;"	d
REG_PIOC_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	127;"	d
REG_PIOC_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	64;"	d
REG_PIOC_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	128;"	d
REG_PIOC_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	65;"	d
REG_PIOC_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	100;"	d
REG_PIOC_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	37;"	d
REG_PIOC_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	118;"	d
REG_PIOC_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	55;"	d
REG_PIOC_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	119;"	d
REG_PIOC_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	56;"	d
REG_PIOC_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	120;"	d
REG_PIOC_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	57;"	d
REG_PIOC_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	139;"	d
REG_PIOC_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	76;"	d
REG_PIOC_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	125;"	d
REG_PIOC_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	62;"	d
REG_PIOC_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	144;"	d
REG_PIOC_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	81;"	d
REG_PIOC_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	107;"	d
REG_PIOC_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	44;"	d
REG_PIOC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	142;"	d
REG_PIOC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	79;"	d
REG_PIOC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	143;"	d
REG_PIOC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	80;"	d
_SAMV71_PIOC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioc.h	31;"	d
REG_PIOD_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	121;"	d
REG_PIOD_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	58;"	d
REG_PIOD_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	133;"	d
REG_PIOD_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	70;"	d
REG_PIOD_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	132;"	d
REG_PIOD_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	69;"	d
REG_PIOD_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	134;"	d
REG_PIOD_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	71;"	d
REG_PIOD_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	108;"	d
REG_PIOD_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	45;"	d
REG_PIOD_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	137;"	d
REG_PIOD_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	74;"	d
REG_PIOD_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	135;"	d
REG_PIOD_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	72;"	d
REG_PIOD_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	138;"	d
REG_PIOD_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	75;"	d
REG_PIOD_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	140;"	d
REG_PIOD_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	77;"	d
REG_PIOD_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	112;"	d
REG_PIOD_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	49;"	d
REG_PIOD_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	111;"	d
REG_PIOD_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	48;"	d
REG_PIOD_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	105;"	d
REG_PIOD_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	42;"	d
REG_PIOD_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	104;"	d
REG_PIOD_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	41;"	d
REG_PIOD_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	122;"	d
REG_PIOD_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	59;"	d
REG_PIOD_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	123;"	d
REG_PIOD_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	60;"	d
REG_PIOD_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	124;"	d
REG_PIOD_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	61;"	d
REG_PIOD_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	106;"	d
REG_PIOD_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	43;"	d
REG_PIOD_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	113;"	d
REG_PIOD_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	50;"	d
REG_PIOD_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	114;"	d
REG_PIOD_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	51;"	d
REG_PIOD_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	147;"	d
REG_PIOD_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	84;"	d
REG_PIOD_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	145;"	d
REG_PIOD_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	82;"	d
REG_PIOD_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	149;"	d
REG_PIOD_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	86;"	d
REG_PIOD_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	148;"	d
REG_PIOD_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	85;"	d
REG_PIOD_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	150;"	d
REG_PIOD_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	87;"	d
REG_PIOD_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	152;"	d
REG_PIOD_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	89;"	d
REG_PIOD_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	153;"	d
REG_PIOD_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	90;"	d
REG_PIOD_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	146;"	d
REG_PIOD_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	83;"	d
REG_PIOD_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	151;"	d
REG_PIOD_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	88;"	d
REG_PIOD_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	141;"	d
REG_PIOD_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	78;"	d
REG_PIOD_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	136;"	d
REG_PIOD_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	73;"	d
REG_PIOD_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	116;"	d
REG_PIOD_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	53;"	d
REG_PIOD_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	115;"	d
REG_PIOD_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	52;"	d
REG_PIOD_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	117;"	d
REG_PIOD_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	54;"	d
REG_PIOD_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	102;"	d
REG_PIOD_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	39;"	d
REG_PIOD_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	109;"	d
REG_PIOD_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	46;"	d
REG_PIOD_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	101;"	d
REG_PIOD_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	38;"	d
REG_PIOD_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	103;"	d
REG_PIOD_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	40;"	d
REG_PIOD_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	130;"	d
REG_PIOD_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	67;"	d
REG_PIOD_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	129;"	d
REG_PIOD_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	66;"	d
REG_PIOD_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	131;"	d
REG_PIOD_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	68;"	d
REG_PIOD_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	156;"	d
REG_PIOD_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	93;"	d
REG_PIOD_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	155;"	d
REG_PIOD_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	92;"	d
REG_PIOD_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	157;"	d
REG_PIOD_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	94;"	d
REG_PIOD_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	158;"	d
REG_PIOD_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	95;"	d
REG_PIOD_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	154;"	d
REG_PIOD_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	91;"	d
REG_PIOD_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	159;"	d
REG_PIOD_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	96;"	d
REG_PIOD_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	36;"	d
REG_PIOD_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	99;"	d
REG_PIOD_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	110;"	d
REG_PIOD_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	47;"	d
REG_PIOD_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	35;"	d
REG_PIOD_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	98;"	d
REG_PIOD_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	126;"	d
REG_PIOD_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	63;"	d
REG_PIOD_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	127;"	d
REG_PIOD_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	64;"	d
REG_PIOD_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	128;"	d
REG_PIOD_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	65;"	d
REG_PIOD_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	100;"	d
REG_PIOD_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	37;"	d
REG_PIOD_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	118;"	d
REG_PIOD_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	55;"	d
REG_PIOD_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	119;"	d
REG_PIOD_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	56;"	d
REG_PIOD_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	120;"	d
REG_PIOD_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	57;"	d
REG_PIOD_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	139;"	d
REG_PIOD_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	76;"	d
REG_PIOD_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	125;"	d
REG_PIOD_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	62;"	d
REG_PIOD_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	144;"	d
REG_PIOD_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	81;"	d
REG_PIOD_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	107;"	d
REG_PIOD_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	44;"	d
REG_PIOD_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	142;"	d
REG_PIOD_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	79;"	d
REG_PIOD_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	143;"	d
REG_PIOD_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	80;"	d
_SAMV71_PIOD_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_piod.h	31;"	d
REG_PIOE_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	121;"	d
REG_PIOE_ABCDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	58;"	d
REG_PIOE_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	133;"	d
REG_PIOE_AIMDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	70;"	d
REG_PIOE_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	132;"	d
REG_PIOE_AIMER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	69;"	d
REG_PIOE_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	134;"	d
REG_PIOE_AIMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	71;"	d
REG_PIOE_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	108;"	d
REG_PIOE_CODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	45;"	d
REG_PIOE_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	137;"	d
REG_PIOE_ELSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	74;"	d
REG_PIOE_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	135;"	d
REG_PIOE_ESR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	72;"	d
REG_PIOE_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	138;"	d
REG_PIOE_FELLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	75;"	d
REG_PIOE_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	140;"	d
REG_PIOE_FRLHSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	77;"	d
REG_PIOE_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	112;"	d
REG_PIOE_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	49;"	d
REG_PIOE_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	111;"	d
REG_PIOE_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	48;"	d
REG_PIOE_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	105;"	d
REG_PIOE_IFDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	42;"	d
REG_PIOE_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	104;"	d
REG_PIOE_IFER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	41;"	d
REG_PIOE_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	122;"	d
REG_PIOE_IFSCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	59;"	d
REG_PIOE_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	123;"	d
REG_PIOE_IFSCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	60;"	d
REG_PIOE_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	124;"	d
REG_PIOE_IFSCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	61;"	d
REG_PIOE_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	106;"	d
REG_PIOE_IFSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	43;"	d
REG_PIOE_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	113;"	d
REG_PIOE_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	50;"	d
REG_PIOE_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	114;"	d
REG_PIOE_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	51;"	d
REG_PIOE_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	147;"	d
REG_PIOE_KDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	84;"	d
REG_PIOE_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	145;"	d
REG_PIOE_KER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	82;"	d
REG_PIOE_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	149;"	d
REG_PIOE_KIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	86;"	d
REG_PIOE_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	148;"	d
REG_PIOE_KIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	85;"	d
REG_PIOE_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	150;"	d
REG_PIOE_KIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	87;"	d
REG_PIOE_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	152;"	d
REG_PIOE_KKPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	89;"	d
REG_PIOE_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	153;"	d
REG_PIOE_KKRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	90;"	d
REG_PIOE_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	146;"	d
REG_PIOE_KRCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	83;"	d
REG_PIOE_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	151;"	d
REG_PIOE_KSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	88;"	d
REG_PIOE_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	141;"	d
REG_PIOE_LOCKSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	78;"	d
REG_PIOE_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	136;"	d
REG_PIOE_LSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	73;"	d
REG_PIOE_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	116;"	d
REG_PIOE_MDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	53;"	d
REG_PIOE_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	115;"	d
REG_PIOE_MDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	52;"	d
REG_PIOE_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	117;"	d
REG_PIOE_MDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	54;"	d
REG_PIOE_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	102;"	d
REG_PIOE_ODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	39;"	d
REG_PIOE_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	109;"	d
REG_PIOE_ODSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	46;"	d
REG_PIOE_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	101;"	d
REG_PIOE_OER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	38;"	d
REG_PIOE_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	103;"	d
REG_PIOE_OSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	40;"	d
REG_PIOE_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	130;"	d
REG_PIOE_OWDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	67;"	d
REG_PIOE_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	129;"	d
REG_PIOE_OWER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	66;"	d
REG_PIOE_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	131;"	d
REG_PIOE_OWSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	68;"	d
REG_PIOE_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	156;"	d
REG_PIOE_PCIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	93;"	d
REG_PIOE_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	155;"	d
REG_PIOE_PCIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	92;"	d
REG_PIOE_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	157;"	d
REG_PIOE_PCIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	94;"	d
REG_PIOE_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	158;"	d
REG_PIOE_PCISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	95;"	d
REG_PIOE_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	154;"	d
REG_PIOE_PCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	91;"	d
REG_PIOE_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	159;"	d
REG_PIOE_PCRHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	96;"	d
REG_PIOE_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	36;"	d
REG_PIOE_PDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	99;"	d
REG_PIOE_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	110;"	d
REG_PIOE_PDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	47;"	d
REG_PIOE_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	35;"	d
REG_PIOE_PER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	98;"	d
REG_PIOE_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	126;"	d
REG_PIOE_PPDDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	63;"	d
REG_PIOE_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	127;"	d
REG_PIOE_PPDER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	64;"	d
REG_PIOE_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	128;"	d
REG_PIOE_PPDSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	65;"	d
REG_PIOE_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	100;"	d
REG_PIOE_PSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	37;"	d
REG_PIOE_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	118;"	d
REG_PIOE_PUDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	55;"	d
REG_PIOE_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	119;"	d
REG_PIOE_PUER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	56;"	d
REG_PIOE_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	120;"	d
REG_PIOE_PUSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	57;"	d
REG_PIOE_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	139;"	d
REG_PIOE_REHLSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	76;"	d
REG_PIOE_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	125;"	d
REG_PIOE_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	62;"	d
REG_PIOE_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	144;"	d
REG_PIOE_SCHMITT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	81;"	d
REG_PIOE_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	107;"	d
REG_PIOE_SODR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	44;"	d
REG_PIOE_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	142;"	d
REG_PIOE_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	79;"	d
REG_PIOE_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	143;"	d
REG_PIOE_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	80;"	d
_SAMV71_PIOE_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pioe.h	31;"	d
REG_CKGR_MCFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	43;"	d
REG_CKGR_MCFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	80;"	d
REG_CKGR_MOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	42;"	d
REG_CKGR_MOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	79;"	d
REG_CKGR_PLLAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	44;"	d
REG_CKGR_PLLAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	81;"	d
REG_CKGR_UCKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	41;"	d
REG_CKGR_UCKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	78;"	d
REG_PMC_FOCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	54;"	d
REG_PMC_FOCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	91;"	d
REG_PMC_FSMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	52;"	d
REG_PMC_FSMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	89;"	d
REG_PMC_FSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	53;"	d
REG_PMC_FSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	90;"	d
REG_PMC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	49;"	d
REG_PMC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	86;"	d
REG_PMC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	48;"	d
REG_PMC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	85;"	d
REG_PMC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	51;"	d
REG_PMC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	88;"	d
REG_PMC_MCKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	45;"	d
REG_PMC_MCKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	82;"	d
REG_PMC_OCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	61;"	d
REG_PMC_OCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	98;"	d
REG_PMC_PCDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	39;"	d
REG_PMC_PCDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	76;"	d
REG_PMC_PCDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	58;"	d
REG_PMC_PCDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	95;"	d
REG_PMC_PCER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	38;"	d
REG_PMC_PCER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	75;"	d
REG_PMC_PCER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	57;"	d
REG_PMC_PCER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	94;"	d
REG_PMC_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	47;"	d
REG_PMC_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	84;"	d
REG_PMC_PCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	60;"	d
REG_PMC_PCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	97;"	d
REG_PMC_PCSR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	40;"	d
REG_PMC_PCSR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	77;"	d
REG_PMC_PCSR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	59;"	d
REG_PMC_PCSR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	96;"	d
REG_PMC_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	36;"	d
REG_PMC_SCDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	73;"	d
REG_PMC_SCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	35;"	d
REG_PMC_SCER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	72;"	d
REG_PMC_SCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	37;"	d
REG_PMC_SCSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	74;"	d
REG_PMC_SLPWK_AIPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	107;"	d
REG_PMC_SLPWK_AIPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	70;"	d
REG_PMC_SLPWK_ASR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	102;"	d
REG_PMC_SLPWK_ASR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	65;"	d
REG_PMC_SLPWK_ASR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	106;"	d
REG_PMC_SLPWK_ASR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	69;"	d
REG_PMC_SLPWK_DR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	100;"	d
REG_PMC_SLPWK_DR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	63;"	d
REG_PMC_SLPWK_DR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	104;"	d
REG_PMC_SLPWK_DR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	67;"	d
REG_PMC_SLPWK_ER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	62;"	d
REG_PMC_SLPWK_ER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	99;"	d
REG_PMC_SLPWK_ER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	103;"	d
REG_PMC_SLPWK_ER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	66;"	d
REG_PMC_SLPWK_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	101;"	d
REG_PMC_SLPWK_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	64;"	d
REG_PMC_SLPWK_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	105;"	d
REG_PMC_SLPWK_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	68;"	d
REG_PMC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	50;"	d
REG_PMC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	87;"	d
REG_PMC_USB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	46;"	d
REG_PMC_USB	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	83;"	d
REG_PMC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	55;"	d
REG_PMC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	92;"	d
REG_PMC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	56;"	d
REG_PMC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	93;"	d
_SAMV71_PMC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pmc.h	31;"	d
REG_PWM0_CCNT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	107;"	d
REG_PWM0_CCNT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	219;"	d
REG_PWM0_CCNT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	115;"	d
REG_PWM0_CCNT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	227;"	d
REG_PWM0_CCNT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	123;"	d
REG_PWM0_CCNT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	235;"	d
REG_PWM0_CCNT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	131;"	d
REG_PWM0_CCNT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	243;"	d
REG_PWM0_CDTY0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	103;"	d
REG_PWM0_CDTY0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	215;"	d
REG_PWM0_CDTY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	111;"	d
REG_PWM0_CDTY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	223;"	d
REG_PWM0_CDTY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	119;"	d
REG_PWM0_CDTY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	231;"	d
REG_PWM0_CDTY3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	127;"	d
REG_PWM0_CDTY3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	239;"	d
REG_PWM0_CDTYUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	104;"	d
REG_PWM0_CDTYUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	216;"	d
REG_PWM0_CDTYUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	112;"	d
REG_PWM0_CDTYUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	224;"	d
REG_PWM0_CDTYUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	120;"	d
REG_PWM0_CDTYUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	232;"	d
REG_PWM0_CDTYUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	128;"	d
REG_PWM0_CDTYUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	240;"	d
REG_PWM0_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	147;"	d
REG_PWM0_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	35;"	d
REG_PWM0_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	184;"	d
REG_PWM0_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	72;"	d
REG_PWM0_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	188;"	d
REG_PWM0_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	76;"	d
REG_PWM0_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	192;"	d
REG_PWM0_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	80;"	d
REG_PWM0_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	196;"	d
REG_PWM0_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	84;"	d
REG_PWM0_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	200;"	d
REG_PWM0_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	88;"	d
REG_PWM0_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	204;"	d
REG_PWM0_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	92;"	d
REG_PWM0_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	208;"	d
REG_PWM0_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	96;"	d
REG_PWM0_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	100;"	d
REG_PWM0_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	212;"	d
REG_PWM0_CMPMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	185;"	d
REG_PWM0_CMPMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	73;"	d
REG_PWM0_CMPMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	189;"	d
REG_PWM0_CMPMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	77;"	d
REG_PWM0_CMPMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	193;"	d
REG_PWM0_CMPMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	81;"	d
REG_PWM0_CMPMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	197;"	d
REG_PWM0_CMPMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	85;"	d
REG_PWM0_CMPMUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	201;"	d
REG_PWM0_CMPMUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	89;"	d
REG_PWM0_CMPMUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	205;"	d
REG_PWM0_CMPMUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	93;"	d
REG_PWM0_CMPMUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	209;"	d
REG_PWM0_CMPMUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	97;"	d
REG_PWM0_CMPMUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	101;"	d
REG_PWM0_CMPMUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	213;"	d
REG_PWM0_CMPV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	182;"	d
REG_PWM0_CMPV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	70;"	d
REG_PWM0_CMPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	186;"	d
REG_PWM0_CMPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	74;"	d
REG_PWM0_CMPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	190;"	d
REG_PWM0_CMPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	78;"	d
REG_PWM0_CMPV3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	194;"	d
REG_PWM0_CMPV3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	82;"	d
REG_PWM0_CMPV4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	198;"	d
REG_PWM0_CMPV4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	86;"	d
REG_PWM0_CMPV5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	202;"	d
REG_PWM0_CMPV5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	90;"	d
REG_PWM0_CMPV6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	206;"	d
REG_PWM0_CMPV6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	94;"	d
REG_PWM0_CMPV7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	210;"	d
REG_PWM0_CMPV7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	98;"	d
REG_PWM0_CMPVUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	183;"	d
REG_PWM0_CMPVUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	71;"	d
REG_PWM0_CMPVUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	187;"	d
REG_PWM0_CMPVUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	75;"	d
REG_PWM0_CMPVUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	191;"	d
REG_PWM0_CMPVUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	79;"	d
REG_PWM0_CMPVUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	195;"	d
REG_PWM0_CMPVUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	83;"	d
REG_PWM0_CMPVUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	199;"	d
REG_PWM0_CMPVUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	87;"	d
REG_PWM0_CMPVUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	203;"	d
REG_PWM0_CMPVUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	91;"	d
REG_PWM0_CMPVUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	207;"	d
REG_PWM0_CMPVUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	95;"	d
REG_PWM0_CMPVUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	211;"	d
REG_PWM0_CMPVUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	99;"	d
REG_PWM0_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	102;"	d
REG_PWM0_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	214;"	d
REG_PWM0_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	110;"	d
REG_PWM0_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	222;"	d
REG_PWM0_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	118;"	d
REG_PWM0_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	230;"	d
REG_PWM0_CMR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	126;"	d
REG_PWM0_CMR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	238;"	d
REG_PWM0_CMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	134;"	d
REG_PWM0_CMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	246;"	d
REG_PWM0_CMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	135;"	d
REG_PWM0_CMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	247;"	d
REG_PWM0_CMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	138;"	d
REG_PWM0_CMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	250;"	d
REG_PWM0_CMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	141;"	d
REG_PWM0_CMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	253;"	d
REG_PWM0_CPRD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	105;"	d
REG_PWM0_CPRD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	217;"	d
REG_PWM0_CPRD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	113;"	d
REG_PWM0_CPRD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	225;"	d
REG_PWM0_CPRD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	121;"	d
REG_PWM0_CPRD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	233;"	d
REG_PWM0_CPRD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	129;"	d
REG_PWM0_CPRD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	241;"	d
REG_PWM0_CPRDUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	106;"	d
REG_PWM0_CPRDUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	218;"	d
REG_PWM0_CPRDUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	114;"	d
REG_PWM0_CPRDUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	226;"	d
REG_PWM0_CPRDUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	122;"	d
REG_PWM0_CPRDUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	234;"	d
REG_PWM0_CPRDUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	130;"	d
REG_PWM0_CPRDUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	242;"	d
REG_PWM0_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	149;"	d
REG_PWM0_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	37;"	d
REG_PWM0_DMAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	156;"	d
REG_PWM0_DMAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	44;"	d
REG_PWM0_DT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	108;"	d
REG_PWM0_DT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	220;"	d
REG_PWM0_DT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	116;"	d
REG_PWM0_DT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	228;"	d
REG_PWM0_DT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	124;"	d
REG_PWM0_DT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	236;"	d
REG_PWM0_DT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	132;"	d
REG_PWM0_DT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	244;"	d
REG_PWM0_DTUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	109;"	d
REG_PWM0_DTUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	221;"	d
REG_PWM0_DTUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	117;"	d
REG_PWM0_DTUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	229;"	d
REG_PWM0_DTUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	125;"	d
REG_PWM0_DTUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	237;"	d
REG_PWM0_DTUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	133;"	d
REG_PWM0_DTUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	245;"	d
REG_PWM0_ELMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	175;"	d
REG_PWM0_ELMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	63;"	d
REG_PWM0_ENA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	148;"	d
REG_PWM0_ENA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	36;"	d
REG_PWM0_ETRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	136;"	d
REG_PWM0_ETRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	248;"	d
REG_PWM0_ETRG2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	139;"	d
REG_PWM0_ETRG2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	251;"	d
REG_PWM0_ETRG3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	142;"	d
REG_PWM0_ETRG3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	254;"	d
REG_PWM0_ETRG4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	144;"	d
REG_PWM0_ETRG4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	256;"	d
REG_PWM0_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	172;"	d
REG_PWM0_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	60;"	d
REG_PWM0_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	170;"	d
REG_PWM0_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	58;"	d
REG_PWM0_FPE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	174;"	d
REG_PWM0_FPE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	62;"	d
REG_PWM0_FPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	173;"	d
REG_PWM0_FPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	61;"	d
REG_PWM0_FPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	179;"	d
REG_PWM0_FPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	67;"	d
REG_PWM0_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	171;"	d
REG_PWM0_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	59;"	d
REG_PWM0_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	152;"	d
REG_PWM0_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	40;"	d
REG_PWM0_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	161;"	d
REG_PWM0_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	49;"	d
REG_PWM0_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	151;"	d
REG_PWM0_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	39;"	d
REG_PWM0_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	160;"	d
REG_PWM0_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	48;"	d
REG_PWM0_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	153;"	d
REG_PWM0_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	41;"	d
REG_PWM0_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	162;"	d
REG_PWM0_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	50;"	d
REG_PWM0_ISR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	154;"	d
REG_PWM0_ISR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	42;"	d
REG_PWM0_ISR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	163;"	d
REG_PWM0_ISR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	51;"	d
REG_PWM0_LEBR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	137;"	d
REG_PWM0_LEBR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	249;"	d
REG_PWM0_LEBR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	140;"	d
REG_PWM0_LEBR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	252;"	d
REG_PWM0_LEBR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	143;"	d
REG_PWM0_LEBR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	255;"	d
REG_PWM0_LEBR4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	145;"	d
REG_PWM0_LEBR4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	257;"	d
REG_PWM0_OOV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	164;"	d
REG_PWM0_OOV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	52;"	d
REG_PWM0_OS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	165;"	d
REG_PWM0_OS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	53;"	d
REG_PWM0_OSC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	167;"	d
REG_PWM0_OSC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	55;"	d
REG_PWM0_OSCUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	169;"	d
REG_PWM0_OSCUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	57;"	d
REG_PWM0_OSS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	166;"	d
REG_PWM0_OSS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	54;"	d
REG_PWM0_OSSUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	168;"	d
REG_PWM0_OSSUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	56;"	d
REG_PWM0_SCM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	155;"	d
REG_PWM0_SCM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	43;"	d
REG_PWM0_SCUC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	157;"	d
REG_PWM0_SCUC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	45;"	d
REG_PWM0_SCUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	158;"	d
REG_PWM0_SCUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	46;"	d
REG_PWM0_SCUPUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	159;"	d
REG_PWM0_SCUPUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	47;"	d
REG_PWM0_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	178;"	d
REG_PWM0_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	66;"	d
REG_PWM0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	150;"	d
REG_PWM0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	38;"	d
REG_PWM0_SSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	176;"	d
REG_PWM0_SSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	64;"	d
REG_PWM0_SSPUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	177;"	d
REG_PWM0_SSPUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	65;"	d
REG_PWM0_WPCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	180;"	d
REG_PWM0_WPCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	68;"	d
REG_PWM0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	181;"	d
REG_PWM0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	69;"	d
_SAMV71_PWM0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm0.h	31;"	d
REG_PWM1_CCNT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	107;"	d
REG_PWM1_CCNT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	219;"	d
REG_PWM1_CCNT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	115;"	d
REG_PWM1_CCNT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	227;"	d
REG_PWM1_CCNT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	123;"	d
REG_PWM1_CCNT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	235;"	d
REG_PWM1_CCNT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	131;"	d
REG_PWM1_CCNT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	243;"	d
REG_PWM1_CDTY0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	103;"	d
REG_PWM1_CDTY0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	215;"	d
REG_PWM1_CDTY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	111;"	d
REG_PWM1_CDTY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	223;"	d
REG_PWM1_CDTY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	119;"	d
REG_PWM1_CDTY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	231;"	d
REG_PWM1_CDTY3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	127;"	d
REG_PWM1_CDTY3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	239;"	d
REG_PWM1_CDTYUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	104;"	d
REG_PWM1_CDTYUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	216;"	d
REG_PWM1_CDTYUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	112;"	d
REG_PWM1_CDTYUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	224;"	d
REG_PWM1_CDTYUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	120;"	d
REG_PWM1_CDTYUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	232;"	d
REG_PWM1_CDTYUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	128;"	d
REG_PWM1_CDTYUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	240;"	d
REG_PWM1_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	147;"	d
REG_PWM1_CLK	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	35;"	d
REG_PWM1_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	184;"	d
REG_PWM1_CMPM0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	72;"	d
REG_PWM1_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	188;"	d
REG_PWM1_CMPM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	76;"	d
REG_PWM1_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	192;"	d
REG_PWM1_CMPM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	80;"	d
REG_PWM1_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	196;"	d
REG_PWM1_CMPM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	84;"	d
REG_PWM1_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	200;"	d
REG_PWM1_CMPM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	88;"	d
REG_PWM1_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	204;"	d
REG_PWM1_CMPM5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	92;"	d
REG_PWM1_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	208;"	d
REG_PWM1_CMPM6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	96;"	d
REG_PWM1_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	100;"	d
REG_PWM1_CMPM7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	212;"	d
REG_PWM1_CMPMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	185;"	d
REG_PWM1_CMPMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	73;"	d
REG_PWM1_CMPMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	189;"	d
REG_PWM1_CMPMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	77;"	d
REG_PWM1_CMPMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	193;"	d
REG_PWM1_CMPMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	81;"	d
REG_PWM1_CMPMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	197;"	d
REG_PWM1_CMPMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	85;"	d
REG_PWM1_CMPMUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	201;"	d
REG_PWM1_CMPMUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	89;"	d
REG_PWM1_CMPMUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	205;"	d
REG_PWM1_CMPMUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	93;"	d
REG_PWM1_CMPMUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	209;"	d
REG_PWM1_CMPMUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	97;"	d
REG_PWM1_CMPMUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	101;"	d
REG_PWM1_CMPMUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	213;"	d
REG_PWM1_CMPV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	182;"	d
REG_PWM1_CMPV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	70;"	d
REG_PWM1_CMPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	186;"	d
REG_PWM1_CMPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	74;"	d
REG_PWM1_CMPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	190;"	d
REG_PWM1_CMPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	78;"	d
REG_PWM1_CMPV3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	194;"	d
REG_PWM1_CMPV3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	82;"	d
REG_PWM1_CMPV4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	198;"	d
REG_PWM1_CMPV4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	86;"	d
REG_PWM1_CMPV5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	202;"	d
REG_PWM1_CMPV5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	90;"	d
REG_PWM1_CMPV6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	206;"	d
REG_PWM1_CMPV6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	94;"	d
REG_PWM1_CMPV7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	210;"	d
REG_PWM1_CMPV7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	98;"	d
REG_PWM1_CMPVUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	183;"	d
REG_PWM1_CMPVUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	71;"	d
REG_PWM1_CMPVUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	187;"	d
REG_PWM1_CMPVUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	75;"	d
REG_PWM1_CMPVUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	191;"	d
REG_PWM1_CMPVUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	79;"	d
REG_PWM1_CMPVUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	195;"	d
REG_PWM1_CMPVUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	83;"	d
REG_PWM1_CMPVUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	199;"	d
REG_PWM1_CMPVUPD4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	87;"	d
REG_PWM1_CMPVUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	203;"	d
REG_PWM1_CMPVUPD5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	91;"	d
REG_PWM1_CMPVUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	207;"	d
REG_PWM1_CMPVUPD6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	95;"	d
REG_PWM1_CMPVUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	211;"	d
REG_PWM1_CMPVUPD7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	99;"	d
REG_PWM1_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	102;"	d
REG_PWM1_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	214;"	d
REG_PWM1_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	110;"	d
REG_PWM1_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	222;"	d
REG_PWM1_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	118;"	d
REG_PWM1_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	230;"	d
REG_PWM1_CMR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	126;"	d
REG_PWM1_CMR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	238;"	d
REG_PWM1_CMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	134;"	d
REG_PWM1_CMUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	246;"	d
REG_PWM1_CMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	135;"	d
REG_PWM1_CMUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	247;"	d
REG_PWM1_CMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	138;"	d
REG_PWM1_CMUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	250;"	d
REG_PWM1_CMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	141;"	d
REG_PWM1_CMUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	253;"	d
REG_PWM1_CPRD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	105;"	d
REG_PWM1_CPRD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	217;"	d
REG_PWM1_CPRD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	113;"	d
REG_PWM1_CPRD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	225;"	d
REG_PWM1_CPRD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	121;"	d
REG_PWM1_CPRD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	233;"	d
REG_PWM1_CPRD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	129;"	d
REG_PWM1_CPRD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	241;"	d
REG_PWM1_CPRDUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	106;"	d
REG_PWM1_CPRDUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	218;"	d
REG_PWM1_CPRDUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	114;"	d
REG_PWM1_CPRDUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	226;"	d
REG_PWM1_CPRDUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	122;"	d
REG_PWM1_CPRDUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	234;"	d
REG_PWM1_CPRDUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	130;"	d
REG_PWM1_CPRDUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	242;"	d
REG_PWM1_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	149;"	d
REG_PWM1_DIS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	37;"	d
REG_PWM1_DMAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	156;"	d
REG_PWM1_DMAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	44;"	d
REG_PWM1_DT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	108;"	d
REG_PWM1_DT0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	220;"	d
REG_PWM1_DT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	116;"	d
REG_PWM1_DT1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	228;"	d
REG_PWM1_DT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	124;"	d
REG_PWM1_DT2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	236;"	d
REG_PWM1_DT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	132;"	d
REG_PWM1_DT3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	244;"	d
REG_PWM1_DTUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	109;"	d
REG_PWM1_DTUPD0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	221;"	d
REG_PWM1_DTUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	117;"	d
REG_PWM1_DTUPD1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	229;"	d
REG_PWM1_DTUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	125;"	d
REG_PWM1_DTUPD2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	237;"	d
REG_PWM1_DTUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	133;"	d
REG_PWM1_DTUPD3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	245;"	d
REG_PWM1_ELMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	175;"	d
REG_PWM1_ELMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	63;"	d
REG_PWM1_ENA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	148;"	d
REG_PWM1_ENA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	36;"	d
REG_PWM1_ETRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	136;"	d
REG_PWM1_ETRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	248;"	d
REG_PWM1_ETRG2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	139;"	d
REG_PWM1_ETRG2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	251;"	d
REG_PWM1_ETRG3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	142;"	d
REG_PWM1_ETRG3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	254;"	d
REG_PWM1_ETRG4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	144;"	d
REG_PWM1_ETRG4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	256;"	d
REG_PWM1_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	172;"	d
REG_PWM1_FCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	60;"	d
REG_PWM1_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	170;"	d
REG_PWM1_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	58;"	d
REG_PWM1_FPE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	174;"	d
REG_PWM1_FPE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	62;"	d
REG_PWM1_FPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	173;"	d
REG_PWM1_FPV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	61;"	d
REG_PWM1_FPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	179;"	d
REG_PWM1_FPV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	67;"	d
REG_PWM1_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	171;"	d
REG_PWM1_FSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	59;"	d
REG_PWM1_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	152;"	d
REG_PWM1_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	40;"	d
REG_PWM1_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	161;"	d
REG_PWM1_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	49;"	d
REG_PWM1_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	151;"	d
REG_PWM1_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	39;"	d
REG_PWM1_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	160;"	d
REG_PWM1_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	48;"	d
REG_PWM1_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	153;"	d
REG_PWM1_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	41;"	d
REG_PWM1_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	162;"	d
REG_PWM1_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	50;"	d
REG_PWM1_ISR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	154;"	d
REG_PWM1_ISR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	42;"	d
REG_PWM1_ISR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	163;"	d
REG_PWM1_ISR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	51;"	d
REG_PWM1_LEBR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	137;"	d
REG_PWM1_LEBR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	249;"	d
REG_PWM1_LEBR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	140;"	d
REG_PWM1_LEBR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	252;"	d
REG_PWM1_LEBR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	143;"	d
REG_PWM1_LEBR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	255;"	d
REG_PWM1_LEBR4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	145;"	d
REG_PWM1_LEBR4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	257;"	d
REG_PWM1_OOV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	164;"	d
REG_PWM1_OOV	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	52;"	d
REG_PWM1_OS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	165;"	d
REG_PWM1_OS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	53;"	d
REG_PWM1_OSC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	167;"	d
REG_PWM1_OSC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	55;"	d
REG_PWM1_OSCUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	169;"	d
REG_PWM1_OSCUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	57;"	d
REG_PWM1_OSS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	166;"	d
REG_PWM1_OSS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	54;"	d
REG_PWM1_OSSUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	168;"	d
REG_PWM1_OSSUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	56;"	d
REG_PWM1_SCM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	155;"	d
REG_PWM1_SCM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	43;"	d
REG_PWM1_SCUC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	157;"	d
REG_PWM1_SCUC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	45;"	d
REG_PWM1_SCUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	158;"	d
REG_PWM1_SCUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	46;"	d
REG_PWM1_SCUPUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	159;"	d
REG_PWM1_SCUPUPD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	47;"	d
REG_PWM1_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	178;"	d
REG_PWM1_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	66;"	d
REG_PWM1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	150;"	d
REG_PWM1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	38;"	d
REG_PWM1_SSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	176;"	d
REG_PWM1_SSPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	64;"	d
REG_PWM1_SSPUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	177;"	d
REG_PWM1_SSPUP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	65;"	d
REG_PWM1_WPCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	180;"	d
REG_PWM1_WPCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	68;"	d
REG_PWM1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	181;"	d
REG_PWM1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	69;"	d
_SAMV71_PWM1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_pwm1.h	31;"	d
REG_QSPI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	35;"	d
REG_QSPI_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	52;"	d
REG_QSPI_IAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	44;"	d
REG_QSPI_IAR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	61;"	d
REG_QSPI_ICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	45;"	d
REG_QSPI_ICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	62;"	d
REG_QSPI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	41;"	d
REG_QSPI_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	58;"	d
REG_QSPI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	40;"	d
REG_QSPI_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	57;"	d
REG_QSPI_IFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	46;"	d
REG_QSPI_IFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	63;"	d
REG_QSPI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	42;"	d
REG_QSPI_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	59;"	d
REG_QSPI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	36;"	d
REG_QSPI_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	53;"	d
REG_QSPI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	37;"	d
REG_QSPI_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	54;"	d
REG_QSPI_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	43;"	d
REG_QSPI_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	60;"	d
REG_QSPI_SKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	48;"	d
REG_QSPI_SKR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	65;"	d
REG_QSPI_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	47;"	d
REG_QSPI_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	64;"	d
REG_QSPI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	39;"	d
REG_QSPI_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	56;"	d
REG_QSPI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	38;"	d
REG_QSPI_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	55;"	d
REG_QSPI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	49;"	d
REG_QSPI_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	66;"	d
REG_QSPI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	50;"	d
REG_QSPI_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	67;"	d
_SAMV71_QSPI_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_qspi.h	31;"	d
REG_RSTC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	35;"	d
REG_RSTC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	39;"	d
REG_RSTC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	37;"	d
REG_RSTC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	41;"	d
REG_RSTC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	36;"	d
REG_RSTC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	40;"	d
_SAMV71_RSTC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rstc.h	31;"	d
REG_RSWDT_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	35;"	d
REG_RSWDT_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	39;"	d
REG_RSWDT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	36;"	d
REG_RSWDT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	40;"	d
REG_RSWDT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	37;"	d
REG_RSWDT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	41;"	d
_SAMV71_RSWDT_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rswdt.h	31;"	d
REG_RTC_CALALR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	40;"	d
REG_RTC_CALALR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	53;"	d
REG_RTC_CALR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	38;"	d
REG_RTC_CALR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	51;"	d
REG_RTC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	35;"	d
REG_RTC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	48;"	d
REG_RTC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	44;"	d
REG_RTC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	57;"	d
REG_RTC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	43;"	d
REG_RTC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	56;"	d
REG_RTC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	45;"	d
REG_RTC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	58;"	d
REG_RTC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	36;"	d
REG_RTC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	49;"	d
REG_RTC_SCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	42;"	d
REG_RTC_SCCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	55;"	d
REG_RTC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	41;"	d
REG_RTC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	54;"	d
REG_RTC_TIMALR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	39;"	d
REG_RTC_TIMALR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	52;"	d
REG_RTC_TIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	37;"	d
REG_RTC_TIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	50;"	d
REG_RTC_VER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	46;"	d
REG_RTC_VER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	59;"	d
_SAMV71_RTC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtc.h	31;"	d
REG_RTT_AR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	36;"	d
REG_RTT_AR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	41;"	d
REG_RTT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	35;"	d
REG_RTT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	40;"	d
REG_RTT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	38;"	d
REG_RTT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	43;"	d
REG_RTT_VR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	37;"	d
REG_RTT_VR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	42;"	d
_SAMV71_RTT_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_rtt.h	31;"	d
REG_SDRAMC_CFR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	44;"	d
REG_SDRAMC_CFR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	58;"	d
REG_SDRAMC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	37;"	d
REG_SDRAMC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	51;"	d
REG_SDRAMC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	40;"	d
REG_SDRAMC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	54;"	d
REG_SDRAMC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	39;"	d
REG_SDRAMC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	53;"	d
REG_SDRAMC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	41;"	d
REG_SDRAMC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	55;"	d
REG_SDRAMC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	42;"	d
REG_SDRAMC_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	56;"	d
REG_SDRAMC_LPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	38;"	d
REG_SDRAMC_LPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	52;"	d
REG_SDRAMC_MDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	43;"	d
REG_SDRAMC_MDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	57;"	d
REG_SDRAMC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	35;"	d
REG_SDRAMC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	49;"	d
REG_SDRAMC_OCMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	45;"	d
REG_SDRAMC_OCMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	59;"	d
REG_SDRAMC_OCMS_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	46;"	d
REG_SDRAMC_OCMS_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	60;"	d
REG_SDRAMC_OCMS_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	47;"	d
REG_SDRAMC_OCMS_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	61;"	d
REG_SDRAMC_TR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	36;"	d
REG_SDRAMC_TR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	50;"	d
_SAMV71_SDRAMC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_sdramc.h	31;"	d
REG_SMC_CYCLE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	37;"	d
REG_SMC_CYCLE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	59;"	d
REG_SMC_CYCLE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	41;"	d
REG_SMC_CYCLE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	63;"	d
REG_SMC_CYCLE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	45;"	d
REG_SMC_CYCLE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	67;"	d
REG_SMC_CYCLE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	49;"	d
REG_SMC_CYCLE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	71;"	d
REG_SMC_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	52;"	d
REG_SMC_KEY1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	74;"	d
REG_SMC_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	53;"	d
REG_SMC_KEY2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	75;"	d
REG_SMC_MODE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	38;"	d
REG_SMC_MODE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	60;"	d
REG_SMC_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	42;"	d
REG_SMC_MODE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	64;"	d
REG_SMC_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	46;"	d
REG_SMC_MODE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	68;"	d
REG_SMC_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	50;"	d
REG_SMC_MODE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	72;"	d
REG_SMC_OCMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	51;"	d
REG_SMC_OCMS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	73;"	d
REG_SMC_PULSE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	36;"	d
REG_SMC_PULSE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	58;"	d
REG_SMC_PULSE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	40;"	d
REG_SMC_PULSE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	62;"	d
REG_SMC_PULSE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	44;"	d
REG_SMC_PULSE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	66;"	d
REG_SMC_PULSE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	48;"	d
REG_SMC_PULSE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	70;"	d
REG_SMC_SETUP0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	35;"	d
REG_SMC_SETUP0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	57;"	d
REG_SMC_SETUP1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	39;"	d
REG_SMC_SETUP1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	61;"	d
REG_SMC_SETUP2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	43;"	d
REG_SMC_SETUP2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	65;"	d
REG_SMC_SETUP3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	47;"	d
REG_SMC_SETUP3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	69;"	d
REG_SMC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	54;"	d
REG_SMC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	76;"	d
REG_SMC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	55;"	d
REG_SMC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	77;"	d
_SAMV71_SMC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_smc.h	31;"	d
REG_SPI0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	35;"	d
REG_SPI0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	47;"	d
REG_SPI0_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	43;"	d
REG_SPI0_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	55;"	d
REG_SPI0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	41;"	d
REG_SPI0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	53;"	d
REG_SPI0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	40;"	d
REG_SPI0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	52;"	d
REG_SPI0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	42;"	d
REG_SPI0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	54;"	d
REG_SPI0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	36;"	d
REG_SPI0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	48;"	d
REG_SPI0_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	37;"	d
REG_SPI0_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	49;"	d
REG_SPI0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	39;"	d
REG_SPI0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	51;"	d
REG_SPI0_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	38;"	d
REG_SPI0_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	50;"	d
REG_SPI0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	44;"	d
REG_SPI0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	56;"	d
REG_SPI0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	45;"	d
REG_SPI0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	57;"	d
_SAMV71_SPI0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi0.h	31;"	d
REG_SPI1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	35;"	d
REG_SPI1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	47;"	d
REG_SPI1_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	43;"	d
REG_SPI1_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	55;"	d
REG_SPI1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	41;"	d
REG_SPI1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	53;"	d
REG_SPI1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	40;"	d
REG_SPI1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	52;"	d
REG_SPI1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	42;"	d
REG_SPI1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	54;"	d
REG_SPI1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	36;"	d
REG_SPI1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	48;"	d
REG_SPI1_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	37;"	d
REG_SPI1_RDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	49;"	d
REG_SPI1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	39;"	d
REG_SPI1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	51;"	d
REG_SPI1_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	38;"	d
REG_SPI1_TDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	50;"	d
REG_SPI1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	44;"	d
REG_SPI1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	56;"	d
REG_SPI1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	45;"	d
REG_SPI1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	57;"	d
_SAMV71_SPI1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_spi1.h	31;"	d
REG_SSC_CMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	36;"	d
REG_SSC_CMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	55;"	d
REG_SSC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	35;"	d
REG_SSC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	54;"	d
REG_SSC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	49;"	d
REG_SSC_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	68;"	d
REG_SSC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	48;"	d
REG_SSC_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	67;"	d
REG_SSC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	50;"	d
REG_SSC_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	69;"	d
REG_SSC_RC0R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	45;"	d
REG_SSC_RC0R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	64;"	d
REG_SSC_RC1R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	46;"	d
REG_SSC_RC1R	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	65;"	d
REG_SSC_RCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	37;"	d
REG_SSC_RCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	56;"	d
REG_SSC_RFMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	38;"	d
REG_SSC_RFMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	57;"	d
REG_SSC_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	41;"	d
REG_SSC_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	60;"	d
REG_SSC_RSHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	43;"	d
REG_SSC_RSHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	62;"	d
REG_SSC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	47;"	d
REG_SSC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	66;"	d
REG_SSC_TCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	39;"	d
REG_SSC_TCMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	58;"	d
REG_SSC_TFMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	40;"	d
REG_SSC_TFMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	59;"	d
REG_SSC_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	42;"	d
REG_SSC_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	61;"	d
REG_SSC_TSHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	44;"	d
REG_SSC_TSHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	63;"	d
REG_SSC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	51;"	d
REG_SSC_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	70;"	d
REG_SSC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	52;"	d
REG_SSC_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	71;"	d
_SAMV71_SSC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_ssc.h	31;"	d
REG_SUPC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	35;"	d
REG_SUPC_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	42;"	d
REG_SUPC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	37;"	d
REG_SUPC_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	44;"	d
REG_SUPC_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	36;"	d
REG_SUPC_SMMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	43;"	d
REG_SUPC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	40;"	d
REG_SUPC_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	47;"	d
REG_SUPC_WUIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	39;"	d
REG_SUPC_WUIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	46;"	d
REG_SUPC_WUMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	38;"	d
REG_SUPC_WUMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	45;"	d
_SAMV71_SUPC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_supc.h	31;"	d
REG_TC0_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	122;"	d
REG_TC0_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	74;"	d
REG_TC0_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	123;"	d
REG_TC0_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	75;"	d
REG_TC0_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	35;"	d
REG_TC0_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	83;"	d
REG_TC0_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	48;"	d
REG_TC0_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	96;"	d
REG_TC0_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	109;"	d
REG_TC0_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	61;"	d
REG_TC0_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	36;"	d
REG_TC0_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	84;"	d
REG_TC0_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	49;"	d
REG_TC0_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	97;"	d
REG_TC0_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	110;"	d
REG_TC0_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	62;"	d
REG_TC0_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	39;"	d
REG_TC0_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	87;"	d
REG_TC0_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	100;"	d
REG_TC0_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	52;"	d
REG_TC0_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	113;"	d
REG_TC0_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	65;"	d
REG_TC0_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	47;"	d
REG_TC0_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	95;"	d
REG_TC0_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	108;"	d
REG_TC0_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	60;"	d
REG_TC0_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	121;"	d
REG_TC0_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	73;"	d
REG_TC0_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	128;"	d
REG_TC0_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	80;"	d
REG_TC0_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	45;"	d
REG_TC0_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	93;"	d
REG_TC0_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	106;"	d
REG_TC0_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	58;"	d
REG_TC0_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	119;"	d
REG_TC0_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	71;"	d
REG_TC0_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	44;"	d
REG_TC0_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	92;"	d
REG_TC0_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	105;"	d
REG_TC0_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	57;"	d
REG_TC0_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	118;"	d
REG_TC0_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	70;"	d
REG_TC0_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	46;"	d
REG_TC0_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	94;"	d
REG_TC0_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	107;"	d
REG_TC0_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	59;"	d
REG_TC0_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	120;"	d
REG_TC0_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	72;"	d
REG_TC0_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	125;"	d
REG_TC0_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	77;"	d
REG_TC0_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	124;"	d
REG_TC0_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	76;"	d
REG_TC0_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	126;"	d
REG_TC0_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	78;"	d
REG_TC0_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	127;"	d
REG_TC0_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	79;"	d
REG_TC0_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	40;"	d
REG_TC0_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	88;"	d
REG_TC0_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	101;"	d
REG_TC0_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	53;"	d
REG_TC0_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	114;"	d
REG_TC0_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	66;"	d
REG_TC0_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	38;"	d
REG_TC0_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	86;"	d
REG_TC0_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	51;"	d
REG_TC0_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	99;"	d
REG_TC0_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	112;"	d
REG_TC0_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	64;"	d
REG_TC0_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	41;"	d
REG_TC0_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	89;"	d
REG_TC0_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	102;"	d
REG_TC0_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	54;"	d
REG_TC0_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	115;"	d
REG_TC0_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	67;"	d
REG_TC0_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	42;"	d
REG_TC0_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	90;"	d
REG_TC0_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	103;"	d
REG_TC0_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	55;"	d
REG_TC0_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	116;"	d
REG_TC0_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	68;"	d
REG_TC0_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	37;"	d
REG_TC0_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	85;"	d
REG_TC0_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	50;"	d
REG_TC0_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	98;"	d
REG_TC0_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	111;"	d
REG_TC0_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	63;"	d
REG_TC0_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	43;"	d
REG_TC0_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	91;"	d
REG_TC0_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	104;"	d
REG_TC0_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	56;"	d
REG_TC0_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	117;"	d
REG_TC0_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	69;"	d
REG_TC0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	129;"	d
REG_TC0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	81;"	d
_SAMV71_TC0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc0.h	31;"	d
REG_TC1_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	122;"	d
REG_TC1_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	74;"	d
REG_TC1_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	123;"	d
REG_TC1_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	75;"	d
REG_TC1_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	35;"	d
REG_TC1_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	83;"	d
REG_TC1_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	48;"	d
REG_TC1_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	96;"	d
REG_TC1_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	109;"	d
REG_TC1_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	61;"	d
REG_TC1_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	36;"	d
REG_TC1_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	84;"	d
REG_TC1_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	49;"	d
REG_TC1_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	97;"	d
REG_TC1_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	110;"	d
REG_TC1_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	62;"	d
REG_TC1_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	39;"	d
REG_TC1_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	87;"	d
REG_TC1_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	100;"	d
REG_TC1_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	52;"	d
REG_TC1_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	113;"	d
REG_TC1_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	65;"	d
REG_TC1_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	47;"	d
REG_TC1_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	95;"	d
REG_TC1_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	108;"	d
REG_TC1_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	60;"	d
REG_TC1_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	121;"	d
REG_TC1_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	73;"	d
REG_TC1_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	128;"	d
REG_TC1_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	80;"	d
REG_TC1_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	45;"	d
REG_TC1_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	93;"	d
REG_TC1_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	106;"	d
REG_TC1_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	58;"	d
REG_TC1_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	119;"	d
REG_TC1_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	71;"	d
REG_TC1_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	44;"	d
REG_TC1_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	92;"	d
REG_TC1_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	105;"	d
REG_TC1_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	57;"	d
REG_TC1_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	118;"	d
REG_TC1_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	70;"	d
REG_TC1_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	46;"	d
REG_TC1_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	94;"	d
REG_TC1_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	107;"	d
REG_TC1_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	59;"	d
REG_TC1_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	120;"	d
REG_TC1_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	72;"	d
REG_TC1_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	125;"	d
REG_TC1_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	77;"	d
REG_TC1_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	124;"	d
REG_TC1_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	76;"	d
REG_TC1_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	126;"	d
REG_TC1_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	78;"	d
REG_TC1_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	127;"	d
REG_TC1_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	79;"	d
REG_TC1_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	40;"	d
REG_TC1_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	88;"	d
REG_TC1_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	101;"	d
REG_TC1_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	53;"	d
REG_TC1_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	114;"	d
REG_TC1_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	66;"	d
REG_TC1_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	38;"	d
REG_TC1_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	86;"	d
REG_TC1_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	51;"	d
REG_TC1_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	99;"	d
REG_TC1_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	112;"	d
REG_TC1_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	64;"	d
REG_TC1_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	41;"	d
REG_TC1_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	89;"	d
REG_TC1_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	102;"	d
REG_TC1_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	54;"	d
REG_TC1_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	115;"	d
REG_TC1_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	67;"	d
REG_TC1_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	42;"	d
REG_TC1_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	90;"	d
REG_TC1_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	103;"	d
REG_TC1_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	55;"	d
REG_TC1_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	116;"	d
REG_TC1_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	68;"	d
REG_TC1_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	37;"	d
REG_TC1_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	85;"	d
REG_TC1_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	50;"	d
REG_TC1_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	98;"	d
REG_TC1_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	111;"	d
REG_TC1_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	63;"	d
REG_TC1_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	43;"	d
REG_TC1_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	91;"	d
REG_TC1_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	104;"	d
REG_TC1_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	56;"	d
REG_TC1_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	117;"	d
REG_TC1_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	69;"	d
REG_TC1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	129;"	d
REG_TC1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	81;"	d
_SAMV71_TC1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc1.h	31;"	d
REG_TC2_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	122;"	d
REG_TC2_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	74;"	d
REG_TC2_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	123;"	d
REG_TC2_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	75;"	d
REG_TC2_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	35;"	d
REG_TC2_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	83;"	d
REG_TC2_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	48;"	d
REG_TC2_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	96;"	d
REG_TC2_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	109;"	d
REG_TC2_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	61;"	d
REG_TC2_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	36;"	d
REG_TC2_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	84;"	d
REG_TC2_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	49;"	d
REG_TC2_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	97;"	d
REG_TC2_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	110;"	d
REG_TC2_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	62;"	d
REG_TC2_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	39;"	d
REG_TC2_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	87;"	d
REG_TC2_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	100;"	d
REG_TC2_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	52;"	d
REG_TC2_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	113;"	d
REG_TC2_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	65;"	d
REG_TC2_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	47;"	d
REG_TC2_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	95;"	d
REG_TC2_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	108;"	d
REG_TC2_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	60;"	d
REG_TC2_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	121;"	d
REG_TC2_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	73;"	d
REG_TC2_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	128;"	d
REG_TC2_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	80;"	d
REG_TC2_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	45;"	d
REG_TC2_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	93;"	d
REG_TC2_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	106;"	d
REG_TC2_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	58;"	d
REG_TC2_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	119;"	d
REG_TC2_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	71;"	d
REG_TC2_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	44;"	d
REG_TC2_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	92;"	d
REG_TC2_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	105;"	d
REG_TC2_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	57;"	d
REG_TC2_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	118;"	d
REG_TC2_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	70;"	d
REG_TC2_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	46;"	d
REG_TC2_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	94;"	d
REG_TC2_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	107;"	d
REG_TC2_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	59;"	d
REG_TC2_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	120;"	d
REG_TC2_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	72;"	d
REG_TC2_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	125;"	d
REG_TC2_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	77;"	d
REG_TC2_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	124;"	d
REG_TC2_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	76;"	d
REG_TC2_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	126;"	d
REG_TC2_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	78;"	d
REG_TC2_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	127;"	d
REG_TC2_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	79;"	d
REG_TC2_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	40;"	d
REG_TC2_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	88;"	d
REG_TC2_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	101;"	d
REG_TC2_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	53;"	d
REG_TC2_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	114;"	d
REG_TC2_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	66;"	d
REG_TC2_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	38;"	d
REG_TC2_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	86;"	d
REG_TC2_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	51;"	d
REG_TC2_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	99;"	d
REG_TC2_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	112;"	d
REG_TC2_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	64;"	d
REG_TC2_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	41;"	d
REG_TC2_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	89;"	d
REG_TC2_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	102;"	d
REG_TC2_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	54;"	d
REG_TC2_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	115;"	d
REG_TC2_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	67;"	d
REG_TC2_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	42;"	d
REG_TC2_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	90;"	d
REG_TC2_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	103;"	d
REG_TC2_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	55;"	d
REG_TC2_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	116;"	d
REG_TC2_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	68;"	d
REG_TC2_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	37;"	d
REG_TC2_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	85;"	d
REG_TC2_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	50;"	d
REG_TC2_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	98;"	d
REG_TC2_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	111;"	d
REG_TC2_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	63;"	d
REG_TC2_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	43;"	d
REG_TC2_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	91;"	d
REG_TC2_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	104;"	d
REG_TC2_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	56;"	d
REG_TC2_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	117;"	d
REG_TC2_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	69;"	d
REG_TC2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	129;"	d
REG_TC2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	81;"	d
_SAMV71_TC2_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc2.h	31;"	d
REG_TC3_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	122;"	d
REG_TC3_BCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	74;"	d
REG_TC3_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	123;"	d
REG_TC3_BMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	75;"	d
REG_TC3_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	35;"	d
REG_TC3_CCR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	83;"	d
REG_TC3_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	48;"	d
REG_TC3_CCR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	96;"	d
REG_TC3_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	109;"	d
REG_TC3_CCR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	61;"	d
REG_TC3_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	36;"	d
REG_TC3_CMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	84;"	d
REG_TC3_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	49;"	d
REG_TC3_CMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	97;"	d
REG_TC3_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	110;"	d
REG_TC3_CMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	62;"	d
REG_TC3_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	39;"	d
REG_TC3_CV0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	87;"	d
REG_TC3_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	100;"	d
REG_TC3_CV1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	52;"	d
REG_TC3_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	113;"	d
REG_TC3_CV2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	65;"	d
REG_TC3_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	47;"	d
REG_TC3_EMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	95;"	d
REG_TC3_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	108;"	d
REG_TC3_EMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	60;"	d
REG_TC3_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	121;"	d
REG_TC3_EMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	73;"	d
REG_TC3_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	128;"	d
REG_TC3_FMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	80;"	d
REG_TC3_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	45;"	d
REG_TC3_IDR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	93;"	d
REG_TC3_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	106;"	d
REG_TC3_IDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	58;"	d
REG_TC3_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	119;"	d
REG_TC3_IDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	71;"	d
REG_TC3_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	44;"	d
REG_TC3_IER0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	92;"	d
REG_TC3_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	105;"	d
REG_TC3_IER1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	57;"	d
REG_TC3_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	118;"	d
REG_TC3_IER2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	70;"	d
REG_TC3_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	46;"	d
REG_TC3_IMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	94;"	d
REG_TC3_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	107;"	d
REG_TC3_IMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	59;"	d
REG_TC3_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	120;"	d
REG_TC3_IMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	72;"	d
REG_TC3_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	125;"	d
REG_TC3_QIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	77;"	d
REG_TC3_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	124;"	d
REG_TC3_QIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	76;"	d
REG_TC3_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	126;"	d
REG_TC3_QIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	78;"	d
REG_TC3_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	127;"	d
REG_TC3_QISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	79;"	d
REG_TC3_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	40;"	d
REG_TC3_RA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	88;"	d
REG_TC3_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	101;"	d
REG_TC3_RA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	53;"	d
REG_TC3_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	114;"	d
REG_TC3_RA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	66;"	d
REG_TC3_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	38;"	d
REG_TC3_RAB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	86;"	d
REG_TC3_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	51;"	d
REG_TC3_RAB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	99;"	d
REG_TC3_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	112;"	d
REG_TC3_RAB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	64;"	d
REG_TC3_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	41;"	d
REG_TC3_RB0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	89;"	d
REG_TC3_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	102;"	d
REG_TC3_RB1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	54;"	d
REG_TC3_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	115;"	d
REG_TC3_RB2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	67;"	d
REG_TC3_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	42;"	d
REG_TC3_RC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	90;"	d
REG_TC3_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	103;"	d
REG_TC3_RC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	55;"	d
REG_TC3_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	116;"	d
REG_TC3_RC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	68;"	d
REG_TC3_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	37;"	d
REG_TC3_SMMR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	85;"	d
REG_TC3_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	50;"	d
REG_TC3_SMMR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	98;"	d
REG_TC3_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	111;"	d
REG_TC3_SMMR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	63;"	d
REG_TC3_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	43;"	d
REG_TC3_SR0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	91;"	d
REG_TC3_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	104;"	d
REG_TC3_SR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	56;"	d
REG_TC3_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	117;"	d
REG_TC3_SR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	69;"	d
REG_TC3_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	129;"	d
REG_TC3_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	81;"	d
_SAMV71_TC3_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_tc3.h	31;"	d
REG_TRNG_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	35;"	d
REG_TRNG_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	42;"	d
REG_TRNG_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	37;"	d
REG_TRNG_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	44;"	d
REG_TRNG_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	36;"	d
REG_TRNG_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	43;"	d
REG_TRNG_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	38;"	d
REG_TRNG_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	45;"	d
REG_TRNG_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	39;"	d
REG_TRNG_ISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	46;"	d
REG_TRNG_ODATA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	40;"	d
REG_TRNG_ODATA	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	47;"	d
_SAMV71_TRNG_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_trng.h	31;"	d
REG_TWIHS0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	35;"	d
REG_TWIHS0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	52;"	d
REG_TWIHS0_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	39;"	d
REG_TWIHS0_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	56;"	d
REG_TWIHS0_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	47;"	d
REG_TWIHS0_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	64;"	d
REG_TWIHS0_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	38;"	d
REG_TWIHS0_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	55;"	d
REG_TWIHS0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	42;"	d
REG_TWIHS0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	59;"	d
REG_TWIHS0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	41;"	d
REG_TWIHS0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	58;"	d
REG_TWIHS0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	43;"	d
REG_TWIHS0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	60;"	d
REG_TWIHS0_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	36;"	d
REG_TWIHS0_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	53;"	d
REG_TWIHS0_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	44;"	d
REG_TWIHS0_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	61;"	d
REG_TWIHS0_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	46;"	d
REG_TWIHS0_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	63;"	d
REG_TWIHS0_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	37;"	d
REG_TWIHS0_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	54;"	d
REG_TWIHS0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	40;"	d
REG_TWIHS0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	57;"	d
REG_TWIHS0_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	48;"	d
REG_TWIHS0_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	65;"	d
REG_TWIHS0_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	45;"	d
REG_TWIHS0_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	62;"	d
REG_TWIHS0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	49;"	d
REG_TWIHS0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	66;"	d
REG_TWIHS0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	50;"	d
REG_TWIHS0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	67;"	d
_SAMV71_TWIHS0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs0.h	31;"	d
REG_TWIHS1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	35;"	d
REG_TWIHS1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	52;"	d
REG_TWIHS1_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	39;"	d
REG_TWIHS1_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	56;"	d
REG_TWIHS1_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	47;"	d
REG_TWIHS1_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	64;"	d
REG_TWIHS1_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	38;"	d
REG_TWIHS1_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	55;"	d
REG_TWIHS1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	42;"	d
REG_TWIHS1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	59;"	d
REG_TWIHS1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	41;"	d
REG_TWIHS1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	58;"	d
REG_TWIHS1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	43;"	d
REG_TWIHS1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	60;"	d
REG_TWIHS1_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	36;"	d
REG_TWIHS1_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	53;"	d
REG_TWIHS1_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	44;"	d
REG_TWIHS1_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	61;"	d
REG_TWIHS1_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	46;"	d
REG_TWIHS1_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	63;"	d
REG_TWIHS1_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	37;"	d
REG_TWIHS1_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	54;"	d
REG_TWIHS1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	40;"	d
REG_TWIHS1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	57;"	d
REG_TWIHS1_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	48;"	d
REG_TWIHS1_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	65;"	d
REG_TWIHS1_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	45;"	d
REG_TWIHS1_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	62;"	d
REG_TWIHS1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	49;"	d
REG_TWIHS1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	66;"	d
REG_TWIHS1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	50;"	d
REG_TWIHS1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	67;"	d
_SAMV71_TWIHS1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs1.h	31;"	d
REG_TWIHS2_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	35;"	d
REG_TWIHS2_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	52;"	d
REG_TWIHS2_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	39;"	d
REG_TWIHS2_CWGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	56;"	d
REG_TWIHS2_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	47;"	d
REG_TWIHS2_FILTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	64;"	d
REG_TWIHS2_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	38;"	d
REG_TWIHS2_IADR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	55;"	d
REG_TWIHS2_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	42;"	d
REG_TWIHS2_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	59;"	d
REG_TWIHS2_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	41;"	d
REG_TWIHS2_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	58;"	d
REG_TWIHS2_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	43;"	d
REG_TWIHS2_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	60;"	d
REG_TWIHS2_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	36;"	d
REG_TWIHS2_MMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	53;"	d
REG_TWIHS2_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	44;"	d
REG_TWIHS2_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	61;"	d
REG_TWIHS2_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	46;"	d
REG_TWIHS2_SMBTR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	63;"	d
REG_TWIHS2_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	37;"	d
REG_TWIHS2_SMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	54;"	d
REG_TWIHS2_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	40;"	d
REG_TWIHS2_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	57;"	d
REG_TWIHS2_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	48;"	d
REG_TWIHS2_SWMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	65;"	d
REG_TWIHS2_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	45;"	d
REG_TWIHS2_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	62;"	d
REG_TWIHS2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	49;"	d
REG_TWIHS2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	66;"	d
REG_TWIHS2_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	50;"	d
REG_TWIHS2_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	67;"	d
_SAMV71_TWIHS2_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_twihs2.h	31;"	d
REG_UART0_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	43;"	d
REG_UART0_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	55;"	d
REG_UART0_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	44;"	d
REG_UART0_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	56;"	d
REG_UART0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	35;"	d
REG_UART0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	47;"	d
REG_UART0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	38;"	d
REG_UART0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	50;"	d
REG_UART0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	37;"	d
REG_UART0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	49;"	d
REG_UART0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	39;"	d
REG_UART0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	51;"	d
REG_UART0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	36;"	d
REG_UART0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	48;"	d
REG_UART0_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	41;"	d
REG_UART0_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	53;"	d
REG_UART0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	40;"	d
REG_UART0_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	52;"	d
REG_UART0_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	42;"	d
REG_UART0_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	54;"	d
REG_UART0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	45;"	d
REG_UART0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	57;"	d
_SAMV71_UART0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart0.h	31;"	d
REG_UART1_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	43;"	d
REG_UART1_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	55;"	d
REG_UART1_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	44;"	d
REG_UART1_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	56;"	d
REG_UART1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	35;"	d
REG_UART1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	47;"	d
REG_UART1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	38;"	d
REG_UART1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	50;"	d
REG_UART1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	37;"	d
REG_UART1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	49;"	d
REG_UART1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	39;"	d
REG_UART1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	51;"	d
REG_UART1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	36;"	d
REG_UART1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	48;"	d
REG_UART1_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	41;"	d
REG_UART1_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	53;"	d
REG_UART1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	40;"	d
REG_UART1_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	52;"	d
REG_UART1_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	42;"	d
REG_UART1_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	54;"	d
REG_UART1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	45;"	d
REG_UART1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	57;"	d
_SAMV71_UART1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart1.h	31;"	d
REG_UART2_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	43;"	d
REG_UART2_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	55;"	d
REG_UART2_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	44;"	d
REG_UART2_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	56;"	d
REG_UART2_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	35;"	d
REG_UART2_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	47;"	d
REG_UART2_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	38;"	d
REG_UART2_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	50;"	d
REG_UART2_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	37;"	d
REG_UART2_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	49;"	d
REG_UART2_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	39;"	d
REG_UART2_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	51;"	d
REG_UART2_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	36;"	d
REG_UART2_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	48;"	d
REG_UART2_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	41;"	d
REG_UART2_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	53;"	d
REG_UART2_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	40;"	d
REG_UART2_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	52;"	d
REG_UART2_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	42;"	d
REG_UART2_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	54;"	d
REG_UART2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	45;"	d
REG_UART2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	57;"	d
_SAMV71_UART2_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart2.h	31;"	d
REG_UART3_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	43;"	d
REG_UART3_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	55;"	d
REG_UART3_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	44;"	d
REG_UART3_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	56;"	d
REG_UART3_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	35;"	d
REG_UART3_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	47;"	d
REG_UART3_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	38;"	d
REG_UART3_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	50;"	d
REG_UART3_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	37;"	d
REG_UART3_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	49;"	d
REG_UART3_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	39;"	d
REG_UART3_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	51;"	d
REG_UART3_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	36;"	d
REG_UART3_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	48;"	d
REG_UART3_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	41;"	d
REG_UART3_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	53;"	d
REG_UART3_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	40;"	d
REG_UART3_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	52;"	d
REG_UART3_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	42;"	d
REG_UART3_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	54;"	d
REG_UART3_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	45;"	d
REG_UART3_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	57;"	d
_SAMV71_UART3_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart3.h	31;"	d
REG_UART4_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	43;"	d
REG_UART4_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	55;"	d
REG_UART4_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	44;"	d
REG_UART4_CMPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	56;"	d
REG_UART4_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	35;"	d
REG_UART4_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	47;"	d
REG_UART4_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	38;"	d
REG_UART4_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	50;"	d
REG_UART4_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	37;"	d
REG_UART4_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	49;"	d
REG_UART4_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	39;"	d
REG_UART4_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	51;"	d
REG_UART4_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	36;"	d
REG_UART4_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	48;"	d
REG_UART4_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	41;"	d
REG_UART4_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	53;"	d
REG_UART4_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	40;"	d
REG_UART4_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	52;"	d
REG_UART4_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	42;"	d
REG_UART4_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	54;"	d
REG_UART4_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	45;"	d
REG_UART4_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	57;"	d
_SAMV71_UART4_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_uart4.h	31;"	d
REG_USART0_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	43;"	d
REG_USART0_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	72;"	d
REG_USART0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	35;"	d
REG_USART0_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	64;"	d
REG_USART0_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	40;"	d
REG_USART0_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	69;"	d
REG_USART0_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	60;"	d
REG_USART0_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	89;"	d
REG_USART0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	38;"	d
REG_USART0_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	67;"	d
REG_USART0_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	59;"	d
REG_USART0_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	88;"	d
REG_USART0_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	58;"	d
REG_USART0_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	87;"	d
REG_USART0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	37;"	d
REG_USART0_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	66;"	d
REG_USART0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	39;"	d
REG_USART0_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	68;"	d
REG_USART0_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	49;"	d
REG_USART0_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	78;"	d
REG_USART0_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	48;"	d
REG_USART0_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	77;"	d
REG_USART0_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	47;"	d
REG_USART0_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	76;"	d
REG_USART0_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	56;"	d
REG_USART0_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	85;"	d
REG_USART0_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	55;"	d
REG_USART0_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	84;"	d
REG_USART0_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	54;"	d
REG_USART0_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	83;"	d
REG_USART0_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	52;"	d
REG_USART0_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	81;"	d
REG_USART0_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	53;"	d
REG_USART0_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	82;"	d
REG_USART0_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	50;"	d
REG_USART0_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	79;"	d
REG_USART0_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	51;"	d
REG_USART0_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	80;"	d
REG_USART0_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	57;"	d
REG_USART0_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	86;"	d
REG_USART0_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	46;"	d
REG_USART0_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	75;"	d
REG_USART0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	36;"	d
REG_USART0_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	65;"	d
REG_USART0_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	41;"	d
REG_USART0_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	70;"	d
REG_USART0_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	44;"	d
REG_USART0_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	73;"	d
REG_USART0_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	42;"	d
REG_USART0_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	71;"	d
REG_USART0_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	45;"	d
REG_USART0_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	74;"	d
REG_USART0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	61;"	d
REG_USART0_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	90;"	d
REG_USART0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	62;"	d
REG_USART0_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	91;"	d
_SAMV71_USART0_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart0.h	31;"	d
REG_USART1_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	43;"	d
REG_USART1_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	72;"	d
REG_USART1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	35;"	d
REG_USART1_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	64;"	d
REG_USART1_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	40;"	d
REG_USART1_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	69;"	d
REG_USART1_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	60;"	d
REG_USART1_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	89;"	d
REG_USART1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	38;"	d
REG_USART1_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	67;"	d
REG_USART1_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	59;"	d
REG_USART1_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	88;"	d
REG_USART1_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	58;"	d
REG_USART1_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	87;"	d
REG_USART1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	37;"	d
REG_USART1_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	66;"	d
REG_USART1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	39;"	d
REG_USART1_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	68;"	d
REG_USART1_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	49;"	d
REG_USART1_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	78;"	d
REG_USART1_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	48;"	d
REG_USART1_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	77;"	d
REG_USART1_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	47;"	d
REG_USART1_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	76;"	d
REG_USART1_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	56;"	d
REG_USART1_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	85;"	d
REG_USART1_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	55;"	d
REG_USART1_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	84;"	d
REG_USART1_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	54;"	d
REG_USART1_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	83;"	d
REG_USART1_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	52;"	d
REG_USART1_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	81;"	d
REG_USART1_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	53;"	d
REG_USART1_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	82;"	d
REG_USART1_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	50;"	d
REG_USART1_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	79;"	d
REG_USART1_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	51;"	d
REG_USART1_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	80;"	d
REG_USART1_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	57;"	d
REG_USART1_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	86;"	d
REG_USART1_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	46;"	d
REG_USART1_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	75;"	d
REG_USART1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	36;"	d
REG_USART1_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	65;"	d
REG_USART1_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	41;"	d
REG_USART1_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	70;"	d
REG_USART1_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	44;"	d
REG_USART1_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	73;"	d
REG_USART1_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	42;"	d
REG_USART1_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	71;"	d
REG_USART1_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	45;"	d
REG_USART1_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	74;"	d
REG_USART1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	61;"	d
REG_USART1_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	90;"	d
REG_USART1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	62;"	d
REG_USART1_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	91;"	d
_SAMV71_USART1_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart1.h	31;"	d
REG_USART2_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	43;"	d
REG_USART2_BRGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	72;"	d
REG_USART2_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	35;"	d
REG_USART2_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	64;"	d
REG_USART2_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	40;"	d
REG_USART2_CSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	69;"	d
REG_USART2_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	60;"	d
REG_USART2_ICDIFF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	89;"	d
REG_USART2_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	38;"	d
REG_USART2_IDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	67;"	d
REG_USART2_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	59;"	d
REG_USART2_IDTRX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	88;"	d
REG_USART2_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	58;"	d
REG_USART2_IDTTX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	87;"	d
REG_USART2_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	37;"	d
REG_USART2_IER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	66;"	d
REG_USART2_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	39;"	d
REG_USART2_IMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	68;"	d
REG_USART2_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	49;"	d
REG_USART2_LINBRR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	78;"	d
REG_USART2_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	48;"	d
REG_USART2_LINIR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	77;"	d
REG_USART2_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	47;"	d
REG_USART2_LINMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	76;"	d
REG_USART2_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	56;"	d
REG_USART2_LONB1RX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	85;"	d
REG_USART2_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	55;"	d
REG_USART2_LONB1TX	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	84;"	d
REG_USART2_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	54;"	d
REG_USART2_LONBL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	83;"	d
REG_USART2_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	52;"	d
REG_USART2_LONDL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	81;"	d
REG_USART2_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	53;"	d
REG_USART2_LONL2HDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	82;"	d
REG_USART2_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	50;"	d
REG_USART2_LONMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	79;"	d
REG_USART2_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	51;"	d
REG_USART2_LONPR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	80;"	d
REG_USART2_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	57;"	d
REG_USART2_LONPRIO	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	86;"	d
REG_USART2_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	46;"	d
REG_USART2_MAN	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	75;"	d
REG_USART2_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	36;"	d
REG_USART2_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	65;"	d
REG_USART2_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	41;"	d
REG_USART2_RHR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	70;"	d
REG_USART2_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	44;"	d
REG_USART2_RTOR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	73;"	d
REG_USART2_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	42;"	d
REG_USART2_THR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	71;"	d
REG_USART2_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	45;"	d
REG_USART2_TTGR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	74;"	d
REG_USART2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	61;"	d
REG_USART2_WPMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	90;"	d
REG_USART2_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	62;"	d
REG_USART2_WPSR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	91;"	d
_SAMV71_USART2_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usart2.h	31;"	d
REG_USBHS_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	128;"	d
REG_USBHS_CTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	230;"	d
REG_USBHS_DEVCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	137;"	d
REG_USBHS_DEVCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	35;"	d
REG_USBHS_DEVDMAADDRESS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	154;"	d
REG_USBHS_DEVDMAADDRESS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	52;"	d
REG_USBHS_DEVDMAADDRESS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	158;"	d
REG_USBHS_DEVDMAADDRESS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	56;"	d
REG_USBHS_DEVDMAADDRESS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	162;"	d
REG_USBHS_DEVDMAADDRESS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	60;"	d
REG_USBHS_DEVDMAADDRESS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	166;"	d
REG_USBHS_DEVDMAADDRESS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	64;"	d
REG_USBHS_DEVDMAADDRESS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	170;"	d
REG_USBHS_DEVDMAADDRESS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	68;"	d
REG_USBHS_DEVDMAADDRESS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	174;"	d
REG_USBHS_DEVDMAADDRESS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	72;"	d
REG_USBHS_DEVDMAADDRESS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	178;"	d
REG_USBHS_DEVDMAADDRESS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	76;"	d
REG_USBHS_DEVDMACONTROL1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	155;"	d
REG_USBHS_DEVDMACONTROL1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	53;"	d
REG_USBHS_DEVDMACONTROL2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	159;"	d
REG_USBHS_DEVDMACONTROL2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	57;"	d
REG_USBHS_DEVDMACONTROL3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	163;"	d
REG_USBHS_DEVDMACONTROL3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	61;"	d
REG_USBHS_DEVDMACONTROL4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	167;"	d
REG_USBHS_DEVDMACONTROL4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	65;"	d
REG_USBHS_DEVDMACONTROL5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	171;"	d
REG_USBHS_DEVDMACONTROL5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	69;"	d
REG_USBHS_DEVDMACONTROL6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	175;"	d
REG_USBHS_DEVDMACONTROL6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	73;"	d
REG_USBHS_DEVDMACONTROL7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	179;"	d
REG_USBHS_DEVDMACONTROL7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	77;"	d
REG_USBHS_DEVDMANXTDSC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	153;"	d
REG_USBHS_DEVDMANXTDSC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	51;"	d
REG_USBHS_DEVDMANXTDSC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	157;"	d
REG_USBHS_DEVDMANXTDSC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	55;"	d
REG_USBHS_DEVDMANXTDSC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	161;"	d
REG_USBHS_DEVDMANXTDSC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	59;"	d
REG_USBHS_DEVDMANXTDSC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	165;"	d
REG_USBHS_DEVDMANXTDSC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	63;"	d
REG_USBHS_DEVDMANXTDSC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	169;"	d
REG_USBHS_DEVDMANXTDSC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	67;"	d
REG_USBHS_DEVDMANXTDSC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	173;"	d
REG_USBHS_DEVDMANXTDSC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	71;"	d
REG_USBHS_DEVDMANXTDSC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	177;"	d
REG_USBHS_DEVDMANXTDSC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	75;"	d
REG_USBHS_DEVDMASTATUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	156;"	d
REG_USBHS_DEVDMASTATUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	54;"	d
REG_USBHS_DEVDMASTATUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	160;"	d
REG_USBHS_DEVDMASTATUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	58;"	d
REG_USBHS_DEVDMASTATUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	164;"	d
REG_USBHS_DEVDMASTATUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	62;"	d
REG_USBHS_DEVDMASTATUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	168;"	d
REG_USBHS_DEVDMASTATUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	66;"	d
REG_USBHS_DEVDMASTATUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	172;"	d
REG_USBHS_DEVDMASTATUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	70;"	d
REG_USBHS_DEVDMASTATUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	176;"	d
REG_USBHS_DEVDMASTATUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	74;"	d
REG_USBHS_DEVDMASTATUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	180;"	d
REG_USBHS_DEVDMASTATUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	78;"	d
REG_USBHS_DEVEPT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	144;"	d
REG_USBHS_DEVEPT	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	42;"	d
REG_USBHS_DEVEPTCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	146;"	d
REG_USBHS_DEVEPTCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	44;"	d
REG_USBHS_DEVEPTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	148;"	d
REG_USBHS_DEVEPTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	46;"	d
REG_USBHS_DEVEPTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	152;"	d
REG_USBHS_DEVEPTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	50;"	d
REG_USBHS_DEVEPTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	151;"	d
REG_USBHS_DEVEPTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	49;"	d
REG_USBHS_DEVEPTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	149;"	d
REG_USBHS_DEVEPTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	47;"	d
REG_USBHS_DEVEPTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	150;"	d
REG_USBHS_DEVEPTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	48;"	d
REG_USBHS_DEVEPTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	147;"	d
REG_USBHS_DEVEPTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	45;"	d
REG_USBHS_DEVFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	145;"	d
REG_USBHS_DEVFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	43;"	d
REG_USBHS_DEVICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	139;"	d
REG_USBHS_DEVICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	37;"	d
REG_USBHS_DEVIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	142;"	d
REG_USBHS_DEVIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	40;"	d
REG_USBHS_DEVIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	143;"	d
REG_USBHS_DEVIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	41;"	d
REG_USBHS_DEVIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	140;"	d
REG_USBHS_DEVIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	38;"	d
REG_USBHS_DEVIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	141;"	d
REG_USBHS_DEVIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	39;"	d
REG_USBHS_DEVISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	138;"	d
REG_USBHS_DEVISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	36;"	d
REG_USBHS_FSM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	135;"	d
REG_USBHS_FSM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	237;"	d
REG_USBHS_HSTADDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	190;"	d
REG_USBHS_HSTADDR1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	88;"	d
REG_USBHS_HSTADDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	191;"	d
REG_USBHS_HSTADDR2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	89;"	d
REG_USBHS_HSTADDR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	192;"	d
REG_USBHS_HSTADDR3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	90;"	d
REG_USBHS_HSTCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	181;"	d
REG_USBHS_HSTCTRL	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	79;"	d
REG_USBHS_HSTDMAADDRESS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	101;"	d
REG_USBHS_HSTDMAADDRESS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	203;"	d
REG_USBHS_HSTDMAADDRESS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	105;"	d
REG_USBHS_HSTDMAADDRESS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	207;"	d
REG_USBHS_HSTDMAADDRESS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	109;"	d
REG_USBHS_HSTDMAADDRESS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	211;"	d
REG_USBHS_HSTDMAADDRESS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	113;"	d
REG_USBHS_HSTDMAADDRESS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	215;"	d
REG_USBHS_HSTDMAADDRESS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	117;"	d
REG_USBHS_HSTDMAADDRESS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	219;"	d
REG_USBHS_HSTDMAADDRESS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	121;"	d
REG_USBHS_HSTDMAADDRESS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	223;"	d
REG_USBHS_HSTDMAADDRESS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	125;"	d
REG_USBHS_HSTDMAADDRESS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	227;"	d
REG_USBHS_HSTDMACONTROL1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	102;"	d
REG_USBHS_HSTDMACONTROL1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	204;"	d
REG_USBHS_HSTDMACONTROL2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	106;"	d
REG_USBHS_HSTDMACONTROL2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	208;"	d
REG_USBHS_HSTDMACONTROL3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	110;"	d
REG_USBHS_HSTDMACONTROL3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	212;"	d
REG_USBHS_HSTDMACONTROL4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	114;"	d
REG_USBHS_HSTDMACONTROL4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	216;"	d
REG_USBHS_HSTDMACONTROL5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	118;"	d
REG_USBHS_HSTDMACONTROL5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	220;"	d
REG_USBHS_HSTDMACONTROL6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	122;"	d
REG_USBHS_HSTDMACONTROL6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	224;"	d
REG_USBHS_HSTDMACONTROL7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	126;"	d
REG_USBHS_HSTDMACONTROL7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	228;"	d
REG_USBHS_HSTDMANXTDSC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	100;"	d
REG_USBHS_HSTDMANXTDSC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	202;"	d
REG_USBHS_HSTDMANXTDSC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	104;"	d
REG_USBHS_HSTDMANXTDSC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	206;"	d
REG_USBHS_HSTDMANXTDSC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	108;"	d
REG_USBHS_HSTDMANXTDSC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	210;"	d
REG_USBHS_HSTDMANXTDSC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	112;"	d
REG_USBHS_HSTDMANXTDSC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	214;"	d
REG_USBHS_HSTDMANXTDSC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	116;"	d
REG_USBHS_HSTDMANXTDSC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	218;"	d
REG_USBHS_HSTDMANXTDSC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	120;"	d
REG_USBHS_HSTDMANXTDSC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	222;"	d
REG_USBHS_HSTDMANXTDSC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	124;"	d
REG_USBHS_HSTDMANXTDSC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	226;"	d
REG_USBHS_HSTDMASTATUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	103;"	d
REG_USBHS_HSTDMASTATUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	205;"	d
REG_USBHS_HSTDMASTATUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	107;"	d
REG_USBHS_HSTDMASTATUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	209;"	d
REG_USBHS_HSTDMASTATUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	111;"	d
REG_USBHS_HSTDMASTATUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	213;"	d
REG_USBHS_HSTDMASTATUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	115;"	d
REG_USBHS_HSTDMASTATUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	217;"	d
REG_USBHS_HSTDMASTATUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	119;"	d
REG_USBHS_HSTDMASTATUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	221;"	d
REG_USBHS_HSTDMASTATUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	123;"	d
REG_USBHS_HSTDMASTATUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	225;"	d
REG_USBHS_HSTDMASTATUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	127;"	d
REG_USBHS_HSTDMASTATUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	229;"	d
REG_USBHS_HSTFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	189;"	d
REG_USBHS_HSTFNUM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	87;"	d
REG_USBHS_HSTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	183;"	d
REG_USBHS_HSTICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	81;"	d
REG_USBHS_HSTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	186;"	d
REG_USBHS_HSTIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	84;"	d
REG_USBHS_HSTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	187;"	d
REG_USBHS_HSTIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	85;"	d
REG_USBHS_HSTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	184;"	d
REG_USBHS_HSTIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	82;"	d
REG_USBHS_HSTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	185;"	d
REG_USBHS_HSTIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	83;"	d
REG_USBHS_HSTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	182;"	d
REG_USBHS_HSTISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	80;"	d
REG_USBHS_HSTPIP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	188;"	d
REG_USBHS_HSTPIP	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	86;"	d
REG_USBHS_HSTPIPCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	193;"	d
REG_USBHS_HSTPIPCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	91;"	d
REG_USBHS_HSTPIPERR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	201;"	d
REG_USBHS_HSTPIPERR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	99;"	d
REG_USBHS_HSTPIPICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	195;"	d
REG_USBHS_HSTPIPICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	93;"	d
REG_USBHS_HSTPIPIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	199;"	d
REG_USBHS_HSTPIPIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	97;"	d
REG_USBHS_HSTPIPIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	198;"	d
REG_USBHS_HSTPIPIER	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	96;"	d
REG_USBHS_HSTPIPIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	196;"	d
REG_USBHS_HSTPIPIFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	94;"	d
REG_USBHS_HSTPIPIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	197;"	d
REG_USBHS_HSTPIPIMR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	95;"	d
REG_USBHS_HSTPIPINRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	200;"	d
REG_USBHS_HSTPIPINRQ	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	98;"	d
REG_USBHS_HSTPIPISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	194;"	d
REG_USBHS_HSTPIPISR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	92;"	d
REG_USBHS_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	130;"	d
REG_USBHS_SCR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	232;"	d
REG_USBHS_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	131;"	d
REG_USBHS_SFR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	233;"	d
REG_USBHS_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	129;"	d
REG_USBHS_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	231;"	d
REG_USBHS_TSTA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	132;"	d
REG_USBHS_TSTA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	234;"	d
REG_USBHS_TSTA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	133;"	d
REG_USBHS_TSTA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	235;"	d
REG_USBHS_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	134;"	d
REG_USBHS_VERSION	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	236;"	d
_SAMV71_USBHS_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_usbhs.h	31;"	d
REG_UTMI_CKTRIM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_utmi.h	36;"	d
REG_UTMI_CKTRIM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_utmi.h	39;"	d
REG_UTMI_OHCIICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_utmi.h	35;"	d
REG_UTMI_OHCIICR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_utmi.h	38;"	d
_SAMV71_UTMI_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_utmi.h	31;"	d
REG_WDT_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	35;"	d
REG_WDT_CR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	39;"	d
REG_WDT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	36;"	d
REG_WDT_MR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	40;"	d
REG_WDT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	37;"	d
REG_WDT_SR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	41;"	d
_SAMV71_WDT_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_wdt.h	31;"	d
REG_XDMAC_CBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	415;"	d
REG_XDMAC_CBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	61;"	d
REG_XDMAC_CBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	429;"	d
REG_XDMAC_CBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	75;"	d
REG_XDMAC_CBC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	201;"	d
REG_XDMAC_CBC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	555;"	d
REG_XDMAC_CBC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	215;"	d
REG_XDMAC_CBC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	569;"	d
REG_XDMAC_CBC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	229;"	d
REG_XDMAC_CBC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	583;"	d
REG_XDMAC_CBC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	243;"	d
REG_XDMAC_CBC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	597;"	d
REG_XDMAC_CBC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	257;"	d
REG_XDMAC_CBC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	611;"	d
REG_XDMAC_CBC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	271;"	d
REG_XDMAC_CBC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	625;"	d
REG_XDMAC_CBC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	285;"	d
REG_XDMAC_CBC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	639;"	d
REG_XDMAC_CBC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	299;"	d
REG_XDMAC_CBC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	653;"	d
REG_XDMAC_CBC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	313;"	d
REG_XDMAC_CBC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	667;"	d
REG_XDMAC_CBC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	327;"	d
REG_XDMAC_CBC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	681;"	d
REG_XDMAC_CBC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	443;"	d
REG_XDMAC_CBC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	89;"	d
REG_XDMAC_CBC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	341;"	d
REG_XDMAC_CBC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	695;"	d
REG_XDMAC_CBC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	355;"	d
REG_XDMAC_CBC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	709;"	d
REG_XDMAC_CBC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	369;"	d
REG_XDMAC_CBC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	723;"	d
REG_XDMAC_CBC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	383;"	d
REG_XDMAC_CBC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	737;"	d
REG_XDMAC_CBC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	103;"	d
REG_XDMAC_CBC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	457;"	d
REG_XDMAC_CBC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	117;"	d
REG_XDMAC_CBC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	471;"	d
REG_XDMAC_CBC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	131;"	d
REG_XDMAC_CBC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	485;"	d
REG_XDMAC_CBC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	145;"	d
REG_XDMAC_CBC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	499;"	d
REG_XDMAC_CBC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	159;"	d
REG_XDMAC_CBC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	513;"	d
REG_XDMAC_CBC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	173;"	d
REG_XDMAC_CBC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	527;"	d
REG_XDMAC_CBC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	187;"	d
REG_XDMAC_CBC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	541;"	d
REG_XDMAC_CC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	416;"	d
REG_XDMAC_CC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	62;"	d
REG_XDMAC_CC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	430;"	d
REG_XDMAC_CC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	76;"	d
REG_XDMAC_CC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	202;"	d
REG_XDMAC_CC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	556;"	d
REG_XDMAC_CC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	216;"	d
REG_XDMAC_CC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	570;"	d
REG_XDMAC_CC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	230;"	d
REG_XDMAC_CC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	584;"	d
REG_XDMAC_CC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	244;"	d
REG_XDMAC_CC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	598;"	d
REG_XDMAC_CC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	258;"	d
REG_XDMAC_CC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	612;"	d
REG_XDMAC_CC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	272;"	d
REG_XDMAC_CC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	626;"	d
REG_XDMAC_CC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	286;"	d
REG_XDMAC_CC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	640;"	d
REG_XDMAC_CC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	300;"	d
REG_XDMAC_CC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	654;"	d
REG_XDMAC_CC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	314;"	d
REG_XDMAC_CC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	668;"	d
REG_XDMAC_CC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	328;"	d
REG_XDMAC_CC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	682;"	d
REG_XDMAC_CC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	444;"	d
REG_XDMAC_CC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	90;"	d
REG_XDMAC_CC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	342;"	d
REG_XDMAC_CC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	696;"	d
REG_XDMAC_CC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	356;"	d
REG_XDMAC_CC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	710;"	d
REG_XDMAC_CC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	370;"	d
REG_XDMAC_CC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	724;"	d
REG_XDMAC_CC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	384;"	d
REG_XDMAC_CC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	738;"	d
REG_XDMAC_CC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	104;"	d
REG_XDMAC_CC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	458;"	d
REG_XDMAC_CC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	118;"	d
REG_XDMAC_CC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	472;"	d
REG_XDMAC_CC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	132;"	d
REG_XDMAC_CC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	486;"	d
REG_XDMAC_CC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	146;"	d
REG_XDMAC_CC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	500;"	d
REG_XDMAC_CC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	160;"	d
REG_XDMAC_CC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	514;"	d
REG_XDMAC_CC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	174;"	d
REG_XDMAC_CC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	528;"	d
REG_XDMAC_CC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	188;"	d
REG_XDMAC_CC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	542;"	d
REG_XDMAC_CDA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	411;"	d
REG_XDMAC_CDA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	57;"	d
REG_XDMAC_CDA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	425;"	d
REG_XDMAC_CDA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	71;"	d
REG_XDMAC_CDA10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	197;"	d
REG_XDMAC_CDA10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	551;"	d
REG_XDMAC_CDA11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	211;"	d
REG_XDMAC_CDA11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	565;"	d
REG_XDMAC_CDA12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	225;"	d
REG_XDMAC_CDA12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	579;"	d
REG_XDMAC_CDA13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	239;"	d
REG_XDMAC_CDA13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	593;"	d
REG_XDMAC_CDA14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	253;"	d
REG_XDMAC_CDA14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	607;"	d
REG_XDMAC_CDA15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	267;"	d
REG_XDMAC_CDA15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	621;"	d
REG_XDMAC_CDA16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	281;"	d
REG_XDMAC_CDA16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	635;"	d
REG_XDMAC_CDA17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	295;"	d
REG_XDMAC_CDA17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	649;"	d
REG_XDMAC_CDA18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	309;"	d
REG_XDMAC_CDA18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	663;"	d
REG_XDMAC_CDA19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	323;"	d
REG_XDMAC_CDA19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	677;"	d
REG_XDMAC_CDA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	439;"	d
REG_XDMAC_CDA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	85;"	d
REG_XDMAC_CDA20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	337;"	d
REG_XDMAC_CDA20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	691;"	d
REG_XDMAC_CDA21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	351;"	d
REG_XDMAC_CDA21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	705;"	d
REG_XDMAC_CDA22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	365;"	d
REG_XDMAC_CDA22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	719;"	d
REG_XDMAC_CDA23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	379;"	d
REG_XDMAC_CDA23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	733;"	d
REG_XDMAC_CDA3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	453;"	d
REG_XDMAC_CDA3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	99;"	d
REG_XDMAC_CDA4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	113;"	d
REG_XDMAC_CDA4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	467;"	d
REG_XDMAC_CDA5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	127;"	d
REG_XDMAC_CDA5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	481;"	d
REG_XDMAC_CDA6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	141;"	d
REG_XDMAC_CDA6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	495;"	d
REG_XDMAC_CDA7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	155;"	d
REG_XDMAC_CDA7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	509;"	d
REG_XDMAC_CDA8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	169;"	d
REG_XDMAC_CDA8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	523;"	d
REG_XDMAC_CDA9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	183;"	d
REG_XDMAC_CDA9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	537;"	d
REG_XDMAC_CDS_MSP0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	417;"	d
REG_XDMAC_CDS_MSP0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	63;"	d
REG_XDMAC_CDS_MSP1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	431;"	d
REG_XDMAC_CDS_MSP1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	77;"	d
REG_XDMAC_CDS_MSP10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	203;"	d
REG_XDMAC_CDS_MSP10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	557;"	d
REG_XDMAC_CDS_MSP11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	217;"	d
REG_XDMAC_CDS_MSP11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	571;"	d
REG_XDMAC_CDS_MSP12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	231;"	d
REG_XDMAC_CDS_MSP12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	585;"	d
REG_XDMAC_CDS_MSP13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	245;"	d
REG_XDMAC_CDS_MSP13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	599;"	d
REG_XDMAC_CDS_MSP14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	259;"	d
REG_XDMAC_CDS_MSP14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	613;"	d
REG_XDMAC_CDS_MSP15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	273;"	d
REG_XDMAC_CDS_MSP15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	627;"	d
REG_XDMAC_CDS_MSP16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	287;"	d
REG_XDMAC_CDS_MSP16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	641;"	d
REG_XDMAC_CDS_MSP17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	301;"	d
REG_XDMAC_CDS_MSP17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	655;"	d
REG_XDMAC_CDS_MSP18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	315;"	d
REG_XDMAC_CDS_MSP18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	669;"	d
REG_XDMAC_CDS_MSP19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	329;"	d
REG_XDMAC_CDS_MSP19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	683;"	d
REG_XDMAC_CDS_MSP2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	445;"	d
REG_XDMAC_CDS_MSP2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	91;"	d
REG_XDMAC_CDS_MSP20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	343;"	d
REG_XDMAC_CDS_MSP20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	697;"	d
REG_XDMAC_CDS_MSP21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	357;"	d
REG_XDMAC_CDS_MSP21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	711;"	d
REG_XDMAC_CDS_MSP22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	371;"	d
REG_XDMAC_CDS_MSP22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	725;"	d
REG_XDMAC_CDS_MSP23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	385;"	d
REG_XDMAC_CDS_MSP23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	739;"	d
REG_XDMAC_CDS_MSP3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	105;"	d
REG_XDMAC_CDS_MSP3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	459;"	d
REG_XDMAC_CDS_MSP4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	119;"	d
REG_XDMAC_CDS_MSP4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	473;"	d
REG_XDMAC_CDS_MSP5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	133;"	d
REG_XDMAC_CDS_MSP5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	487;"	d
REG_XDMAC_CDS_MSP6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	147;"	d
REG_XDMAC_CDS_MSP6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	501;"	d
REG_XDMAC_CDS_MSP7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	161;"	d
REG_XDMAC_CDS_MSP7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	515;"	d
REG_XDMAC_CDS_MSP8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	175;"	d
REG_XDMAC_CDS_MSP8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	529;"	d
REG_XDMAC_CDS_MSP9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	189;"	d
REG_XDMAC_CDS_MSP9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	543;"	d
REG_XDMAC_CDUS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	419;"	d
REG_XDMAC_CDUS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	65;"	d
REG_XDMAC_CDUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	433;"	d
REG_XDMAC_CDUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	79;"	d
REG_XDMAC_CDUS10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	205;"	d
REG_XDMAC_CDUS10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	559;"	d
REG_XDMAC_CDUS11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	219;"	d
REG_XDMAC_CDUS11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	573;"	d
REG_XDMAC_CDUS12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	233;"	d
REG_XDMAC_CDUS12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	587;"	d
REG_XDMAC_CDUS13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	247;"	d
REG_XDMAC_CDUS13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	601;"	d
REG_XDMAC_CDUS14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	261;"	d
REG_XDMAC_CDUS14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	615;"	d
REG_XDMAC_CDUS15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	275;"	d
REG_XDMAC_CDUS15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	629;"	d
REG_XDMAC_CDUS16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	289;"	d
REG_XDMAC_CDUS16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	643;"	d
REG_XDMAC_CDUS17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	303;"	d
REG_XDMAC_CDUS17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	657;"	d
REG_XDMAC_CDUS18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	317;"	d
REG_XDMAC_CDUS18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	671;"	d
REG_XDMAC_CDUS19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	331;"	d
REG_XDMAC_CDUS19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	685;"	d
REG_XDMAC_CDUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	447;"	d
REG_XDMAC_CDUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	93;"	d
REG_XDMAC_CDUS20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	345;"	d
REG_XDMAC_CDUS20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	699;"	d
REG_XDMAC_CDUS21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	359;"	d
REG_XDMAC_CDUS21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	713;"	d
REG_XDMAC_CDUS22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	373;"	d
REG_XDMAC_CDUS22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	727;"	d
REG_XDMAC_CDUS23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	387;"	d
REG_XDMAC_CDUS23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	741;"	d
REG_XDMAC_CDUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	107;"	d
REG_XDMAC_CDUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	461;"	d
REG_XDMAC_CDUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	121;"	d
REG_XDMAC_CDUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	475;"	d
REG_XDMAC_CDUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	135;"	d
REG_XDMAC_CDUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	489;"	d
REG_XDMAC_CDUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	149;"	d
REG_XDMAC_CDUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	503;"	d
REG_XDMAC_CDUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	163;"	d
REG_XDMAC_CDUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	517;"	d
REG_XDMAC_CDUS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	177;"	d
REG_XDMAC_CDUS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	531;"	d
REG_XDMAC_CDUS9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	191;"	d
REG_XDMAC_CDUS9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	545;"	d
REG_XDMAC_CID0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	407;"	d
REG_XDMAC_CID0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	53;"	d
REG_XDMAC_CID1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	421;"	d
REG_XDMAC_CID1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	67;"	d
REG_XDMAC_CID10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	193;"	d
REG_XDMAC_CID10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	547;"	d
REG_XDMAC_CID11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	207;"	d
REG_XDMAC_CID11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	561;"	d
REG_XDMAC_CID12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	221;"	d
REG_XDMAC_CID12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	575;"	d
REG_XDMAC_CID13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	235;"	d
REG_XDMAC_CID13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	589;"	d
REG_XDMAC_CID14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	249;"	d
REG_XDMAC_CID14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	603;"	d
REG_XDMAC_CID15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	263;"	d
REG_XDMAC_CID15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	617;"	d
REG_XDMAC_CID16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	277;"	d
REG_XDMAC_CID16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	631;"	d
REG_XDMAC_CID17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	291;"	d
REG_XDMAC_CID17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	645;"	d
REG_XDMAC_CID18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	305;"	d
REG_XDMAC_CID18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	659;"	d
REG_XDMAC_CID19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	319;"	d
REG_XDMAC_CID19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	673;"	d
REG_XDMAC_CID2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	435;"	d
REG_XDMAC_CID2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	81;"	d
REG_XDMAC_CID20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	333;"	d
REG_XDMAC_CID20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	687;"	d
REG_XDMAC_CID21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	347;"	d
REG_XDMAC_CID21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	701;"	d
REG_XDMAC_CID22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	361;"	d
REG_XDMAC_CID22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	715;"	d
REG_XDMAC_CID23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	375;"	d
REG_XDMAC_CID23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	729;"	d
REG_XDMAC_CID3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	449;"	d
REG_XDMAC_CID3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	95;"	d
REG_XDMAC_CID4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	109;"	d
REG_XDMAC_CID4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	463;"	d
REG_XDMAC_CID5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	123;"	d
REG_XDMAC_CID5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	477;"	d
REG_XDMAC_CID6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	137;"	d
REG_XDMAC_CID6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	491;"	d
REG_XDMAC_CID7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	151;"	d
REG_XDMAC_CID7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	505;"	d
REG_XDMAC_CID8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	165;"	d
REG_XDMAC_CID8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	519;"	d
REG_XDMAC_CID9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	179;"	d
REG_XDMAC_CID9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	533;"	d
REG_XDMAC_CIE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	406;"	d
REG_XDMAC_CIE0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	52;"	d
REG_XDMAC_CIE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	420;"	d
REG_XDMAC_CIE1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	66;"	d
REG_XDMAC_CIE10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	192;"	d
REG_XDMAC_CIE10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	546;"	d
REG_XDMAC_CIE11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	206;"	d
REG_XDMAC_CIE11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	560;"	d
REG_XDMAC_CIE12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	220;"	d
REG_XDMAC_CIE12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	574;"	d
REG_XDMAC_CIE13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	234;"	d
REG_XDMAC_CIE13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	588;"	d
REG_XDMAC_CIE14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	248;"	d
REG_XDMAC_CIE14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	602;"	d
REG_XDMAC_CIE15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	262;"	d
REG_XDMAC_CIE15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	616;"	d
REG_XDMAC_CIE16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	276;"	d
REG_XDMAC_CIE16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	630;"	d
REG_XDMAC_CIE17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	290;"	d
REG_XDMAC_CIE17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	644;"	d
REG_XDMAC_CIE18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	304;"	d
REG_XDMAC_CIE18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	658;"	d
REG_XDMAC_CIE19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	318;"	d
REG_XDMAC_CIE19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	672;"	d
REG_XDMAC_CIE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	434;"	d
REG_XDMAC_CIE2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	80;"	d
REG_XDMAC_CIE20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	332;"	d
REG_XDMAC_CIE20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	686;"	d
REG_XDMAC_CIE21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	346;"	d
REG_XDMAC_CIE21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	700;"	d
REG_XDMAC_CIE22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	360;"	d
REG_XDMAC_CIE22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	714;"	d
REG_XDMAC_CIE23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	374;"	d
REG_XDMAC_CIE23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	728;"	d
REG_XDMAC_CIE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	448;"	d
REG_XDMAC_CIE3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	94;"	d
REG_XDMAC_CIE4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	108;"	d
REG_XDMAC_CIE4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	462;"	d
REG_XDMAC_CIE5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	122;"	d
REG_XDMAC_CIE5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	476;"	d
REG_XDMAC_CIE6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	136;"	d
REG_XDMAC_CIE6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	490;"	d
REG_XDMAC_CIE7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	150;"	d
REG_XDMAC_CIE7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	504;"	d
REG_XDMAC_CIE8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	164;"	d
REG_XDMAC_CIE8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	518;"	d
REG_XDMAC_CIE9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	178;"	d
REG_XDMAC_CIE9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	532;"	d
REG_XDMAC_CIM0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	408;"	d
REG_XDMAC_CIM0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	54;"	d
REG_XDMAC_CIM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	422;"	d
REG_XDMAC_CIM1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	68;"	d
REG_XDMAC_CIM10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	194;"	d
REG_XDMAC_CIM10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	548;"	d
REG_XDMAC_CIM11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	208;"	d
REG_XDMAC_CIM11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	562;"	d
REG_XDMAC_CIM12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	222;"	d
REG_XDMAC_CIM12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	576;"	d
REG_XDMAC_CIM13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	236;"	d
REG_XDMAC_CIM13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	590;"	d
REG_XDMAC_CIM14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	250;"	d
REG_XDMAC_CIM14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	604;"	d
REG_XDMAC_CIM15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	264;"	d
REG_XDMAC_CIM15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	618;"	d
REG_XDMAC_CIM16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	278;"	d
REG_XDMAC_CIM16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	632;"	d
REG_XDMAC_CIM17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	292;"	d
REG_XDMAC_CIM17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	646;"	d
REG_XDMAC_CIM18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	306;"	d
REG_XDMAC_CIM18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	660;"	d
REG_XDMAC_CIM19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	320;"	d
REG_XDMAC_CIM19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	674;"	d
REG_XDMAC_CIM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	436;"	d
REG_XDMAC_CIM2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	82;"	d
REG_XDMAC_CIM20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	334;"	d
REG_XDMAC_CIM20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	688;"	d
REG_XDMAC_CIM21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	348;"	d
REG_XDMAC_CIM21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	702;"	d
REG_XDMAC_CIM22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	362;"	d
REG_XDMAC_CIM22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	716;"	d
REG_XDMAC_CIM23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	376;"	d
REG_XDMAC_CIM23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	730;"	d
REG_XDMAC_CIM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	450;"	d
REG_XDMAC_CIM3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	96;"	d
REG_XDMAC_CIM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	110;"	d
REG_XDMAC_CIM4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	464;"	d
REG_XDMAC_CIM5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	124;"	d
REG_XDMAC_CIM5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	478;"	d
REG_XDMAC_CIM6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	138;"	d
REG_XDMAC_CIM6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	492;"	d
REG_XDMAC_CIM7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	152;"	d
REG_XDMAC_CIM7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	506;"	d
REG_XDMAC_CIM8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	166;"	d
REG_XDMAC_CIM8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	520;"	d
REG_XDMAC_CIM9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	180;"	d
REG_XDMAC_CIM9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	534;"	d
REG_XDMAC_CIS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	409;"	d
REG_XDMAC_CIS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	55;"	d
REG_XDMAC_CIS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	423;"	d
REG_XDMAC_CIS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	69;"	d
REG_XDMAC_CIS10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	195;"	d
REG_XDMAC_CIS10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	549;"	d
REG_XDMAC_CIS11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	209;"	d
REG_XDMAC_CIS11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	563;"	d
REG_XDMAC_CIS12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	223;"	d
REG_XDMAC_CIS12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	577;"	d
REG_XDMAC_CIS13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	237;"	d
REG_XDMAC_CIS13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	591;"	d
REG_XDMAC_CIS14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	251;"	d
REG_XDMAC_CIS14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	605;"	d
REG_XDMAC_CIS15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	265;"	d
REG_XDMAC_CIS15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	619;"	d
REG_XDMAC_CIS16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	279;"	d
REG_XDMAC_CIS16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	633;"	d
REG_XDMAC_CIS17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	293;"	d
REG_XDMAC_CIS17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	647;"	d
REG_XDMAC_CIS18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	307;"	d
REG_XDMAC_CIS18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	661;"	d
REG_XDMAC_CIS19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	321;"	d
REG_XDMAC_CIS19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	675;"	d
REG_XDMAC_CIS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	437;"	d
REG_XDMAC_CIS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	83;"	d
REG_XDMAC_CIS20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	335;"	d
REG_XDMAC_CIS20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	689;"	d
REG_XDMAC_CIS21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	349;"	d
REG_XDMAC_CIS21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	703;"	d
REG_XDMAC_CIS22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	363;"	d
REG_XDMAC_CIS22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	717;"	d
REG_XDMAC_CIS23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	377;"	d
REG_XDMAC_CIS23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	731;"	d
REG_XDMAC_CIS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	451;"	d
REG_XDMAC_CIS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	97;"	d
REG_XDMAC_CIS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	111;"	d
REG_XDMAC_CIS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	465;"	d
REG_XDMAC_CIS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	125;"	d
REG_XDMAC_CIS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	479;"	d
REG_XDMAC_CIS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	139;"	d
REG_XDMAC_CIS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	493;"	d
REG_XDMAC_CIS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	153;"	d
REG_XDMAC_CIS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	507;"	d
REG_XDMAC_CIS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	167;"	d
REG_XDMAC_CIS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	521;"	d
REG_XDMAC_CIS9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	181;"	d
REG_XDMAC_CIS9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	535;"	d
REG_XDMAC_CNDA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	412;"	d
REG_XDMAC_CNDA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	58;"	d
REG_XDMAC_CNDA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	426;"	d
REG_XDMAC_CNDA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	72;"	d
REG_XDMAC_CNDA10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	198;"	d
REG_XDMAC_CNDA10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	552;"	d
REG_XDMAC_CNDA11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	212;"	d
REG_XDMAC_CNDA11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	566;"	d
REG_XDMAC_CNDA12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	226;"	d
REG_XDMAC_CNDA12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	580;"	d
REG_XDMAC_CNDA13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	240;"	d
REG_XDMAC_CNDA13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	594;"	d
REG_XDMAC_CNDA14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	254;"	d
REG_XDMAC_CNDA14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	608;"	d
REG_XDMAC_CNDA15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	268;"	d
REG_XDMAC_CNDA15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	622;"	d
REG_XDMAC_CNDA16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	282;"	d
REG_XDMAC_CNDA16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	636;"	d
REG_XDMAC_CNDA17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	296;"	d
REG_XDMAC_CNDA17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	650;"	d
REG_XDMAC_CNDA18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	310;"	d
REG_XDMAC_CNDA18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	664;"	d
REG_XDMAC_CNDA19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	324;"	d
REG_XDMAC_CNDA19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	678;"	d
REG_XDMAC_CNDA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	440;"	d
REG_XDMAC_CNDA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	86;"	d
REG_XDMAC_CNDA20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	338;"	d
REG_XDMAC_CNDA20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	692;"	d
REG_XDMAC_CNDA21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	352;"	d
REG_XDMAC_CNDA21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	706;"	d
REG_XDMAC_CNDA22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	366;"	d
REG_XDMAC_CNDA22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	720;"	d
REG_XDMAC_CNDA23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	380;"	d
REG_XDMAC_CNDA23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	734;"	d
REG_XDMAC_CNDA3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	100;"	d
REG_XDMAC_CNDA3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	454;"	d
REG_XDMAC_CNDA4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	114;"	d
REG_XDMAC_CNDA4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	468;"	d
REG_XDMAC_CNDA5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	128;"	d
REG_XDMAC_CNDA5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	482;"	d
REG_XDMAC_CNDA6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	142;"	d
REG_XDMAC_CNDA6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	496;"	d
REG_XDMAC_CNDA7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	156;"	d
REG_XDMAC_CNDA7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	510;"	d
REG_XDMAC_CNDA8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	170;"	d
REG_XDMAC_CNDA8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	524;"	d
REG_XDMAC_CNDA9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	184;"	d
REG_XDMAC_CNDA9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	538;"	d
REG_XDMAC_CNDC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	413;"	d
REG_XDMAC_CNDC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	59;"	d
REG_XDMAC_CNDC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	427;"	d
REG_XDMAC_CNDC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	73;"	d
REG_XDMAC_CNDC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	199;"	d
REG_XDMAC_CNDC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	553;"	d
REG_XDMAC_CNDC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	213;"	d
REG_XDMAC_CNDC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	567;"	d
REG_XDMAC_CNDC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	227;"	d
REG_XDMAC_CNDC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	581;"	d
REG_XDMAC_CNDC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	241;"	d
REG_XDMAC_CNDC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	595;"	d
REG_XDMAC_CNDC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	255;"	d
REG_XDMAC_CNDC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	609;"	d
REG_XDMAC_CNDC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	269;"	d
REG_XDMAC_CNDC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	623;"	d
REG_XDMAC_CNDC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	283;"	d
REG_XDMAC_CNDC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	637;"	d
REG_XDMAC_CNDC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	297;"	d
REG_XDMAC_CNDC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	651;"	d
REG_XDMAC_CNDC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	311;"	d
REG_XDMAC_CNDC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	665;"	d
REG_XDMAC_CNDC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	325;"	d
REG_XDMAC_CNDC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	679;"	d
REG_XDMAC_CNDC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	441;"	d
REG_XDMAC_CNDC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	87;"	d
REG_XDMAC_CNDC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	339;"	d
REG_XDMAC_CNDC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	693;"	d
REG_XDMAC_CNDC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	353;"	d
REG_XDMAC_CNDC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	707;"	d
REG_XDMAC_CNDC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	367;"	d
REG_XDMAC_CNDC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	721;"	d
REG_XDMAC_CNDC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	381;"	d
REG_XDMAC_CNDC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	735;"	d
REG_XDMAC_CNDC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	101;"	d
REG_XDMAC_CNDC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	455;"	d
REG_XDMAC_CNDC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	115;"	d
REG_XDMAC_CNDC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	469;"	d
REG_XDMAC_CNDC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	129;"	d
REG_XDMAC_CNDC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	483;"	d
REG_XDMAC_CNDC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	143;"	d
REG_XDMAC_CNDC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	497;"	d
REG_XDMAC_CNDC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	157;"	d
REG_XDMAC_CNDC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	511;"	d
REG_XDMAC_CNDC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	171;"	d
REG_XDMAC_CNDC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	525;"	d
REG_XDMAC_CNDC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	185;"	d
REG_XDMAC_CNDC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	539;"	d
REG_XDMAC_CSA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	410;"	d
REG_XDMAC_CSA0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	56;"	d
REG_XDMAC_CSA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	424;"	d
REG_XDMAC_CSA1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	70;"	d
REG_XDMAC_CSA10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	196;"	d
REG_XDMAC_CSA10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	550;"	d
REG_XDMAC_CSA11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	210;"	d
REG_XDMAC_CSA11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	564;"	d
REG_XDMAC_CSA12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	224;"	d
REG_XDMAC_CSA12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	578;"	d
REG_XDMAC_CSA13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	238;"	d
REG_XDMAC_CSA13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	592;"	d
REG_XDMAC_CSA14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	252;"	d
REG_XDMAC_CSA14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	606;"	d
REG_XDMAC_CSA15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	266;"	d
REG_XDMAC_CSA15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	620;"	d
REG_XDMAC_CSA16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	280;"	d
REG_XDMAC_CSA16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	634;"	d
REG_XDMAC_CSA17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	294;"	d
REG_XDMAC_CSA17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	648;"	d
REG_XDMAC_CSA18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	308;"	d
REG_XDMAC_CSA18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	662;"	d
REG_XDMAC_CSA19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	322;"	d
REG_XDMAC_CSA19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	676;"	d
REG_XDMAC_CSA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	438;"	d
REG_XDMAC_CSA2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	84;"	d
REG_XDMAC_CSA20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	336;"	d
REG_XDMAC_CSA20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	690;"	d
REG_XDMAC_CSA21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	350;"	d
REG_XDMAC_CSA21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	704;"	d
REG_XDMAC_CSA22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	364;"	d
REG_XDMAC_CSA22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	718;"	d
REG_XDMAC_CSA23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	378;"	d
REG_XDMAC_CSA23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	732;"	d
REG_XDMAC_CSA3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	452;"	d
REG_XDMAC_CSA3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	98;"	d
REG_XDMAC_CSA4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	112;"	d
REG_XDMAC_CSA4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	466;"	d
REG_XDMAC_CSA5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	126;"	d
REG_XDMAC_CSA5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	480;"	d
REG_XDMAC_CSA6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	140;"	d
REG_XDMAC_CSA6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	494;"	d
REG_XDMAC_CSA7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	154;"	d
REG_XDMAC_CSA7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	508;"	d
REG_XDMAC_CSA8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	168;"	d
REG_XDMAC_CSA8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	522;"	d
REG_XDMAC_CSA9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	182;"	d
REG_XDMAC_CSA9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	536;"	d
REG_XDMAC_CSUS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	418;"	d
REG_XDMAC_CSUS0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	64;"	d
REG_XDMAC_CSUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	432;"	d
REG_XDMAC_CSUS1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	78;"	d
REG_XDMAC_CSUS10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	204;"	d
REG_XDMAC_CSUS10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	558;"	d
REG_XDMAC_CSUS11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	218;"	d
REG_XDMAC_CSUS11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	572;"	d
REG_XDMAC_CSUS12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	232;"	d
REG_XDMAC_CSUS12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	586;"	d
REG_XDMAC_CSUS13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	246;"	d
REG_XDMAC_CSUS13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	600;"	d
REG_XDMAC_CSUS14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	260;"	d
REG_XDMAC_CSUS14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	614;"	d
REG_XDMAC_CSUS15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	274;"	d
REG_XDMAC_CSUS15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	628;"	d
REG_XDMAC_CSUS16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	288;"	d
REG_XDMAC_CSUS16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	642;"	d
REG_XDMAC_CSUS17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	302;"	d
REG_XDMAC_CSUS17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	656;"	d
REG_XDMAC_CSUS18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	316;"	d
REG_XDMAC_CSUS18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	670;"	d
REG_XDMAC_CSUS19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	330;"	d
REG_XDMAC_CSUS19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	684;"	d
REG_XDMAC_CSUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	446;"	d
REG_XDMAC_CSUS2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	92;"	d
REG_XDMAC_CSUS20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	344;"	d
REG_XDMAC_CSUS20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	698;"	d
REG_XDMAC_CSUS21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	358;"	d
REG_XDMAC_CSUS21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	712;"	d
REG_XDMAC_CSUS22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	372;"	d
REG_XDMAC_CSUS22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	726;"	d
REG_XDMAC_CSUS23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	386;"	d
REG_XDMAC_CSUS23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	740;"	d
REG_XDMAC_CSUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	106;"	d
REG_XDMAC_CSUS3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	460;"	d
REG_XDMAC_CSUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	120;"	d
REG_XDMAC_CSUS4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	474;"	d
REG_XDMAC_CSUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	134;"	d
REG_XDMAC_CSUS5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	488;"	d
REG_XDMAC_CSUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	148;"	d
REG_XDMAC_CSUS6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	502;"	d
REG_XDMAC_CSUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	162;"	d
REG_XDMAC_CSUS7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	516;"	d
REG_XDMAC_CSUS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	176;"	d
REG_XDMAC_CSUS8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	530;"	d
REG_XDMAC_CSUS9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	190;"	d
REG_XDMAC_CSUS9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	544;"	d
REG_XDMAC_CUBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	414;"	d
REG_XDMAC_CUBC0	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	60;"	d
REG_XDMAC_CUBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	428;"	d
REG_XDMAC_CUBC1	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	74;"	d
REG_XDMAC_CUBC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	200;"	d
REG_XDMAC_CUBC10	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	554;"	d
REG_XDMAC_CUBC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	214;"	d
REG_XDMAC_CUBC11	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	568;"	d
REG_XDMAC_CUBC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	228;"	d
REG_XDMAC_CUBC12	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	582;"	d
REG_XDMAC_CUBC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	242;"	d
REG_XDMAC_CUBC13	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	596;"	d
REG_XDMAC_CUBC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	256;"	d
REG_XDMAC_CUBC14	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	610;"	d
REG_XDMAC_CUBC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	270;"	d
REG_XDMAC_CUBC15	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	624;"	d
REG_XDMAC_CUBC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	284;"	d
REG_XDMAC_CUBC16	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	638;"	d
REG_XDMAC_CUBC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	298;"	d
REG_XDMAC_CUBC17	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	652;"	d
REG_XDMAC_CUBC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	312;"	d
REG_XDMAC_CUBC18	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	666;"	d
REG_XDMAC_CUBC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	326;"	d
REG_XDMAC_CUBC19	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	680;"	d
REG_XDMAC_CUBC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	442;"	d
REG_XDMAC_CUBC2	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	88;"	d
REG_XDMAC_CUBC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	340;"	d
REG_XDMAC_CUBC20	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	694;"	d
REG_XDMAC_CUBC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	354;"	d
REG_XDMAC_CUBC21	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	708;"	d
REG_XDMAC_CUBC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	368;"	d
REG_XDMAC_CUBC22	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	722;"	d
REG_XDMAC_CUBC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	382;"	d
REG_XDMAC_CUBC23	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	736;"	d
REG_XDMAC_CUBC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	102;"	d
REG_XDMAC_CUBC3	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	456;"	d
REG_XDMAC_CUBC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	116;"	d
REG_XDMAC_CUBC4	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	470;"	d
REG_XDMAC_CUBC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	130;"	d
REG_XDMAC_CUBC5	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	484;"	d
REG_XDMAC_CUBC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	144;"	d
REG_XDMAC_CUBC6	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	498;"	d
REG_XDMAC_CUBC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	158;"	d
REG_XDMAC_CUBC7	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	512;"	d
REG_XDMAC_CUBC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	172;"	d
REG_XDMAC_CUBC8	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	526;"	d
REG_XDMAC_CUBC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	186;"	d
REG_XDMAC_CUBC9	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	540;"	d
REG_XDMAC_GCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	36;"	d
REG_XDMAC_GCFG	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	390;"	d
REG_XDMAC_GD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	397;"	d
REG_XDMAC_GD	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	43;"	d
REG_XDMAC_GE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	396;"	d
REG_XDMAC_GE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	42;"	d
REG_XDMAC_GID	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	393;"	d
REG_XDMAC_GID	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	39;"	d
REG_XDMAC_GIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	38;"	d
REG_XDMAC_GIE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	392;"	d
REG_XDMAC_GIM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	394;"	d
REG_XDMAC_GIM	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	40;"	d
REG_XDMAC_GIS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	395;"	d
REG_XDMAC_GIS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	41;"	d
REG_XDMAC_GRS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	399;"	d
REG_XDMAC_GRS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	45;"	d
REG_XDMAC_GRWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	402;"	d
REG_XDMAC_GRWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	48;"	d
REG_XDMAC_GRWS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	401;"	d
REG_XDMAC_GRWS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	47;"	d
REG_XDMAC_GS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	398;"	d
REG_XDMAC_GS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	44;"	d
REG_XDMAC_GSWF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	405;"	d
REG_XDMAC_GSWF	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	51;"	d
REG_XDMAC_GSWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	403;"	d
REG_XDMAC_GSWR	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	49;"	d
REG_XDMAC_GSWS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	404;"	d
REG_XDMAC_GSWS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	50;"	d
REG_XDMAC_GTYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	35;"	d
REG_XDMAC_GTYPE	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	389;"	d
REG_XDMAC_GWAC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	37;"	d
REG_XDMAC_GWAC	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	391;"	d
REG_XDMAC_GWS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	400;"	d
REG_XDMAC_GWS	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	46;"	d
_SAMV71_XDMAC_INSTANCE_	source\infrastructure\derivative\libchip_samv7\include\samv7\instance\instance_xdmac.h	31;"	d
PIO_PA0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	33;"	d
PIO_PA0A_PWMC0_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	355;"	d
PIO_PA0B_TIOA0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	461;"	d
PIO_PA0C_A17	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	205;"	d
PIO_PA0C_BA1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	206;"	d
PIO_PA0_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	557;"	d
PIO_PA1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	34;"	d
PIO_PA10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	43;"	d
PIO_PA10A_UTXD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	508;"	d
PIO_PA10B_PWMC0_PWMEXTRG0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	350;"	d
PIO_PA10C_RD	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	449;"	d
PIO_PA10X1_PIODC4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	324;"	d
PIO_PA10_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	567;"	d
PIO_PA11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	44;"	d
PIO_PA11A_QCS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	422;"	d
PIO_PA11B_PWMC0_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	356;"	d
PIO_PA11C_PWMC1_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	413;"	d
PIO_PA11X1_PIODC5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	335;"	d
PIO_PA11X1_WKUP7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	334;"	d
PIO_PA11_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	568;"	d
PIO_PA12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	45;"	d
PIO_PA12A_QIO1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	424;"	d
PIO_PA12B_PWMC0_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	362;"	d
PIO_PA12C_PWMC1_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	405;"	d
PIO_PA12X1_PIODC6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	325;"	d
PIO_PA12_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	569;"	d
PIO_PA13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	46;"	d
PIO_PA13A_QIO0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	423;"	d
PIO_PA13B_PWMC0_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	366;"	d
PIO_PA13C_PWMC1_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	415;"	d
PIO_PA13X1_PIODC7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	326;"	d
PIO_PA13_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	570;"	d
PIO_PA14	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	47;"	d
PIO_PA14A_QSCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	427;"	d
PIO_PA14B_PWMC0_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	372;"	d
PIO_PA14C_PWMC1_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	407;"	d
PIO_PA14X1_PIODCEN1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	337;"	d
PIO_PA14X1_WKUP8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	336;"	d
PIO_PA14_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	571;"	d
PIO_PA15	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	48;"	d
PIO_PA15A_D14	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	230;"	d
PIO_PA15B_TIOA1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	462;"	d
PIO_PA15C_PWMC0_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	394;"	d
PIO_PA15_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	572;"	d
PIO_PA16	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	49;"	d
PIO_PA16A_D15	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	231;"	d
PIO_PA16B_TIOB1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	465;"	d
PIO_PA16C_PWMC0_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	388;"	d
PIO_PA16_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	573;"	d
PIO_PA17	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	50;"	d
PIO_PA17A_QIO2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	425;"	d
PIO_PA17B_PCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	342;"	d
PIO_PA17C_PWMC0_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	373;"	d
PIO_PA17X1_AFE0_AD6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	158;"	d
PIO_PA17_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	574;"	d
PIO_PA18	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	51;"	d
PIO_PA18A_PWMC1_PWMEXTRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	401;"	d
PIO_PA18B_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	345;"	d
PIO_PA18C_A14	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	201;"	d
PIO_PA18X1_AFE0_AD7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	159;"	d
PIO_PA18_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	575;"	d
PIO_PA19	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	52;"	d
PIO_PA19B_PWMC0_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	378;"	d
PIO_PA19C_A15	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	202;"	d
PIO_PA19X1_AFE0_AD8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	160;"	d
PIO_PA19X1_WKUP9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	161;"	d
PIO_PA19_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	576;"	d
PIO_PA1A_PWMC0_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	377;"	d
PIO_PA1B_TIOB0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	464;"	d
PIO_PA1C_A18	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	207;"	d
PIO_PA1_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	558;"	d
PIO_PA2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	35;"	d
PIO_PA20	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	53;"	d
PIO_PA20B_PWMC0_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	383;"	d
PIO_PA20C_A16	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	203;"	d
PIO_PA20C_BA0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	204;"	d
PIO_PA20X1_AFE0_AD9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	162;"	d
PIO_PA20X1_WKUP10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	163;"	d
PIO_PA20_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	577;"	d
PIO_PA21	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	54;"	d
PIO_PA21A_RXD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	543;"	d
PIO_PA21B_PCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	343;"	d
PIO_PA21C_PWMC1_PWMFI0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	402;"	d
PIO_PA21X1_AFE0_AD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	149;"	d
PIO_PA21X1_AFE0_AD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	321;"	d
PIO_PA21X1_PIODCEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	150;"	d
PIO_PA21X1_PIODCEN2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	322;"	d
PIO_PA21_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	578;"	d
PIO_PA22	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	55;"	d
PIO_PA22A_RK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	451;"	d
PIO_PA22B_PWMC0_PWMEXTRG1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	351;"	d
PIO_PA22C_NCS2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	247;"	d
PIO_PA22X1_PIODCCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	327;"	d
PIO_PA22_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	579;"	d
PIO_PA23	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	56;"	d
PIO_PA23A_SCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	544;"	d
PIO_PA23B_PWMC0_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	357;"	d
PIO_PA23C_A19	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	208;"	d
PIO_PA23D_PWMC1_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	417;"	d
PIO_PA23_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	580;"	d
PIO_PA24	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	57;"	d
PIO_PA24A_RTS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	542;"	d
PIO_PA24B_PWMC0_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	363;"	d
PIO_PA24C_A20	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	210;"	d
PIO_PA24D_ISI_PCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	306;"	d
PIO_PA24_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	581;"	d
PIO_PA25	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	58;"	d
PIO_PA25A_CTS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	536;"	d
PIO_PA25B_PWMC0_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	367;"	d
PIO_PA25C_A23	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	215;"	d
PIO_PA25D_MCCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	287;"	d
PIO_PA25_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	582;"	d
PIO_PA26	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	59;"	d
PIO_PA26A_DCD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	537;"	d
PIO_PA26B_TIOA2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	463;"	d
PIO_PA26C_MCDA2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	290;"	d
PIO_PA26D_PWMC1_PWMFI1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	403;"	d
PIO_PA26_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	583;"	d
PIO_PA27	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	60;"	d
PIO_PA27A_DTR1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	539;"	d
PIO_PA27B_TIOB2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	466;"	d
PIO_PA27C_MCDA3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	291;"	d
PIO_PA27D_ISI_D7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	302;"	d
PIO_PA27_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	584;"	d
PIO_PA28	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	61;"	d
PIO_PA28A_DSR1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	538;"	d
PIO_PA28B_TCLK1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	459;"	d
PIO_PA28C_MCCDA	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	286;"	d
PIO_PA28D_PWMC1_PWMFI2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	404;"	d
PIO_PA28_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	585;"	d
PIO_PA29	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	62;"	d
PIO_PA29A_RI1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	541;"	d
PIO_PA29B_TCLK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	460;"	d
PIO_PA29_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	586;"	d
PIO_PA2A_PWMC0_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	361;"	d
PIO_PA2C_DATRG	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	192;"	d
PIO_PA2_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	559;"	d
PIO_PA3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	36;"	d
PIO_PA30	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	63;"	d
PIO_PA30A_PWMC0_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	389;"	d
PIO_PA30B_PWMC1_PWMEXTRG0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	400;"	d
PIO_PA30C_MCDA0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	288;"	d
PIO_PA30_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	587;"	d
PIO_PA31	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	64;"	d
PIO_PA31A_SPI0_NPCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	432;"	d
PIO_PA31B_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	346;"	d
PIO_PA31C_MCDA1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	289;"	d
PIO_PA31D_PWMC1_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	409;"	d
PIO_PA31_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	588;"	d
PIO_PA3A_TWD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	499;"	d
PIO_PA3B_LONCOL1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	540;"	d
PIO_PA3C_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	344;"	d
PIO_PA3X1_PIODC0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	323;"	d
PIO_PA3_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	560;"	d
PIO_PA4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	37;"	d
PIO_PA4A_TWCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	498;"	d
PIO_PA4B_TCLK0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	458;"	d
PIO_PA4C_UTXD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	511;"	d
PIO_PA4X1_PIODC1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	329;"	d
PIO_PA4X1_WKUP3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	328;"	d
PIO_PA4_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	561;"	d
PIO_PA5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	38;"	d
PIO_PA5A_PWMC1_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	419;"	d
PIO_PA5B_ISI_D4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	299;"	d
PIO_PA5C_URXD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	510;"	d
PIO_PA5X1_PIODC2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	331;"	d
PIO_PA5X1_WKUP4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	330;"	d
PIO_PA5_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	562;"	d
PIO_PA6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	39;"	d
PIO_PA6B_PCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	339;"	d
PIO_PA6C_UTXD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	512;"	d
PIO_PA6_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	563;"	d
PIO_PA7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	40;"	d
PIO_PA7B_PWMC0_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	371;"	d
PIO_PA7_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	564;"	d
PIO_PA8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	41;"	d
PIO_PA8A_PWMC1_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	411;"	d
PIO_PA8B_AFE0_ADTRG	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	164;"	d
PIO_PA8_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	565;"	d
PIO_PA9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	42;"	d
PIO_PA9A_URXD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	507;"	d
PIO_PA9B_ISI_D3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	298;"	d
PIO_PA9C_PWMC0_PWMFI0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	352;"	d
PIO_PA9X1_PIODC3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	333;"	d
PIO_PA9X1_WKUP6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	332;"	d
PIO_PA9_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	566;"	d
PIO_PB0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	65;"	d
PIO_PB0A_PWMC0_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	358;"	d
PIO_PB0C_RXD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	532;"	d
PIO_PB0D_TF	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	455;"	d
PIO_PB0X1_AFE0_AD10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	151;"	d
PIO_PB0X1_RTCOUT0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	152;"	d
PIO_PB0_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	589;"	d
PIO_PB1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	66;"	d
PIO_PB12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	75;"	d
PIO_PB12A_PWMC0_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	384;"	d
PIO_PB12B_GTSUCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	275;"	d
PIO_PB12D_PCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	340;"	d
PIO_PB12_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	599;"	d
PIO_PB13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	76;"	d
PIO_PB13A_PWMC0_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	390;"	d
PIO_PB13B_PCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	341;"	d
PIO_PB13C_SCK0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	533;"	d
PIO_PB13X1_DAC0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	190;"	d
PIO_PB13_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	600;"	d
PIO_PB1A_PWMC0_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	364;"	d
PIO_PB1B_GTSUCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	274;"	d
PIO_PB1C_TXD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	534;"	d
PIO_PB1D_TK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	456;"	d
PIO_PB1X1_AFE1_AD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	166;"	d
PIO_PB1X1_RTCOUT1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	167;"	d
PIO_PB1_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	590;"	d
PIO_PB2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	67;"	d
PIO_PB2A_CANTX0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	310;"	d
PIO_PB2C_CTS0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	526;"	d
PIO_PB2D_SPI0_NPCS0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	431;"	d
PIO_PB2X1_AFE0_AD5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	157;"	d
PIO_PB2_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	591;"	d
PIO_PB3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	68;"	d
PIO_PB3A_CANRX0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	309;"	d
PIO_PB3B_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	347;"	d
PIO_PB3C_RTS0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	531;"	d
PIO_PB3D_ISI_D2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	297;"	d
PIO_PB3X1_AFE0_AD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	153;"	d
PIO_PB3X1_WKUP12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	154;"	d
PIO_PB3_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	592;"	d
PIO_PB4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	69;"	d
PIO_PB4A_TWD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	502;"	d
PIO_PB4B_PWMC0_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	368;"	d
PIO_PB4C_MLBCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	317;"	d
PIO_PB4D_TXD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	545;"	d
PIO_PB4X1_TDI	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	185;"	d
PIO_PB4_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	593;"	d
PIO_PB5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	70;"	d
PIO_PB5A_TWCK1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	501;"	d
PIO_PB5B_PWMC0_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	379;"	d
PIO_PB5C_MLBDAT	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	318;"	d
PIO_PB5D_TD	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	452;"	d
PIO_PB5X1_TDO	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	186;"	d
PIO_PB5X1_TRACESWO	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	187;"	d
PIO_PB5X1_WKUP13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	188;"	d
PIO_PB5_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	594;"	d
PIO_PB6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	71;"	d
PIO_PB6X1_SWDIO	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	183;"	d
PIO_PB6X1_TMS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	184;"	d
PIO_PB6_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	595;"	d
PIO_PB7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	72;"	d
PIO_PB7X1_SWCLK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	181;"	d
PIO_PB7X1_TCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	182;"	d
PIO_PB7_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	596;"	d
PIO_PB8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	73;"	d
PIO_PB8_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	597;"	d
PIO_PB9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	74;"	d
PIO_PB9_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	598;"	d
PIO_PC0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	77;"	d
PIO_PC0A_D0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	224;"	d
PIO_PC0B_PWMC0_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	380;"	d
PIO_PC0X1_AFE1_AD9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	178;"	d
PIO_PC0_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	601;"	d
PIO_PC1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	78;"	d
PIO_PC10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	87;"	d
PIO_PC10A_NANDWE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	241;"	d
PIO_PC10B_TCLK7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	479;"	d
PIO_PC10_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	611;"	d
PIO_PC11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	88;"	d
PIO_PC11A_NRD	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	250;"	d
PIO_PC11B_TIOA8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	483;"	d
PIO_PC11_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	612;"	d
PIO_PC12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	89;"	d
PIO_PC12A_NCS3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	248;"	d
PIO_PC12B_TIOB8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	486;"	d
PIO_PC12C_CANRX1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	312;"	d
PIO_PC12X1_AFE1_AD3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	172;"	d
PIO_PC12_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	613;"	d
PIO_PC13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	90;"	d
PIO_PC13A_NWAIT	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	251;"	d
PIO_PC13B_PWMC0_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	374;"	d
PIO_PC13C_SDA10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	257;"	d
PIO_PC13X1_AFE1_AD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	168;"	d
PIO_PC13_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	614;"	d
PIO_PC14	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	91;"	d
PIO_PC14A_NCS0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	242;"	d
PIO_PC14B_TCLK8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	480;"	d
PIO_PC14C_CANTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	314;"	d
PIO_PC14_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	615;"	d
PIO_PC15	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	92;"	d
PIO_PC15A_NCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	243;"	d
PIO_PC15A_SDCS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	244;"	d
PIO_PC15B_PWMC0_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	396;"	d
PIO_PC15X1_AFE1_AD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	171;"	d
PIO_PC15_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	616;"	d
PIO_PC16	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	93;"	d
PIO_PC16A_A21	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	211;"	d
PIO_PC16A_NANDALE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	212;"	d
PIO_PC16_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	617;"	d
PIO_PC17	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	94;"	d
PIO_PC17A_A22	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	213;"	d
PIO_PC17A_NANDCLE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	214;"	d
PIO_PC17_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	618;"	d
PIO_PC18	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	95;"	d
PIO_PC18A_A0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	194;"	d
PIO_PC18A_NBS0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	195;"	d
PIO_PC18B_PWMC0_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	386;"	d
PIO_PC18_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	619;"	d
PIO_PC19	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	96;"	d
PIO_PC19A_A1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	196;"	d
PIO_PC19B_PWMC0_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	369;"	d
PIO_PC19_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	620;"	d
PIO_PC1A_D1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	225;"	d
PIO_PC1B_PWMC0_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	385;"	d
PIO_PC1_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	602;"	d
PIO_PC2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	79;"	d
PIO_PC20	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	97;"	d
PIO_PC20A_A2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	209;"	d
PIO_PC20B_PWMC0_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	392;"	d
PIO_PC20_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	621;"	d
PIO_PC21	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	98;"	d
PIO_PC21A_A3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	216;"	d
PIO_PC21B_PWMC0_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	375;"	d
PIO_PC21_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	622;"	d
PIO_PC22	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	99;"	d
PIO_PC22A_A4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	217;"	d
PIO_PC22B_PWMC0_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	397;"	d
PIO_PC22_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	623;"	d
PIO_PC23	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	100;"	d
PIO_PC23A_A5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	218;"	d
PIO_PC23B_TIOA3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	471;"	d
PIO_PC23_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	624;"	d
PIO_PC24	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	101;"	d
PIO_PC24A_A6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	219;"	d
PIO_PC24B_TIOB3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	474;"	d
PIO_PC24C_SPI1_SPCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	447;"	d
PIO_PC24_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	625;"	d
PIO_PC25	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	102;"	d
PIO_PC25A_A7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	220;"	d
PIO_PC25B_TCLK3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	468;"	d
PIO_PC25C_SPI1_NPCS0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	440;"	d
PIO_PC25_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	626;"	d
PIO_PC26	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	103;"	d
PIO_PC26A_A8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	221;"	d
PIO_PC26B_TIOA4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	472;"	d
PIO_PC26C_SPI1_MISO	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	438;"	d
PIO_PC26X1_AFE1_AD7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	176;"	d
PIO_PC26_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	627;"	d
PIO_PC27	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	104;"	d
PIO_PC27A_A9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	222;"	d
PIO_PC27B_TIOB4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	475;"	d
PIO_PC27C_SPI1_MOSI	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	439;"	d
PIO_PC27X1_AFE1_AD8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	177;"	d
PIO_PC27_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	628;"	d
PIO_PC28	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	105;"	d
PIO_PC28A_A10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	197;"	d
PIO_PC28B_TCLK4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	469;"	d
PIO_PC28C_SPI1_NPCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	441;"	d
PIO_PC28_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	629;"	d
PIO_PC29	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	106;"	d
PIO_PC29A_A11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	198;"	d
PIO_PC29B_TIOA5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	473;"	d
PIO_PC29C_SPI1_NPCS2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	443;"	d
PIO_PC29X1_AFE1_AD4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	173;"	d
PIO_PC29_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	630;"	d
PIO_PC2A_D2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	232;"	d
PIO_PC2B_PWMC0_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	391;"	d
PIO_PC2_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	603;"	d
PIO_PC3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	80;"	d
PIO_PC30	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	107;"	d
PIO_PC30A_A12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	199;"	d
PIO_PC30B_TIOB5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	476;"	d
PIO_PC30C_SPI1_NPCS3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	445;"	d
PIO_PC30X1_AFE1_AD5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	174;"	d
PIO_PC30_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	631;"	d
PIO_PC31	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	108;"	d
PIO_PC31A_A13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	200;"	d
PIO_PC31B_TCLK5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	470;"	d
PIO_PC31X1_AFE1_AD6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	175;"	d
PIO_PC31_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	632;"	d
PIO_PC3A_D3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	233;"	d
PIO_PC3B_PWMC0_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	395;"	d
PIO_PC3_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	604;"	d
PIO_PC4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	81;"	d
PIO_PC4A_D4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	234;"	d
PIO_PC4_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	605;"	d
PIO_PC5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	82;"	d
PIO_PC5A_D5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	235;"	d
PIO_PC5B_TIOA6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	481;"	d
PIO_PC5_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	606;"	d
PIO_PC6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	83;"	d
PIO_PC6A_D6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	236;"	d
PIO_PC6B_TIOB6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	484;"	d
PIO_PC6_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	607;"	d
PIO_PC7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	84;"	d
PIO_PC7A_D7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	237;"	d
PIO_PC7B_TCLK6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	478;"	d
PIO_PC7_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	608;"	d
PIO_PC8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	85;"	d
PIO_PC8A_NWE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	253;"	d
PIO_PC8A_NWR0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	252;"	d
PIO_PC8B_TIOA7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	482;"	d
PIO_PC8_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	609;"	d
PIO_PC9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	86;"	d
PIO_PC9A_NANDOE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	240;"	d
PIO_PC9B_TIOB7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	485;"	d
PIO_PC9_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	610;"	d
PIO_PD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	109;"	d
PIO_PD0A_GTXCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	282;"	d
PIO_PD0B_PWMC1_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	414;"	d
PIO_PD0C_SPI1_NPCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	442;"	d
PIO_PD0D_DCD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	527;"	d
PIO_PD0X1_DAC1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	191;"	d
PIO_PD0_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	633;"	d
PIO_PD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	110;"	d
PIO_PD10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	119;"	d
PIO_PD10A_GCRS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	264;"	d
PIO_PD10B_PWMC0_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	381;"	d
PIO_PD10C_TD	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	453;"	d
PIO_PD10D_MLBSIG	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	319;"	d
PIO_PD10_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	643;"	d
PIO_PD11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	120;"	d
PIO_PD11A_GRX2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	269;"	d
PIO_PD11B_PWMC0_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	359;"	d
PIO_PD11C_GTSUCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	276;"	d
PIO_PD11D_ISI_D5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	300;"	d
PIO_PD11_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	644;"	d
PIO_PD12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	121;"	d
PIO_PD12A_GRX3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	270;"	d
PIO_PD12B_CANTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	315;"	d
PIO_PD12C_SPI0_NPCS2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	434;"	d
PIO_PD12D_ISI_D6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	301;"	d
PIO_PD12_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	645;"	d
PIO_PD13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	122;"	d
PIO_PD13A_GCOL	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	263;"	d
PIO_PD13C_SDA10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	258;"	d
PIO_PD13_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	646;"	d
PIO_PD14	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	123;"	d
PIO_PD14A_GRXCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	271;"	d
PIO_PD14C_SDCKE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	260;"	d
PIO_PD14_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	647;"	d
PIO_PD15	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	124;"	d
PIO_PD15A_GTX2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	280;"	d
PIO_PD15B_RXD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	553;"	d
PIO_PD15C_NBS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	255;"	d
PIO_PD15C_NWR1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	254;"	d
PIO_PD15_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	648;"	d
PIO_PD16	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	125;"	d
PIO_PD16A_GTX3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	281;"	d
PIO_PD16B_TXD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	555;"	d
PIO_PD16C_RAS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	256;"	d
PIO_PD16_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	649;"	d
PIO_PD17	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	126;"	d
PIO_PD17A_GTXER	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	284;"	d
PIO_PD17B_SCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	554;"	d
PIO_PD17C_CAS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	223;"	d
PIO_PD17_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	650;"	d
PIO_PD18	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	127;"	d
PIO_PD18A_NCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	245;"	d
PIO_PD18A_SDCS	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	246;"	d
PIO_PD18B_RTS2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	552;"	d
PIO_PD18C_URXD4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	522;"	d
PIO_PD18_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	651;"	d
PIO_PD19	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	128;"	d
PIO_PD19A_NCS3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	249;"	d
PIO_PD19B_CTS2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	547;"	d
PIO_PD19C_UTXD4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	524;"	d
PIO_PD19_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	652;"	d
PIO_PD1A_GTXEN	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	283;"	d
PIO_PD1B_PWMC1_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	406;"	d
PIO_PD1C_SPI1_NPCS2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	444;"	d
PIO_PD1D_DTR0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	529;"	d
PIO_PD1_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	634;"	d
PIO_PD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	111;"	d
PIO_PD20	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	129;"	d
PIO_PD20A_PWMC0_PWMH0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	360;"	d
PIO_PD20B_SPI0_MISO	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	429;"	d
PIO_PD20C_GTSUCOMP	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	277;"	d
PIO_PD20_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	653;"	d
PIO_PD21	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	130;"	d
PIO_PD21A_PWMC0_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	365;"	d
PIO_PD21B_SPI0_MOSI	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	430;"	d
PIO_PD21C_TIOA11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	492;"	d
PIO_PD21D_ISI_D1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	294;"	d
PIO_PD21_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	654;"	d
PIO_PD22	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	131;"	d
PIO_PD22A_PWMC0_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	370;"	d
PIO_PD22B_SPI0_SPCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	436;"	d
PIO_PD22C_TIOB11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	495;"	d
PIO_PD22D_ISI_D0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	293;"	d
PIO_PD22_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	655;"	d
PIO_PD23	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	132;"	d
PIO_PD23A_PWMC0_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	376;"	d
PIO_PD23C_SDCK	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	259;"	d
PIO_PD23_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	656;"	d
PIO_PD24	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	133;"	d
PIO_PD24A_PWMC0_PWML0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	382;"	d
PIO_PD24B_RF	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	450;"	d
PIO_PD24C_TCLK11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	489;"	d
PIO_PD24D_ISI_HSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	305;"	d
PIO_PD24_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	657;"	d
PIO_PD25	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	134;"	d
PIO_PD25A_PWMC0_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	387;"	d
PIO_PD25B_SPI0_NPCS1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	433;"	d
PIO_PD25C_URXD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	515;"	d
PIO_PD25D_ISI_VSYNC	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	307;"	d
PIO_PD25_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	658;"	d
PIO_PD26	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	135;"	d
PIO_PD26A_PWMC0_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	393;"	d
PIO_PD26B_TD	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	454;"	d
PIO_PD26C_UTXD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	516;"	d
PIO_PD26D_UTXD1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	513;"	d
PIO_PD26_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	659;"	d
PIO_PD27	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	136;"	d
PIO_PD27A_PWMC0_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	398;"	d
PIO_PD27B_SPI0_NPCS3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	435;"	d
PIO_PD27C_TWD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	505;"	d
PIO_PD27D_ISI_D8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	303;"	d
PIO_PD27_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	660;"	d
PIO_PD28	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	137;"	d
PIO_PD28A_URXD3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	518;"	d
PIO_PD28B_CANRX1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	313;"	d
PIO_PD28C_TWCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	504;"	d
PIO_PD28D_ISI_D9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	304;"	d
PIO_PD28_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	661;"	d
PIO_PD29	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	138;"	d
PIO_PD29C_SDWE	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	261;"	d
PIO_PD29_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	662;"	d
PIO_PD2A_GTX0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	278;"	d
PIO_PD2B_PWMC1_PWML1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	416;"	d
PIO_PD2C_SPI1_NPCS3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	446;"	d
PIO_PD2D_DSR0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	528;"	d
PIO_PD2_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	635;"	d
PIO_PD3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	112;"	d
PIO_PD30	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	139;"	d
PIO_PD30A_UTXD3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	519;"	d
PIO_PD30D_ISI_D10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	295;"	d
PIO_PD30X1_AFE0_AD0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	148;"	d
PIO_PD30_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	663;"	d
PIO_PD31	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	140;"	d
PIO_PD31A_QIO3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	426;"	d
PIO_PD31B_UTXD3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	520;"	d
PIO_PD31C_PCK2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	348;"	d
PIO_PD31D_ISI_D11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	296;"	d
PIO_PD31_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	664;"	d
PIO_PD3A_GTX1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	279;"	d
PIO_PD3B_PWMC1_PWMH1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	408;"	d
PIO_PD3C_UTXD4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	523;"	d
PIO_PD3D_RI0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	530;"	d
PIO_PD3_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	636;"	d
PIO_PD4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	113;"	d
PIO_PD4A_GRXDV	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	272;"	d
PIO_PD4B_PWMC1_PWML2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	418;"	d
PIO_PD4D_DCD2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	548;"	d
PIO_PD4_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	637;"	d
PIO_PD5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	114;"	d
PIO_PD5A_GRX0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	267;"	d
PIO_PD5B_PWMC1_PWMH2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	410;"	d
PIO_PD5D_DTR2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	550;"	d
PIO_PD5_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	638;"	d
PIO_PD6	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	115;"	d
PIO_PD6A_GRX1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	268;"	d
PIO_PD6B_PWMC1_PWML3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	420;"	d
PIO_PD6D_DSR2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	549;"	d
PIO_PD6_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	639;"	d
PIO_PD7	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	116;"	d
PIO_PD7A_GRXER	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	273;"	d
PIO_PD7B_PWMC1_PWMH3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	412;"	d
PIO_PD7D_RI2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	551;"	d
PIO_PD7_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	640;"	d
PIO_PD8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	117;"	d
PIO_PD8A_GMDC	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	265;"	d
PIO_PD8B_PWMC0_PWMFI1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	353;"	d
PIO_PD8_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	641;"	d
PIO_PD9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	118;"	d
PIO_PD9A_GMDIO	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	266;"	d
PIO_PD9B_PWMC0_PWMFI2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	354;"	d
PIO_PD9C_AFE1_ADTRG	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	179;"	d
PIO_PD9_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	642;"	d
PIO_PE0	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	141;"	d
PIO_PE0A_D8	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	238;"	d
PIO_PE0B_TIOA9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	493;"	d
PIO_PE0X1_AFE1_AD11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	170;"	d
PIO_PE0_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	665;"	d
PIO_PE1	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	142;"	d
PIO_PE1A_D9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	239;"	d
PIO_PE1B_TIOB9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	496;"	d
PIO_PE1_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	666;"	d
PIO_PE2	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	143;"	d
PIO_PE2A_D10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	226;"	d
PIO_PE2B_TCLK9	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	490;"	d
PIO_PE2_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	667;"	d
PIO_PE3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	144;"	d
PIO_PE3A_D11	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	227;"	d
PIO_PE3B_TIOA10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	491;"	d
PIO_PE3X1_AFE1_AD10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	169;"	d
PIO_PE3_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	668;"	d
PIO_PE4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	145;"	d
PIO_PE4A_D12	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	228;"	d
PIO_PE4B_TIOB10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	494;"	d
PIO_PE4X1_AFE0_AD4	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	156;"	d
PIO_PE4_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	669;"	d
PIO_PE5	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	146;"	d
PIO_PE5A_D13	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	229;"	d
PIO_PE5B_TCLK10	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	488;"	d
PIO_PE5X1_AFE0_AD3	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	155;"	d
PIO_PE5_IDX	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	670;"	d
_SAMV71Q21_PIO_	source\infrastructure\derivative\libchip_samv7\include\samv7\pio\pio_samv71q21.h	31;"	d
_SAMV71_	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71.h	31;"	d
ACC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	524;"	d
ACC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	580;"	d
ACC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  ACC_IRQn             = 33, \/**< 33 SAMV71Q21 Analog Comparator (ACC) *\/$/;"	e	enum:IRQn
AES	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	534;"	d
AES	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	590;"	d
AES_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  AES_IRQn             = 56, \/**< 56 SAMV71Q21 AES (AES) *\/$/;"	e	enum:IRQn
AFEC0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	522;"	d
AFEC0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	578;"	d
AFEC0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  AFEC0_IRQn           = 29, \/**< 29 SAMV71Q21 Analog Front End 0 (AFEC0) *\/$/;"	e	enum:IRQn
AFEC1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	532;"	d
AFEC1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	588;"	d
AFEC1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  AFEC1_IRQn           = 40, \/**< 40 SAMV71Q21 Analog Front End 1 (AFEC1) *\/$/;"	e	enum:IRQn
AXIMX_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	642;"	d
BusFault_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  BusFault_IRQn         = -11, \/**<  5 Cortex-M7 Bus Fault Interrupt         *\/$/;"	e	enum:IRQn
CHIPID	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	544;"	d
CHIPID	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	600;"	d
CHIP_CIDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	660;"	d
CHIP_EXID	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	661;"	d
CHIP_FREQ_CPU_MAX	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	676;"	d
CHIP_FREQ_FWS_0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	681;"	d
CHIP_FREQ_FWS_1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	682;"	d
CHIP_FREQ_FWS_2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	683;"	d
CHIP_FREQ_FWS_3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	684;"	d
CHIP_FREQ_FWS_4	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	685;"	d
CHIP_FREQ_FWS_5	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	686;"	d
CHIP_FREQ_MAINCK_RC_12MHZ	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	675;"	d
CHIP_FREQ_MAINCK_RC_4MHZ	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	673;"	d
CHIP_FREQ_MAINCK_RC_8MHZ	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	674;"	d
CHIP_FREQ_SLCK_RC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	671;"	d
CHIP_FREQ_SLCK_RC_MAX	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	672;"	d
CHIP_FREQ_SLCK_RC_MIN	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	670;"	d
CHIP_FREQ_XTAL_12M	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	678;"	d
CHIP_FREQ_XTAL_32K	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	677;"	d
CHIP_JTAGID	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	659;"	d
DACC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	523;"	d
DACC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	579;"	d
DACC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  DACC_IRQn            = 30, \/**< 30 SAMV71Q21 Digital To Analog Converter (DACC) *\/$/;"	e	enum:IRQn
DTCM_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	646;"	d
DebugMonitor_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  DebugMonitor_IRQn     = -4,  \/**< 12 Cortex-M7 Debug Monitor Interrupt     *\/$/;"	e	enum:IRQn
DeviceVectors	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^} DeviceVectors;$/;"	t	typeref:struct:_DeviceVectors
EBI_CS0_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	648;"	d
EBI_CS1_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	649;"	d
EBI_CS2_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	650;"	d
EBI_CS3_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	651;"	d
EFC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	546;"	d
EFC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	602;"	d
EFC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  EFC_IRQn             =  6, \/**<  6 SAMV71Q21 Enhanced Embedded Flash Controller (EFC) *\/$/;"	e	enum:IRQn
GMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	527;"	d
GMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	583;"	d
GMAC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  GMAC_IRQn            = 39, \/**< 39 SAMV71Q21 Ethernet MAC (GMAC) *\/$/;"	e	enum:IRQn
GPBR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	557;"	d
GPBR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	613;"	d
HSMCI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	507;"	d
HSMCI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	563;"	d
HSMCI_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  HSMCI_IRQn           = 18, \/**< 18 SAMV71Q21 Multimedia Card Interface (HSMCI) *\/$/;"	e	enum:IRQn
HardFault_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  HardFault_IRQn        = -13, \/**<  3 HardFault Interrupt                   *\/$/;"	e	enum:IRQn
ICM	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	525;"	d
ICM	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	581;"	d
ICM_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  ICM_IRQn             = 32, \/**< 32 SAMV71Q21 Integrity Check Monitor (ICM) *\/$/;"	e	enum:IRQn
ID_ACC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	470;"	d
ID_AES	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	489;"	d
ID_AFEC0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	466;"	d
ID_AFEC1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	475;"	d
ID_DACC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	467;"	d
ID_EFC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	443;"	d
ID_GMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	474;"	d
ID_HSMCI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	455;"	d
ID_ICM	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	469;"	d
ID_ISI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	492;"	d
ID_MCAN0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	472;"	d
ID_MCAN1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	473;"	d
ID_MLB	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	488;"	d
ID_PERIPH_COUNT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	497;"	d
ID_PIOA	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	447;"	d
ID_PIOB	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	448;"	d
ID_PIOC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	449;"	d
ID_PIOD	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	453;"	d
ID_PIOE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	454;"	d
ID_PMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	442;"	d
ID_PWM0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	468;"	d
ID_PWM1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	493;"	d
ID_QSPI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	478;"	d
ID_RSTC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	438;"	d
ID_RSWDT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	495;"	d
ID_RTC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	439;"	d
ID_RTT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	440;"	d
ID_SDRAMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	494;"	d
ID_SMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	446;"	d
ID_SPI0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	458;"	d
ID_SPI1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	477;"	d
ID_SSC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	459;"	d
ID_SUPC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	437;"	d
ID_TC0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	460;"	d
ID_TC1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	461;"	d
ID_TC10	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	486;"	d
ID_TC11	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	487;"	d
ID_TC2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	462;"	d
ID_TC3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	463;"	d
ID_TC4	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	464;"	d
ID_TC5	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	465;"	d
ID_TC6	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	482;"	d
ID_TC7	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	483;"	d
ID_TC8	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	484;"	d
ID_TC9	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	485;"	d
ID_TRNG	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	490;"	d
ID_TWIHS0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	456;"	d
ID_TWIHS1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	457;"	d
ID_TWIHS2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	476;"	d
ID_UART0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	444;"	d
ID_UART1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	445;"	d
ID_UART2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	479;"	d
ID_UART3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	480;"	d
ID_UART4	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	481;"	d
ID_USART0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	450;"	d
ID_USART1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	451;"	d
ID_USART2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	452;"	d
ID_USBHS	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	471;"	d
ID_WDT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	441;"	d
ID_XDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	491;"	d
IFLASH_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	644;"	d
IFLASH_LOCK_REGION_SIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	636;"	d
IFLASH_NB_OF_LOCK_BITS	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	638;"	d
IFLASH_NB_OF_PAGES	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	637;"	d
IFLASH_PAGE_SIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	635;"	d
IFLASH_SIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	634;"	d
IRAM_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	647;"	d
IRAM_SIZE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	639;"	d
IROM_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	645;"	d
IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^typedef enum IRQn$/;"	g
IRQn_Type	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
ISI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	526;"	d
ISI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	582;"	d
ISI_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  ISI_IRQn             = 59, \/**< 59 SAMV71Q21 Camera Interface (ISI) *\/$/;"	e	enum:IRQn
ITCM_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	643;"	d
MATRIX	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	540;"	d
MATRIX	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	596;"	d
MCAN0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	519;"	d
MCAN0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	575;"	d
MCAN0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  MCAN0_IRQn           = 35, \/**< 35 SAMV71Q21 MCAN Controller 0 (MCAN0) *\/$/;"	e	enum:IRQn
MCAN0_LINE1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  MCAN0_LINE1_IRQn     = 36, \/**< 36 SAMV71Q21 MCAN Controller 0 LINE1 (MCAN0) *\/$/;"	e	enum:IRQn
MCAN1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	520;"	d
MCAN1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	576;"	d
MCAN1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  MCAN1_IRQn           = 37, \/**< 37 SAMV71Q21 MCAN Controller 1 (MCAN1) *\/$/;"	e	enum:IRQn
MCAN1_LINE1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  MCAN1_LINE1_IRQn     = 38, \/**< 38 SAMV71Q21 MCAN Controller 1 LINE1 (MCAN1) *\/$/;"	e	enum:IRQn
MLB	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	533;"	d
MLB	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	589;"	d
MLB_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  MLB_IRQn             = 53, \/**< 53 SAMV71Q21 MediaLB (MLB) *\/$/;"	e	enum:IRQn
MemoryManagement_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  MemoryManagement_IRQn = -12, \/**<  4 Cortex-M7 Memory Management Interrupt *\/$/;"	e	enum:IRQn
NonMaskableInt_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  NonMaskableInt_IRQn   = -14, \/**<  2 Non Maskable Interrupt                *\/$/;"	e	enum:IRQn
PERIPH_COUNT_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PERIPH_COUNT_IRQn    = 64  \/**< Number of peripheral IDs *\/$/;"	e	enum:IRQn
PIOA	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	547;"	d
PIOA	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	603;"	d
PIOA_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PIOA_IRQn            = 10, \/**< 10 SAMV71Q21 Parallel I\/O Controller A (PIOA) *\/$/;"	e	enum:IRQn
PIOB	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	548;"	d
PIOB	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	604;"	d
PIOB_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PIOB_IRQn            = 11, \/**< 11 SAMV71Q21 Parallel I\/O Controller B (PIOB) *\/$/;"	e	enum:IRQn
PIOC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	549;"	d
PIOC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	605;"	d
PIOC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PIOC_IRQn            = 12, \/**< 12 SAMV71Q21 Parallel I\/O Controller C (PIOC) *\/$/;"	e	enum:IRQn
PIOD	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	550;"	d
PIOD	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	606;"	d
PIOD_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PIOD_IRQn            = 16, \/**< 16 SAMV71Q21 Parallel I\/O Controller D (PIOD) *\/$/;"	e	enum:IRQn
PIOE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	551;"	d
PIOE	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	607;"	d
PIOE_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PIOE_IRQn            = 17, \/**< 17 SAMV71Q21 Parallel I\/O Controller E (PIOE) *\/$/;"	e	enum:IRQn
PMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	542;"	d
PMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	598;"	d
PMC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PMC_IRQn             =  5, \/**<  5 SAMV71Q21 Power Management Controller (PMC) *\/$/;"	e	enum:IRQn
PWM0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	515;"	d
PWM0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	571;"	d
PWM0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PWM0_IRQn            = 31, \/**< 31 SAMV71Q21 Pulse Width Modulation 0 (PWM0) *\/$/;"	e	enum:IRQn
PWM1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	530;"	d
PWM1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	586;"	d
PWM1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PWM1_IRQn            = 60, \/**< 60 SAMV71Q21 Pulse Width Modulation 1 (PWM1) *\/$/;"	e	enum:IRQn
PendSV_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  PendSV_IRQn           = -2,  \/**< 14 Cortex-M7 Pend SV Interrupt           *\/$/;"	e	enum:IRQn
QSPI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	537;"	d
QSPI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	593;"	d
QSPIMEM_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	641;"	d
QSPI_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  QSPI_IRQn            = 43, \/**< 43 SAMV71Q21 Quad I\/O Serial Peripheral Interface (QSPI) *\/$/;"	e	enum:IRQn
RSTC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	552;"	d
RSTC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	608;"	d
RSTC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  RSTC_IRQn            =  1, \/**<  1 SAMV71Q21 Reset Controller (RSTC) *\/$/;"	e	enum:IRQn
RSWDT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	558;"	d
RSWDT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	614;"	d
RSWDT_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  RSWDT_IRQn           = 63, \/**< 63 SAMV71Q21 Reinforced Secure Watchdog Timer (RSWDT) *\/$/;"	e	enum:IRQn
RTC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	556;"	d
RTC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	612;"	d
RTC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  RTC_IRQn             =  2, \/**<  2 SAMV71Q21 Real Time Clock (RTC) *\/$/;"	e	enum:IRQn
RTT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	554;"	d
RTT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	610;"	d
RTT_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  RTT_IRQn             =  3, \/**<  3 SAMV71Q21 Real Time Timer (RTT) *\/$/;"	e	enum:IRQn
SDRAMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	539;"	d
SDRAMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	595;"	d
SDRAMC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SDRAMC_IRQn          = 62, \/**< 62 SAMV71Q21 SDRAM Controller (SDRAMC) *\/$/;"	e	enum:IRQn
SDRAM_CS_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	652;"	d
SMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	538;"	d
SMC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	594;"	d
SPI0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	509;"	d
SPI0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	565;"	d
SPI0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SPI0_IRQn            = 21, \/**< 21 SAMV71Q21 Serial Peripheral Interface 0 (SPI0) *\/$/;"	e	enum:IRQn
SPI1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	529;"	d
SPI1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	585;"	d
SPI1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SPI1_IRQn            = 42, \/**< 42 SAMV71Q21 Serial Peripheral Interface 1 (SPI1) *\/$/;"	e	enum:IRQn
SSC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	508;"	d
SSC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	564;"	d
SSC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SSC_IRQn             = 22, \/**< 22 SAMV71Q21 Synchronous Serial Controller (SSC) *\/$/;"	e	enum:IRQn
SUPC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	553;"	d
SUPC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	609;"	d
SUPC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SUPC_IRQn            =  0, \/**<  0 SAMV71Q21 Supply Controller (SUPC) *\/$/;"	e	enum:IRQn
SVCall_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SVCall_IRQn           = -5,  \/**< 11 Cortex-M7 SV Call Interrupt           *\/$/;"	e	enum:IRQn
SysTick_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  SysTick_IRQn          = -1,  \/**< 15 Cortex-M7 System Tick Interrupt       *\/$/;"	e	enum:IRQn
TC0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	510;"	d
TC0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	566;"	d
TC0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC0_IRQn             = 23, \/**< 23 SAMV71Q21 Timer\/Counter 0 (TC0) *\/$/;"	e	enum:IRQn
TC1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	511;"	d
TC1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	567;"	d
TC10_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC10_IRQn            = 51, \/**< 51 SAMV71Q21 Timer\/Counter 10 (TC10) *\/$/;"	e	enum:IRQn
TC11_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC11_IRQn            = 52, \/**< 52 SAMV71Q21 Timer\/Counter 11 (TC11) *\/$/;"	e	enum:IRQn
TC1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC1_IRQn             = 24, \/**< 24 SAMV71Q21 Timer\/Counter 1 (TC1) *\/$/;"	e	enum:IRQn
TC2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	512;"	d
TC2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	568;"	d
TC2_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC2_IRQn             = 25, \/**< 25 SAMV71Q21 Timer\/Counter 2 (TC2) *\/$/;"	e	enum:IRQn
TC3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	528;"	d
TC3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	584;"	d
TC3_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC3_IRQn             = 26, \/**< 26 SAMV71Q21 Timer\/Counter 3 (TC3) *\/$/;"	e	enum:IRQn
TC4_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC4_IRQn             = 27, \/**< 27 SAMV71Q21 Timer\/Counter 4 (TC4) *\/$/;"	e	enum:IRQn
TC5_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC5_IRQn             = 28, \/**< 28 SAMV71Q21 Timer\/Counter 5 (TC5) *\/$/;"	e	enum:IRQn
TC6_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC6_IRQn             = 47, \/**< 47 SAMV71Q21 Timer\/Counter 6 (TC6) *\/$/;"	e	enum:IRQn
TC7_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC7_IRQn             = 48, \/**< 48 SAMV71Q21 Timer\/Counter 7 (TC7) *\/$/;"	e	enum:IRQn
TC8_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC8_IRQn             = 49, \/**< 49 SAMV71Q21 Timer\/Counter 8 (TC8) *\/$/;"	e	enum:IRQn
TC9_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TC9_IRQn             = 50, \/**< 50 SAMV71Q21 Timer\/Counter 9 (TC9) *\/$/;"	e	enum:IRQn
TRNG	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	535;"	d
TRNG	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	591;"	d
TRNG_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TRNG_IRQn            = 57, \/**< 57 SAMV71Q21 True Random Generator (TRNG) *\/$/;"	e	enum:IRQn
TWIHS0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	513;"	d
TWIHS0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	569;"	d
TWIHS0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TWIHS0_IRQn          = 19, \/**< 19 SAMV71Q21 Two Wire Interface 0 HS (TWIHS0) *\/$/;"	e	enum:IRQn
TWIHS1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	514;"	d
TWIHS1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	570;"	d
TWIHS1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TWIHS1_IRQn          = 20, \/**< 20 SAMV71Q21 Two Wire Interface 1 HS (TWIHS1) *\/$/;"	e	enum:IRQn
TWIHS2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	531;"	d
TWIHS2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	587;"	d
TWIHS2_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  TWIHS2_IRQn          = 41, \/**< 41 SAMV71Q21 Two Wire Interface 2 HS (TWIHS2) *\/$/;"	e	enum:IRQn
UART0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	543;"	d
UART0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	599;"	d
UART0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  UART0_IRQn           =  7, \/**<  7 SAMV71Q21 UART 0 (UART0) *\/$/;"	e	enum:IRQn
UART1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	545;"	d
UART1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	601;"	d
UART1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  UART1_IRQn           =  8, \/**<  8 SAMV71Q21 UART 1 (UART1) *\/$/;"	e	enum:IRQn
UART2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	559;"	d
UART2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	615;"	d
UART2_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  UART2_IRQn           = 44, \/**< 44 SAMV71Q21 UART 2 (UART2) *\/$/;"	e	enum:IRQn
UART3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	560;"	d
UART3	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	616;"	d
UART3_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  UART3_IRQn           = 45, \/**< 45 SAMV71Q21 UART 3 (UART3) *\/$/;"	e	enum:IRQn
UART4	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	561;"	d
UART4	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	617;"	d
UART4_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  UART4_IRQn           = 46, \/**< 46 SAMV71Q21 UART 4 (UART4) *\/$/;"	e	enum:IRQn
USART0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	516;"	d
USART0	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	572;"	d
USART0_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  USART0_IRQn          = 13, \/**< 13 SAMV71Q21 USART 0 (USART0) *\/$/;"	e	enum:IRQn
USART1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	517;"	d
USART1	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	573;"	d
USART1_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  USART1_IRQn          = 14, \/**< 14 SAMV71Q21 USART 1 (USART1) *\/$/;"	e	enum:IRQn
USART2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	518;"	d
USART2	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	574;"	d
USART2_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  USART2_IRQn          = 15, \/**< 15 SAMV71Q21 USART 2 (USART2) *\/$/;"	e	enum:IRQn
USBHS	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	521;"	d
USBHS	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	577;"	d
USBHS_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  USBHS_IRQn           = 34, \/**< 34 SAMV71Q21 USB Host \/ Device Controller (USBHS) *\/$/;"	e	enum:IRQn
USBHS_RAM_ADDR	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	653;"	d
UTMI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	541;"	d
UTMI	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	597;"	d
UsageFault_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  UsageFault_IRQn       = -10, \/**<  6 Cortex-M7 Usage Fault Interrupt       *\/$/;"	e	enum:IRQn
WDT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	555;"	d
WDT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	611;"	d
WDT_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  WDT_IRQn             =  4, \/**<  4 SAMV71Q21 Watchdog Timer (WDT) *\/$/;"	e	enum:IRQn
XDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	536;"	d
XDMAC	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	592;"	d
XDMAC_IRQn	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  XDMAC_IRQn           = 58, \/**< 58 SAMV71Q21 DMA (XDMAC) *\/$/;"	e	enum:IRQn
_DeviceVectors	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^typedef struct _DeviceVectors$/;"	s
_SAMV71Q21_	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	31;"	d
__CM7_REV	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	302;"	d
__DCACHE_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	308;"	d
__DTCM_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	309;"	d
__FPU_DP	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	306;"	d
__FPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	305;"	d
__ICACHE_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	307;"	d
__ITCM_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	310;"	d
__MPU_PRESENT	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	303;"	d
__NVIC_PRIO_BITS	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	304;"	d
__Vendor_SysTickConfig	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	311;"	d
pfnACC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnACC_Handler;    \/* 33 Analog Comparator *\/$/;"	m	struct:_DeviceVectors
pfnAES_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnAES_Handler;    \/* 56 AES *\/$/;"	m	struct:_DeviceVectors
pfnAFEC0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnAFEC0_Handler;  \/* 29 Analog Front End 0 *\/$/;"	m	struct:_DeviceVectors
pfnAFEC1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnAFEC1_Handler;  \/* 40 Analog Front End 1 *\/$/;"	m	struct:_DeviceVectors
pfnBusFault_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnBusFault_Handler;$/;"	m	struct:_DeviceVectors
pfnDACC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnDACC_Handler;   \/* 30 Digital To Analog Converter *\/$/;"	m	struct:_DeviceVectors
pfnDebugMon_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnDebugMon_Handler;$/;"	m	struct:_DeviceVectors
pfnEFC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnEFC_Handler;    \/*  6 Enhanced Embedded Flash Controller *\/$/;"	m	struct:_DeviceVectors
pfnGMAC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnGMAC_Handler;   \/* 39 Ethernet MAC *\/$/;"	m	struct:_DeviceVectors
pfnHSMCI_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnHSMCI_Handler;  \/* 18 Multimedia Card Interface *\/$/;"	m	struct:_DeviceVectors
pfnHardFault_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnHardFault_Handler;$/;"	m	struct:_DeviceVectors
pfnICM_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnICM_Handler;    \/* 32 Integrity Check Monitor *\/$/;"	m	struct:_DeviceVectors
pfnISI_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnISI_Handler;    \/* 59 Camera Interface *\/$/;"	m	struct:_DeviceVectors
pfnMCAN0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnMCAN0_Handler;  \/* 35 MCAN Controller 0 *\/$/;"	m	struct:_DeviceVectors
pfnMCAN0_Line1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnMCAN0_Line1_Handler;  \/* 36 MCAN Controller 0 *\/$/;"	m	struct:_DeviceVectors
pfnMCAN1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnMCAN1_Handler;  \/* 37 MCAN Controller 1 *\/$/;"	m	struct:_DeviceVectors
pfnMCAN1_Line1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnMCAN1_Line1_Handler;  \/* 38 MCAN Controller 1 *\/$/;"	m	struct:_DeviceVectors
pfnMLB_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnMLB_Handler;    \/* 53 MediaLB *\/$/;"	m	struct:_DeviceVectors
pfnMemManage_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnMemManage_Handler;$/;"	m	struct:_DeviceVectors
pfnNMI_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnNMI_Handler;$/;"	m	struct:_DeviceVectors
pfnPIOA_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPIOA_Handler;   \/* 10 Parallel I\/O Controller A *\/$/;"	m	struct:_DeviceVectors
pfnPIOB_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPIOB_Handler;   \/* 11 Parallel I\/O Controller B *\/$/;"	m	struct:_DeviceVectors
pfnPIOC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPIOC_Handler;   \/* 12 Parallel I\/O Controller C *\/$/;"	m	struct:_DeviceVectors
pfnPIOD_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPIOD_Handler;   \/* 16 Parallel I\/O Controller D *\/$/;"	m	struct:_DeviceVectors
pfnPIOE_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPIOE_Handler;   \/* 17 Parallel I\/O Controller E *\/$/;"	m	struct:_DeviceVectors
pfnPMC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPMC_Handler;    \/*  5 Power Management Controller *\/$/;"	m	struct:_DeviceVectors
pfnPWM0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPWM0_Handler;   \/* 31 Pulse Width Modulation 0 *\/$/;"	m	struct:_DeviceVectors
pfnPWM1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPWM1_Handler;   \/* 60 Pulse Width Modulation 1 *\/$/;"	m	struct:_DeviceVectors
pfnPendSV_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnPendSV_Handler;$/;"	m	struct:_DeviceVectors
pfnQSPI_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnQSPI_Handler;   \/* 43 Quad I\/O Serial Peripheral Interface *\/$/;"	m	struct:_DeviceVectors
pfnRSTC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnRSTC_Handler;   \/*  1 Reset Controller *\/$/;"	m	struct:_DeviceVectors
pfnRSWDT_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnRSWDT_Handler;  \/* 63 Reinforced Secure Watchdog Timer *\/$/;"	m	struct:_DeviceVectors
pfnRTC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnRTC_Handler;    \/*  2 Real Time Clock *\/$/;"	m	struct:_DeviceVectors
pfnRTT_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnRTT_Handler;    \/*  3 Real Time Timer *\/$/;"	m	struct:_DeviceVectors
pfnReserved1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnReserved1_Handler;$/;"	m	struct:_DeviceVectors
pfnReserved2_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnReserved2_Handler;$/;"	m	struct:_DeviceVectors
pfnReserved3_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnReserved3_Handler;$/;"	m	struct:_DeviceVectors
pfnReserved4_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnReserved4_Handler;$/;"	m	struct:_DeviceVectors
pfnReserved5_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnReserved5_Handler;$/;"	m	struct:_DeviceVectors
pfnReset_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnReset_Handler;$/;"	m	struct:_DeviceVectors
pfnSDRAMC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSDRAMC_Handler; \/* 62 SDRAM Controller *\/$/;"	m	struct:_DeviceVectors
pfnSPI0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSPI0_Handler;   \/* 21 Serial Peripheral Interface 0 *\/$/;"	m	struct:_DeviceVectors
pfnSPI1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSPI1_Handler;   \/* 42 Serial Peripheral Interface 1 *\/$/;"	m	struct:_DeviceVectors
pfnSSC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSSC_Handler;    \/* 22 Synchronous Serial Controller *\/$/;"	m	struct:_DeviceVectors
pfnSUPC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSUPC_Handler;   \/*  0 Supply Controller *\/$/;"	m	struct:_DeviceVectors
pfnSVC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSVC_Handler;$/;"	m	struct:_DeviceVectors
pfnSysTick_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnSysTick_Handler;$/;"	m	struct:_DeviceVectors
pfnTC0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC0_Handler;    \/* 23 Timer\/Counter 0 *\/$/;"	m	struct:_DeviceVectors
pfnTC10_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC10_Handler;   \/* 51 Timer\/Counter 10 *\/$/;"	m	struct:_DeviceVectors
pfnTC11_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC11_Handler;   \/* 52 Timer\/Counter 11 *\/$/;"	m	struct:_DeviceVectors
pfnTC1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC1_Handler;    \/* 24 Timer\/Counter 1 *\/$/;"	m	struct:_DeviceVectors
pfnTC2_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC2_Handler;    \/* 25 Timer\/Counter 2 *\/$/;"	m	struct:_DeviceVectors
pfnTC3_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC3_Handler;    \/* 26 Timer\/Counter 3 *\/$/;"	m	struct:_DeviceVectors
pfnTC4_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC4_Handler;    \/* 27 Timer\/Counter 4 *\/$/;"	m	struct:_DeviceVectors
pfnTC5_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC5_Handler;    \/* 28 Timer\/Counter 5 *\/$/;"	m	struct:_DeviceVectors
pfnTC6_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC6_Handler;    \/* 47 Timer\/Counter 6 *\/$/;"	m	struct:_DeviceVectors
pfnTC7_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC7_Handler;    \/* 48 Timer\/Counter 7 *\/$/;"	m	struct:_DeviceVectors
pfnTC8_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC8_Handler;    \/* 49 Timer\/Counter 8 *\/$/;"	m	struct:_DeviceVectors
pfnTC9_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTC9_Handler;    \/* 50 Timer\/Counter 9 *\/$/;"	m	struct:_DeviceVectors
pfnTRNG_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTRNG_Handler;   \/* 57 True Random Generator *\/$/;"	m	struct:_DeviceVectors
pfnTWIHS0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTWIHS0_Handler; \/* 19 Two Wire Interface 0 HS *\/$/;"	m	struct:_DeviceVectors
pfnTWIHS1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTWIHS1_Handler; \/* 20 Two Wire Interface 1 HS *\/$/;"	m	struct:_DeviceVectors
pfnTWIHS2_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnTWIHS2_Handler; \/* 41 Two Wire Interface 2 HS *\/$/;"	m	struct:_DeviceVectors
pfnUART0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUART0_Handler;  \/*  7 UART 0 *\/$/;"	m	struct:_DeviceVectors
pfnUART1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUART1_Handler;  \/*  8 UART 1 *\/$/;"	m	struct:_DeviceVectors
pfnUART2_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUART2_Handler;  \/* 44 UART 2 *\/$/;"	m	struct:_DeviceVectors
pfnUART3_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUART3_Handler;  \/* 45 UART 3 *\/$/;"	m	struct:_DeviceVectors
pfnUART4_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUART4_Handler;  \/* 46 UART 4 *\/$/;"	m	struct:_DeviceVectors
pfnUSART0_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUSART0_Handler; \/* 13 USART 0 *\/$/;"	m	struct:_DeviceVectors
pfnUSART1_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUSART1_Handler; \/* 14 USART 1 *\/$/;"	m	struct:_DeviceVectors
pfnUSART2_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUSART2_Handler; \/* 15 USART 2 *\/$/;"	m	struct:_DeviceVectors
pfnUSBHS_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUSBHS_Handler;  \/* 34 USB Host \/ Device Controller *\/$/;"	m	struct:_DeviceVectors
pfnUsageFault_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnUsageFault_Handler;$/;"	m	struct:_DeviceVectors
pfnWDT_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnWDT_Handler;    \/*  4 Watchdog Timer *\/$/;"	m	struct:_DeviceVectors
pfnXDMAC_Handler	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pfnXDMAC_Handler;  \/* 58 DMA *\/$/;"	m	struct:_DeviceVectors
pvReserved54	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pvReserved54;$/;"	m	struct:_DeviceVectors
pvReserved55	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pvReserved55;$/;"	m	struct:_DeviceVectors
pvReserved61	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pvReserved61;$/;"	m	struct:_DeviceVectors
pvReserved9	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pvReserved9;$/;"	m	struct:_DeviceVectors
pvStack	source\infrastructure\derivative\libchip_samv7\include\samv7\samv71q21.h	/^  void* pvStack;$/;"	m	struct:_DeviceVectors
SYSTEM_SAMV71_H_INCLUDED	source\infrastructure\derivative\libchip_samv7\include\samv7\system_samv71.h	31;"	d
BYTE_ORDER	source\infrastructure\derivative\utils\md5\md5.c	57;"	d	file:
BYTE_ORDER	source\infrastructure\derivative\utils\md5\md5.c	59;"	d	file:
BYTE_ORDER	source\infrastructure\derivative\utils\md5\md5.c	61;"	d	file:
F	source\infrastructure\derivative\utils\md5\md5.c	202;"	d	file:
G	source\infrastructure\derivative\utils\md5\md5.c	228;"	d	file:
H	source\infrastructure\derivative\utils\md5\md5.c	254;"	d	file:
I	source\infrastructure\derivative\utils\md5\md5.c	280;"	d	file:
ROTATE_LEFT	source\infrastructure\derivative\utils\md5\md5.c	197;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	203;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	223;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	229;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	249;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	255;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	275;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	281;"	d	file:
SET	source\infrastructure\derivative\utils\md5\md5.c	301;"	d	file:
T1	source\infrastructure\derivative\utils\md5\md5.c	65;"	d	file:
T10	source\infrastructure\derivative\utils\md5\md5.c	74;"	d	file:
T11	source\infrastructure\derivative\utils\md5\md5.c	75;"	d	file:
T12	source\infrastructure\derivative\utils\md5\md5.c	76;"	d	file:
T13	source\infrastructure\derivative\utils\md5\md5.c	77;"	d	file:
T14	source\infrastructure\derivative\utils\md5\md5.c	78;"	d	file:
T15	source\infrastructure\derivative\utils\md5\md5.c	79;"	d	file:
T16	source\infrastructure\derivative\utils\md5\md5.c	80;"	d	file:
T17	source\infrastructure\derivative\utils\md5\md5.c	81;"	d	file:
T18	source\infrastructure\derivative\utils\md5\md5.c	82;"	d	file:
T19	source\infrastructure\derivative\utils\md5\md5.c	83;"	d	file:
T2	source\infrastructure\derivative\utils\md5\md5.c	66;"	d	file:
T20	source\infrastructure\derivative\utils\md5\md5.c	84;"	d	file:
T21	source\infrastructure\derivative\utils\md5\md5.c	85;"	d	file:
T22	source\infrastructure\derivative\utils\md5\md5.c	86;"	d	file:
T23	source\infrastructure\derivative\utils\md5\md5.c	87;"	d	file:
T24	source\infrastructure\derivative\utils\md5\md5.c	88;"	d	file:
T25	source\infrastructure\derivative\utils\md5\md5.c	89;"	d	file:
T26	source\infrastructure\derivative\utils\md5\md5.c	90;"	d	file:
T27	source\infrastructure\derivative\utils\md5\md5.c	91;"	d	file:
T28	source\infrastructure\derivative\utils\md5\md5.c	92;"	d	file:
T29	source\infrastructure\derivative\utils\md5\md5.c	93;"	d	file:
T3	source\infrastructure\derivative\utils\md5\md5.c	67;"	d	file:
T30	source\infrastructure\derivative\utils\md5\md5.c	94;"	d	file:
T31	source\infrastructure\derivative\utils\md5\md5.c	95;"	d	file:
T32	source\infrastructure\derivative\utils\md5\md5.c	96;"	d	file:
T33	source\infrastructure\derivative\utils\md5\md5.c	97;"	d	file:
T34	source\infrastructure\derivative\utils\md5\md5.c	98;"	d	file:
T35	source\infrastructure\derivative\utils\md5\md5.c	99;"	d	file:
T36	source\infrastructure\derivative\utils\md5\md5.c	100;"	d	file:
T37	source\infrastructure\derivative\utils\md5\md5.c	101;"	d	file:
T38	source\infrastructure\derivative\utils\md5\md5.c	102;"	d	file:
T39	source\infrastructure\derivative\utils\md5\md5.c	103;"	d	file:
T4	source\infrastructure\derivative\utils\md5\md5.c	68;"	d	file:
T40	source\infrastructure\derivative\utils\md5\md5.c	104;"	d	file:
T41	source\infrastructure\derivative\utils\md5\md5.c	105;"	d	file:
T42	source\infrastructure\derivative\utils\md5\md5.c	106;"	d	file:
T43	source\infrastructure\derivative\utils\md5\md5.c	107;"	d	file:
T44	source\infrastructure\derivative\utils\md5\md5.c	108;"	d	file:
T45	source\infrastructure\derivative\utils\md5\md5.c	109;"	d	file:
T46	source\infrastructure\derivative\utils\md5\md5.c	110;"	d	file:
T47	source\infrastructure\derivative\utils\md5\md5.c	111;"	d	file:
T48	source\infrastructure\derivative\utils\md5\md5.c	112;"	d	file:
T49	source\infrastructure\derivative\utils\md5\md5.c	113;"	d	file:
T5	source\infrastructure\derivative\utils\md5\md5.c	69;"	d	file:
T50	source\infrastructure\derivative\utils\md5\md5.c	114;"	d	file:
T51	source\infrastructure\derivative\utils\md5\md5.c	115;"	d	file:
T52	source\infrastructure\derivative\utils\md5\md5.c	116;"	d	file:
T53	source\infrastructure\derivative\utils\md5\md5.c	117;"	d	file:
T54	source\infrastructure\derivative\utils\md5\md5.c	118;"	d	file:
T55	source\infrastructure\derivative\utils\md5\md5.c	119;"	d	file:
T56	source\infrastructure\derivative\utils\md5\md5.c	120;"	d	file:
T57	source\infrastructure\derivative\utils\md5\md5.c	121;"	d	file:
T58	source\infrastructure\derivative\utils\md5\md5.c	122;"	d	file:
T59	source\infrastructure\derivative\utils\md5\md5.c	123;"	d	file:
T6	source\infrastructure\derivative\utils\md5\md5.c	70;"	d	file:
T60	source\infrastructure\derivative\utils\md5\md5.c	124;"	d	file:
T61	source\infrastructure\derivative\utils\md5\md5.c	125;"	d	file:
T62	source\infrastructure\derivative\utils\md5\md5.c	126;"	d	file:
T63	source\infrastructure\derivative\utils\md5\md5.c	127;"	d	file:
T64	source\infrastructure\derivative\utils\md5\md5.c	128;"	d	file:
T7	source\infrastructure\derivative\utils\md5\md5.c	71;"	d	file:
T8	source\infrastructure\derivative\utils\md5\md5.c	72;"	d	file:
T9	source\infrastructure\derivative\utils\md5\md5.c	73;"	d	file:
T_MASK	source\infrastructure\derivative\utils\md5\md5.c	64;"	d	file:
md5_append	source\infrastructure\derivative\utils\md5\md5.c	/^md5_append(md5_state_t *pms, const md5_byte_t *data, int nbytes)$/;"	f
md5_finish	source\infrastructure\derivative\utils\md5\md5.c	/^md5_finish(md5_state_t *pms, md5_byte_t digest[16])$/;"	f
md5_init	source\infrastructure\derivative\utils\md5\md5.c	/^md5_init(md5_state_t *pms)$/;"	f
md5_process	source\infrastructure\derivative\utils\md5\md5.c	/^md5_process(md5_state_t *pms, const md5_byte_t *data \/*[64]*\/)$/;"	f	file:
abcd	source\infrastructure\derivative\utils\md5\md5.h	/^    md5_word_t abcd[4];		\/* digest buffer *\/$/;"	m	struct:md5_state_s
buf	source\infrastructure\derivative\utils\md5\md5.h	/^    md5_byte_t buf[64];		\/* accumulate block *\/$/;"	m	struct:md5_state_s
count	source\infrastructure\derivative\utils\md5\md5.h	/^    md5_word_t count[2];	\/* message length in bits, lsw first *\/$/;"	m	struct:md5_state_s
md5_INCLUDED	source\infrastructure\derivative\utils\md5\md5.h	51;"	d
md5_byte_t	source\infrastructure\derivative\utils\md5\md5.h	/^typedef unsigned char md5_byte_t; \/* 8-bit byte *\/$/;"	t
md5_state_s	source\infrastructure\derivative\utils\md5\md5.h	/^typedef struct md5_state_s {$/;"	s
md5_state_t	source\infrastructure\derivative\utils\md5\md5.h	/^} md5_state_t;$/;"	t	typeref:struct:md5_state_s
md5_word_t	source\infrastructure\derivative\utils\md5\md5.h	/^typedef unsigned int md5_word_t; \/* 32-bit word *\/$/;"	t
FreeResource	source\infrastructure\derivative\utils\utility.h	53;"	d
GET_CYCLE_COUNTER	source\infrastructure\derivative\utils\utility.h	45;"	d
GetResource	source\infrastructure\derivative\utils\utility.h	51;"	d
Is_LockFree	source\infrastructure\derivative\utils\utility.h	/^__STATIC_INLINE uint8_t Is_LockFree(volatile uint8_t *Lock_Variable)$/;"	f
LockMutex	source\infrastructure\derivative\utils\utility.h	47;"	d
RESET_CYCLE_COUNTER	source\infrastructure\derivative\utils\utility.h	37;"	d
ReleaseMutex	source\infrastructure\derivative\utils\utility.h	49;"	d
UTILITY_H	source\infrastructure\derivative\utils\utility.h	31;"	d
free_lock	source\infrastructure\derivative\utils\utility.h	/^__STATIC_INLINE uint8_t free_lock(volatile uint8_t *Lock_Variable)$/;"	f
get_lock	source\infrastructure\derivative\utils\utility.h	/^__STATIC_INLINE uint8_t get_lock(volatile uint8_t *Lock_Variable, const uint8_t maxValue, volatile uint32_t *pTimeout)$/;"	f
ACC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	112;"	d	file:
AES_Handler	source\infrastructure\toolset\gcc\startup_sam.c	143;"	d	file:
AFEC0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	106;"	d	file:
AFEC1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	121;"	d	file:
BusFault_Handler	source\infrastructure\toolset\gcc\startup_sam.c	58;"	d	file:
CCF_Handler	source\infrastructure\toolset\gcc\startup_sam.c	153;"	d	file:
CCW_Handler	source\infrastructure\toolset\gcc\startup_sam.c	154;"	d	file:
DACC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	108;"	d	file:
DebugMon_Handler	source\infrastructure\toolset\gcc\startup_sam.c	61;"	d	file:
Dummy_Handler	source\infrastructure\toolset\gcc\startup_sam.c	/^void Dummy_Handler(void)$/;"	f
EFC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	72;"	d	file:
FPU_Handler	source\infrastructure\toolset\gcc\startup_sam.c	148;"	d	file:
GMACQ1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	119;"	d	file:
GMACQ2_Handler	source\infrastructure\toolset\gcc\startup_sam.c	120;"	d	file:
GMAC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	118;"	d	file:
HSMCI_Handler	source\infrastructure\toolset\gcc\startup_sam.c	88;"	d	file:
HardFault_Handler	source\infrastructure\toolset\gcc\startup_sam.c	56;"	d	file:
ICM_Handler	source\infrastructure\toolset\gcc\startup_sam.c	111;"	d	file:
ISI_Handler	source\infrastructure\toolset\gcc\startup_sam.c	146;"	d	file:
MCAN0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	114;"	d	file:
MCAN0_Line1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	115;"	d	file:
MCAN1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	116;"	d	file:
MCAN1_Line1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	117;"	d	file:
MLB_Handler	source\infrastructure\toolset\gcc\startup_sam.c	142;"	d	file:
MemManage_Handler	source\infrastructure\toolset\gcc\startup_sam.c	57;"	d	file:
NMI_Handler	source\infrastructure\toolset\gcc\startup_sam.c	55;"	d	file:
PIOA_Handler	source\infrastructure\toolset\gcc\startup_sam.c	75;"	d	file:
PIOB_Handler	source\infrastructure\toolset\gcc\startup_sam.c	76;"	d	file:
PIOC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	78;"	d	file:
PIOD_Handler	source\infrastructure\toolset\gcc\startup_sam.c	83;"	d	file:
PIOE_Handler	source\infrastructure\toolset\gcc\startup_sam.c	85;"	d	file:
PMC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	71;"	d	file:
PWM0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	110;"	d	file:
PWM1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	147;"	d	file:
PendSV_Handler	source\infrastructure\toolset\gcc\startup_sam.c	62;"	d	file:
QSPI_Handler	source\infrastructure\toolset\gcc\startup_sam.c	126;"	d	file:
RSTC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	67;"	d	file:
RSWDT_Handler	source\infrastructure\toolset\gcc\startup_sam.c	152;"	d	file:
RTC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	68;"	d	file:
RTT_Handler	source\infrastructure\toolset\gcc\startup_sam.c	69;"	d	file:
Reset_Handler	source\infrastructure\toolset\gcc\startup_sam.c	/^void Reset_Handler(void)$/;"	f
SDRAMC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	150;"	d	file:
SPI0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	92;"	d	file:
SPI1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	125;"	d	file:
SSC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	93;"	d	file:
SUPC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	66;"	d	file:
SVC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	60;"	d	file:
SysTick_Handler	source\infrastructure\toolset\gcc\startup_sam.c	63;"	d	file:
TC0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	94;"	d	file:
TC10_Handler	source\infrastructure\toolset\gcc\startup_sam.c	140;"	d	file:
TC11_Handler	source\infrastructure\toolset\gcc\startup_sam.c	141;"	d	file:
TC1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	95;"	d	file:
TC2_Handler	source\infrastructure\toolset\gcc\startup_sam.c	96;"	d	file:
TC3_Handler	source\infrastructure\toolset\gcc\startup_sam.c	98;"	d	file:
TC4_Handler	source\infrastructure\toolset\gcc\startup_sam.c	101;"	d	file:
TC5_Handler	source\infrastructure\toolset\gcc\startup_sam.c	104;"	d	file:
TC6_Handler	source\infrastructure\toolset\gcc\startup_sam.c	131;"	d	file:
TC7_Handler	source\infrastructure\toolset\gcc\startup_sam.c	134;"	d	file:
TC8_Handler	source\infrastructure\toolset\gcc\startup_sam.c	137;"	d	file:
TC9_Handler	source\infrastructure\toolset\gcc\startup_sam.c	139;"	d	file:
TCM_Disable	source\infrastructure\toolset\gcc\startup_sam.c	/^__STATIC_INLINE void TCM_Disable(void) $/;"	f
TCM_Enable	source\infrastructure\toolset\gcc\startup_sam.c	/^__STATIC_INLINE void TCM_Enable(void) $/;"	f
TRNG_Handler	source\infrastructure\toolset\gcc\startup_sam.c	144;"	d	file:
TWIHS0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	90;"	d	file:
TWIHS1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	91;"	d	file:
TWIHS2_Handler	source\infrastructure\toolset\gcc\startup_sam.c	123;"	d	file:
UART0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	73;"	d	file:
UART1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	74;"	d	file:
UART2_Handler	source\infrastructure\toolset\gcc\startup_sam.c	127;"	d	file:
UART3_Handler	source\infrastructure\toolset\gcc\startup_sam.c	128;"	d	file:
UART4_Handler	source\infrastructure\toolset\gcc\startup_sam.c	129;"	d	file:
USART0_Handler	source\infrastructure\toolset\gcc\startup_sam.c	80;"	d	file:
USART1_Handler	source\infrastructure\toolset\gcc\startup_sam.c	81;"	d	file:
USART2_Handler	source\infrastructure\toolset\gcc\startup_sam.c	82;"	d	file:
USBHS_Handler	source\infrastructure\toolset\gcc\startup_sam.c	113;"	d	file:
UsageFault_Handler	source\infrastructure\toolset\gcc\startup_sam.c	59;"	d	file:
WDT_Handler	source\infrastructure\toolset\gcc\startup_sam.c	70;"	d	file:
XDMAC_Handler	source\infrastructure\toolset\gcc\startup_sam.c	145;"	d	file:
exception_table	source\infrastructure\toolset\gcc\startup_sam.c	/^const DeviceVectors exception_table = {$/;"	v
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_PROGRAM_VERSION	5.8	//
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
