# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Apr 30 01:09:35 2020
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: ai, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/User/Documents/GitHub/TrackitPCB/New PCB/specctra.did
# Current time = Thu Apr 30 01:09:37 2020
# PCB C:/Users/User/Documents/GitHub/TrackitPCB/New PCB
# Master Unit set up as: MIL 10000
# PCB Limits xlo=-1955.8090 ylo=-1559.1074 xhi=16223.5085 yhi=11538.8730
# Total 10 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 23, Images Processed 36, Padstacks Processed 23
# Nets Processed 20, Net Terminals 76
# PCB Area=236862852.384  EIC=7  Area/EIC=33837550.341  SMDs=20
# Total Pin Count: 103
# Signal Connections Created 56
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 21869.0946 Horizontal 11765.0586 Vertical 10104.0360
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 21869.0946 Horizontal 11768.1106 Vertical 10100.9840
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/User/AppData/Local/Temp/#Taaaaab13388.tmp ...
# All Components Selected.
# All Nets Selected.
# Net 3.3V Unselected.
set route_diagonal 4
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger on
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Thu Apr 30 01:10:14 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 21869.0946 Horizontal 11765.0586 Vertical 10104.0360
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 21869.0946 Horizontal 11768.1106 Vertical 10100.9840
# Start Route Pass 1 of 25
# Routing 42 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 18 (Cross: 17, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 42 Successes 42 Failures 0 Vias 10
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 61 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 54 Successes 54 Failures 0 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.7222
# End Pass 2 of 25
# 4 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Start Route Pass 3 of 25
# Routing 14 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 12 Successes 12 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     1|   0|   14|   10|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     5|     0|   0|   14|   14|    0|   0| 72|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|   14|   19|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 6 Total Vias 19
# Percent Connected   75.00
# Manhattan Length 21070.1036 Horizontal 11341.7215 Vertical 9728.3821
# Routed Length 17451.5657 Horizontal 10309.0458 Vertical 8004.0441
# Ratio Actual / Manhattan   0.8283
# Unconnected Length 5264.5668 Horizontal 2578.3464 Vertical 2686.2204
clean 2
# Current time = Thu Apr 30 01:10:16 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 6 Total Vias 19
# Percent Connected   75.00
# Manhattan Length 21070.1036 Horizontal 11341.7215 Vertical 9728.3821
# Routed Length 17451.5657 Horizontal 10309.0458 Vertical 8004.0441
# Ratio Actual / Manhattan   0.8283
# Unconnected Length 5264.5668 Horizontal 2578.3464 Vertical 2686.2204
# Start Clean Pass 1 of 2
# Routing 75 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 59 Successes 59 Failures 0 Vias 13
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 72 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 59 Successes 58 Failures 1 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     1|   0|   14|   10|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     5|     0|   0|   14|   14|    0|   0| 72|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|   14|   19|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|   14|   13|    0|   0|   |  0:00:01|  0:00:02|
# Clean    |  5|     0|     0|   1|   14|   12|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 18, at vias 5 Total Vias 12
# Percent Connected   75.00
# Manhattan Length 21530.6458 Horizontal 11556.7966 Vertical 9973.8492
# Routed Length 16940.3198 Horizontal 9590.1139 Vertical 8249.5950
# Ratio Actual / Manhattan   0.7868
# Unconnected Length 5264.5668 Horizontal 2578.3464 Vertical 2686.2204
write routes (changed_only) (reset_changed) C:/Users/User/AppData/Local/Temp/#Taaaaac13388.tmp
# Routing Written to File C:/Users/User/AppData/Local/Temp/#Taaaaac13388.tmp
# Loading Do File C:/Users/User/AppData/Local/Temp/#Taaaaad13388.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via 100
set turbo_stagger on
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter on)
# Smart Route: This board is already 75.00% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Thu Apr 30 01:12:48 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 14
# Signal Layers 2 Power Layers 0
# Wire Junctions 18, at vias 5 Total Vias 12
# Percent Connected   75.00
# Manhattan Length 21530.6458 Horizontal 11556.7966 Vertical 9973.8492
# Routed Length 16940.3198 Horizontal 9590.1139 Vertical 8249.5950
# Ratio Actual / Manhattan   0.7868
# Unconnected Length 5264.5668 Horizontal 2578.3464 Vertical 2686.2204
# Start Route Pass 1 of 50
# Routing 14 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 50
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 0, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 12
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 50
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 50
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 50
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     1|   0|   14|   10|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     5|     0|   0|   14|   14|    0|   0| 72|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|   14|   19|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|   14|   13|    0|   0|   |  0:00:01|  0:00:02|
# Clean    |  5|     0|     0|   1|   14|   12|    0|   0|   |  0:00:00|  0:00:02|
# Route    |  6|     1|     0|   0|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  7|     0|     3|   0|    0|   12|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  8|     0|     0|   0|    0|   12|    0|   0|100|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 4 Total Vias 12
# Percent Connected  100.00
# Manhattan Length 21631.7132 Horizontal 11660.2638 Vertical 9971.4494
# Routed Length 25635.0940 Horizontal 14251.7833 Vertical 12752.2342
# Ratio Actual / Manhattan   1.1851
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 30 01:12:49 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 4 Total Vias 12
# Percent Connected  100.00
# Manhattan Length 21631.7132 Horizontal 11660.2638 Vertical 9971.4494
# Routed Length 25635.0940 Horizontal 14251.7833 Vertical 12752.2342
# Ratio Actual / Manhattan   1.1851
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 89 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 81 Successes 73 Failures 8 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 97 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 83 Successes 77 Failures 6 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     1|   0|   14|   10|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     5|     0|   0|   14|   14|    0|   0| 72|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|   14|   19|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|   14|   13|    0|   0|   |  0:00:01|  0:00:02|
# Clean    |  5|     0|     0|   1|   14|   12|    0|   0|   |  0:00:00|  0:00:02|
# Route    |  6|     1|     0|   0|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  7|     0|     3|   0|    0|   12|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  8|     0|     0|   0|    0|   12|    0|   0|100|  0:00:00|  0:00:03|
# Clean    |  9|     0|     0|   8|    0|   12|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 10|     0|     0|   6|    0|   12|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 12
# Percent Connected  100.00
# Manhattan Length 24388.8959 Horizontal 13080.3220 Vertical 11308.5739
# Routed Length 25940.6059 Horizontal 14237.2363 Vertical 12823.5153
# Ratio Actual / Manhattan   1.0636
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 30 01:12:51 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 12
# Percent Connected  100.00
# Manhattan Length 24388.8959 Horizontal 13080.3220 Vertical 11308.5739
# Routed Length 25940.6059 Horizontal 14237.2363 Vertical 12823.5153
# Ratio Actual / Manhattan   1.0636
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 84 Successes 78 Failures 6 Vias 12
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 83 Successes 77 Failures 6 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     1|   0|   14|   10|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     5|     0|   0|   14|   14|    0|   0| 72|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|   14|   19|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|   14|   13|    0|   0|   |  0:00:01|  0:00:02|
# Clean    |  5|     0|     0|   1|   14|   12|    0|   0|   |  0:00:00|  0:00:02|
# Route    |  6|     1|     0|   0|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  7|     0|     3|   0|    0|   12|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  8|     0|     0|   0|    0|   12|    0|   0|100|  0:00:00|  0:00:03|
# Clean    |  9|     0|     0|   8|    0|   12|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 10|     0|     0|   6|    0|   12|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 11|     0|     0|   6|    0|   12|    0|   0|   |  0:00:01|  0:00:04|
# Clean    | 12|     0|     0|   6|    0|   12|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 5 Total Vias 12
# Percent Connected  100.00
# Manhattan Length 24148.2344 Horizontal 12956.5360 Vertical 11191.6984
# Routed Length 25884.3661 Horizontal 14042.7481 Vertical 12858.9596
# Ratio Actual / Manhattan   1.0719
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing miter command.
# Diagonal wire corners are preferred.
# Current time = Thu Apr 30 01:12:52 2020
# 2 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 54
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 5 Total Vias 12
# Percent Connected  100.00
# Manhattan Length 24148.2344 Horizontal 12956.5360 Vertical 11191.6984
# Routed Length 24899.8912 Horizontal 14052.7481 Vertical 12878.4596
# Ratio Actual / Manhattan   1.0311
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/User/AppData/Local/Temp/#Taaaaae13388.tmp
# Routing Written to File C:/Users/User/AppData/Local/Temp/#Taaaaae13388.tmp
quit
