// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// assign 
wire_assign( in, out );
// assign an object to in
wire_assign( in, *out );
// assign an object to out
wire_assign( out, *in );
// assign an object to out
wire_assign( out, &in );
// assign a pointer to an object to out
wire_assign( out, &in );
// assign a pointer to an object to in
wire_assign( in, &out );
// assign a pointer to an object to in
wire_assign( in, &out );
// assign a pointer to an object to out
wire_assign( out, &in );

// Design a module that assigns the output to the input
module wire_assign( input in, output out, unsigned char val );
// assign out to in
wire_endmodule
