Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Oct  6 17:09:36 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.211       -0.278                      2                28957        0.006        0.000                      0                28957       -0.031       -0.031                       1                  9900  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             8.127        0.000                      0                    7        0.647        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.026        0.000                      0                22930        0.059        0.000                      0                22930        2.950        0.000                       0                  7107  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                            9.968        0.000                      0                  127        0.341        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         121.757        0.000                      0                  109        0.297        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.605        0.000                      0                  118        0.413        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.140        0.000                      0                 1399        0.094        0.000                      0                 1399        0.984        0.000                       0                   677  
si5351_clk0                        0.173        0.000                      0                  322        0.840        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                       -0.066       -0.066                      1                  976        0.760        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.388        0.000                      0                  821        0.074        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.211       -0.211                      1                  682        0.074        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.685        0.000                      0                  466        0.006        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.413        0.000                      0                 1679        0.048        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.369        0.000                      0                    2        0.650        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.361ns (30.404%)  route 0.826ns (69.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 16.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.361     7.762 r  FDCE_6/Q
                         net (fo=1, routed)           0.826     8.588    crg_reset6
    SLICE_X59Y146        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.680    16.386    basesoc_crg_clkin
    SLICE_X59Y146        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.531    16.917    
                         clock uncertainty           -0.035    16.882    
    SLICE_X59Y146        FDCE (Setup_fdce_C_D)       -0.166    16.716    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.393ns (24.627%)  route 1.203ns (75.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 16.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.393     7.794 r  FDCE_2/Q
                         net (fo=1, routed)           1.203     8.997    crg_reset2
    SLICE_X66Y140        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.018    16.724    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.677    17.401    
                         clock uncertainty           -0.035    17.366    
    SLICE_X66Y140        FDCE (Setup_fdce_C_D)       -0.027    17.339    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.339    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.361ns (24.101%)  route 1.137ns (75.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 16.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.361     7.762 r  FDCE_1/Q
                         net (fo=1, routed)           1.137     8.899    crg_reset1
    SLICE_X66Y140        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.018    16.724    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.677    17.401    
                         clock uncertainty           -0.035    17.366    
    SLICE_X66Y140        FDCE (Setup_fdce_C_D)       -0.119    17.247    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.247    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.393ns (24.703%)  route 1.198ns (75.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 16.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.393     7.794 r  FDCE_4/Q
                         net (fo=1, routed)           1.198     8.992    crg_reset4
    SLICE_X66Y140        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.018    16.724    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.677    17.401    
                         clock uncertainty           -0.035    17.366    
    SLICE_X66Y140        FDCE (Setup_fdce_C_D)       -0.012    17.354    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.361ns (24.679%)  route 1.102ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 16.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.361     7.762 r  FDCE_5/Q
                         net (fo=1, routed)           1.102     8.864    crg_reset5
    SLICE_X66Y140        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.018    16.724    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.677    17.401    
                         clock uncertainty           -0.035    17.366    
    SLICE_X66Y140        FDCE (Setup_fdce_C_D)       -0.103    17.263    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.263    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.393ns (26.473%)  route 1.092ns (73.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 16.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.393     7.794 r  FDCE_3/Q
                         net (fo=1, routed)           1.092     8.885    crg_reset3
    SLICE_X66Y140        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.018    16.724    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.677    17.401    
                         clock uncertainty           -0.035    17.366    
    SLICE_X66Y140        FDCE (Setup_fdce_C_D)       -0.007    17.359    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.506ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.393ns (26.965%)  route 1.064ns (73.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.724ns = ( 16.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.381     7.401    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.393     7.794 r  FDCE/Q
                         net (fo=1, routed)           1.064     8.858    crg_reset0
    SLICE_X66Y140        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.018    16.724    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.677    17.401    
                         clock uncertainty           -0.035    17.366    
    SLICE_X66Y140        FDCE (Setup_fdce_C_D)       -0.001    17.365    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  8.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.164ns (23.181%)  route 0.543ns (76.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.164     3.449 r  FDCE/Q
                         net (fo=1, routed)           0.543     3.992    crg_reset0
    SLICE_X66Y140        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.581     4.069    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.785     3.285    
    SLICE_X66Y140        FDCE (Hold_fdce_C_D)         0.060     3.345    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.880%)  route 0.586ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.164     3.449 r  FDCE_3/Q
                         net (fo=1, routed)           0.586     4.034    crg_reset3
    SLICE_X66Y140        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.581     4.069    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.785     3.285    
    SLICE_X66Y140        FDCE (Hold_fdce_C_D)         0.063     3.348    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.148ns (20.503%)  route 0.574ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.148     3.433 r  FDCE_1/Q
                         net (fo=1, routed)           0.574     4.007    crg_reset1
    SLICE_X66Y140        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.581     4.069    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.785     3.285    
    SLICE_X66Y140        FDCE (Hold_fdce_C_D)         0.035     3.320    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.148ns (20.764%)  route 0.565ns (79.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.148     3.433 r  FDCE_5/Q
                         net (fo=1, routed)           0.565     3.998    crg_reset5
    SLICE_X66Y140        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.581     4.069    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.785     3.285    
    SLICE_X66Y140        FDCE (Hold_fdce_C_D)         0.010     3.295    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.790%)  route 0.625ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.164     3.449 r  FDCE_2/Q
                         net (fo=1, routed)           0.625     4.074    crg_reset2
    SLICE_X66Y140        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.581     4.069    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.785     3.285    
    SLICE_X66Y140        FDCE (Hold_fdce_C_D)         0.076     3.361    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.192%)  route 0.610ns (78.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.164     3.449 r  FDCE_4/Q
                         net (fo=1, routed)           0.610     4.059    crg_reset4
    SLICE_X66Y140        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.581     4.069    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.785     3.285    
    SLICE_X66Y140        FDCE (Hold_fdce_C_D)         0.053     3.338    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.148ns (24.170%)  route 0.464ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.786ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.359     3.285    basesoc_crg_clkin
    SLICE_X66Y140        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDCE (Prop_fdce_C_Q)         0.148     3.433 r  FDCE_6/Q
                         net (fo=1, routed)           0.464     3.897    crg_reset6
    SLICE_X59Y146        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.298     3.786    basesoc_crg_clkin
    SLICE_X59Y146        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.696     3.091    
    SLICE_X59Y146        FDCE (Hold_fdce_C_D)         0.010     3.101    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.796    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y140   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X59Y146   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y140   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_master_settings_storage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.313ns (4.239%)  route 7.070ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.027ns = ( 17.027 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.070    17.122    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X54Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.170    17.027    sys_clk
    SLICE_X54Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[2]/C
                         clock pessimism              0.624    17.651    
                         clock uncertainty           -0.071    17.580    
    SLICE_X54Y132        FDRE (Setup_fdre_C_R)       -0.432    17.148    basesoc_si5351_master_settings_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.122    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_master_settings_storage_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.313ns (4.239%)  route 7.070ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.027ns = ( 17.027 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.070    17.122    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X54Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.170    17.027    sys_clk
    SLICE_X54Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[4]/C
                         clock pessimism              0.624    17.651    
                         clock uncertainty           -0.071    17.580    
    SLICE_X54Y132        FDRE (Setup_fdre_C_R)       -0.432    17.148    basesoc_si5351_master_settings_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.122    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_master_settings_storage_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.313ns (4.239%)  route 7.070ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.027ns = ( 17.027 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.070    17.122    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X54Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.170    17.027    sys_clk
    SLICE_X54Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[6]/C
                         clock pessimism              0.624    17.651    
                         clock uncertainty           -0.071    17.580    
    SLICE_X54Y132        FDRE (Setup_fdre_C_R)       -0.432    17.148    basesoc_si5351_master_settings_storage_reg[6]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.122    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_master_settings_storage_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.313ns (4.241%)  route 7.067ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.027ns = ( 17.027 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.067    17.119    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X55Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.170    17.027    sys_clk
    SLICE_X55Y132        FDRE                                         r  basesoc_si5351_master_settings_storage_reg[1]/C
                         clock pessimism              0.624    17.651    
                         clock uncertainty           -0.071    17.580    
    SLICE_X55Y132        FDRE (Setup_fdre_C_R)       -0.432    17.148    basesoc_si5351_master_settings_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.119    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_litei2cphycore_sr_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 0.313ns (4.253%)  route 7.047ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.021ns = ( 17.021 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.047    17.099    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X50Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.164    17.021    sys_clk
    SLICE_X50Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[15]/C
                         clock pessimism              0.624    17.645    
                         clock uncertainty           -0.071    17.574    
    SLICE_X50Y126        FDRE (Setup_fdre_C_R)       -0.432    17.142    basesoc_si5351_litei2cphycore_sr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_litei2cphycore_sr_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 0.313ns (4.253%)  route 7.047ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.021ns = ( 17.021 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.047    17.099    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X50Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.164    17.021    sys_clk
    SLICE_X50Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[6]/C
                         clock pessimism              0.624    17.645    
                         clock uncertainty           -0.071    17.574    
    SLICE_X50Y126        FDRE (Setup_fdre_C_R)       -0.432    17.142    basesoc_si5351_litei2cphycore_sr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_litei2cphycore_sr_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.313ns (4.255%)  route 7.044ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.021ns = ( 17.021 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.044    17.096    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X51Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.164    17.021    sys_clk
    SLICE_X51Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[16]/C
                         clock pessimism              0.624    17.645    
                         clock uncertainty           -0.071    17.574    
    SLICE_X51Y126        FDRE (Setup_fdre_C_R)       -0.432    17.142    basesoc_si5351_litei2cphycore_sr_out_reg[16]
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_litei2cphycore_sr_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.313ns (4.255%)  route 7.044ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.021ns = ( 17.021 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.044    17.096    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X51Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.164    17.021    sys_clk
    SLICE_X51Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[7]/C
                         clock pessimism              0.624    17.645    
                         clock uncertainty           -0.071    17.574    
    SLICE_X51Y126        FDRE (Setup_fdre_C_R)       -0.432    17.142    basesoc_si5351_litei2cphycore_sr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_si5351_litei2cphycore_sr_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.313ns (4.255%)  route 7.044ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.021ns = ( 17.021 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.044    17.096    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X51Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.164    17.021    sys_clk
    SLICE_X51Y126        FDRE                                         r  basesoc_si5351_litei2cphycore_sr_out_reg[8]/C
                         clock pessimism              0.624    17.645    
                         clock uncertainty           -0.071    17.574    
    SLICE_X51Y126        FDRE (Setup_fdre_C_R)       -0.432    17.142    basesoc_si5351_litei2cphycore_sr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_basesoc_msi_clear_storage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.313ns (4.255%)  route 7.043ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.027ns = ( 17.027 - 8.000 ) 
    Source Clock Delay      (SCD):    9.739ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.459     6.479    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.405    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.481 r  BUFG/O
                         net (fo=7105, routed)        1.258     9.739    sys_clk
    SLICE_X47Y192        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDPE (Prop_fdpe_C_Q)         0.313    10.052 r  FDPE_1/Q
                         net (fo=2185, routed)        7.043    17.095    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X69Y143        FDRE                                         r  basesoc_basesoc_msi_clear_storage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.246    13.952    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.017 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.785    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.857 r  BUFG/O
                         net (fo=7105, routed)        1.170    17.027    sys_clk
    SLICE_X69Y143        FDRE                                         r  basesoc_basesoc_msi_clear_storage_reg[2]/C
                         clock pessimism              0.624    17.651    
                         clock uncertainty           -0.071    17.580    
    SLICE_X69Y143        FDRE (Setup_fdre_C_R)       -0.432    17.148    basesoc_basesoc_msi_clear_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.095    
  -------------------------------------------------------------------
                         slack                                  0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.558     4.212    sys_clk
    SLICE_X83Y129        FDRE                                         r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDRE (Prop_fdre_C_Q)         0.141     4.353 r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.257     4.611    basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg_n_0_[7]
    SLICE_X84Y129        LUT4 (Prop_lut4_I3_O)        0.045     4.656 r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     4.656    basesoc_ad9361_ad9361spimaster_mosi_shift_reg[8]_i_1_n_0
    SLICE_X84Y129        FDRE                                         r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.827     5.247    sys_clk
    SLICE_X84Y129        FDRE                                         r  basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[8]/C
                         clock pessimism             -0.771     4.476    
    SLICE_X84Y129        FDRE (Hold_fdre_C_D)         0.120     4.596    basesoc_ad9361_ad9361spimaster_mosi_shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.596    
                         arrival time                           4.656    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_data_fifo_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_basesoc_reader_data_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.386ns (83.629%)  route 0.076ns (16.371%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.627     4.281    sys_clk
    SLICE_X20Y149        FDRE                                         r  basesoc_basesoc_reader_data_fifo_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.164     4.445 r  basesoc_basesoc_reader_data_fifo_level0_reg[4]/Q
                         net (fo=3, routed)           0.075     4.520    basesoc_basesoc_reader_data_fifo_level0_reg[4]
    SLICE_X20Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     4.689 r  basesoc_basesoc_reader_data_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.690    basesoc_basesoc_reader_data_fifo_level0_reg[4]_i_1_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     4.743 r  basesoc_basesoc_reader_data_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.743    basesoc_basesoc_reader_data_fifo_level0_reg[8]_i_1_n_7
    SLICE_X20Y150        FDRE                                         r  basesoc_basesoc_reader_data_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.893     5.313    sys_clk
    SLICE_X20Y150        FDRE                                         r  basesoc_basesoc_reader_data_fifo_level0_reg[8]/C
                         clock pessimism             -0.766     4.547    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.134     4.681    basesoc_basesoc_reader_data_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           4.743    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_data_fifo_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_basesoc_reader_data_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.399ns (84.077%)  route 0.076ns (15.923%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.627     4.281    sys_clk
    SLICE_X20Y149        FDRE                                         r  basesoc_basesoc_reader_data_fifo_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.164     4.445 r  basesoc_basesoc_reader_data_fifo_level0_reg[4]/Q
                         net (fo=3, routed)           0.075     4.520    basesoc_basesoc_reader_data_fifo_level0_reg[4]
    SLICE_X20Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     4.689 r  basesoc_basesoc_reader_data_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.690    basesoc_basesoc_reader_data_fifo_level0_reg[4]_i_1_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     4.756 r  basesoc_basesoc_reader_data_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.756    basesoc_basesoc_reader_data_fifo_level0_reg[8]_i_1_n_5
    SLICE_X20Y150        FDRE                                         r  basesoc_basesoc_reader_data_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.893     5.313    sys_clk
    SLICE_X20Y150        FDRE                                         r  basesoc_basesoc_reader_data_fifo_level0_reg[10]/C
                         clock pessimism             -0.766     4.547    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.134     4.681    basesoc_basesoc_reader_data_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMD32                                       r  storage_20_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 litepcieendpoint_req_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_20_reg_0_7_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.847     2.773    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.823 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.629    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.655 r  BUFG/O
                         net (fo=7105, routed)        0.570     4.224    sys_clk
    SLICE_X43Y173        FDRE                                         r  litepcieendpoint_req_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.141     4.365 r  litepcieendpoint_req_queue_produce_reg[1]/Q
                         net (fo=26, routed)          0.260     4.625    storage_20_reg_0_7_12_17/ADDRD1
    SLICE_X42Y173        RAMS32                                       r  storage_20_reg_0_7_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y198        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.974     3.463    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.516 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.392    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.421 r  BUFG/O
                         net (fo=7105, routed)        0.837     5.258    storage_20_reg_0_7_12_17/WCLK
    SLICE_X42Y173        RAMS32                                       r  storage_20_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -1.021     4.237    
    SLICE_X42Y173        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     4.546    storage_20_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y29    storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y31    storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y28    storage_10_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y30    storage_10_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y27    storage_11_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y28    storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y28    storage_12_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y27    storage_12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y36    storage_21_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X108Y130  storage_16_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408     BUFGCTRL_X0Y28  BUFGMUX/I1
Min Period  n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y29  BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.592ns (21.835%)  route 2.119ns (78.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 17.911 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.495     2.223 f  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.943     3.166    basesoc_dna_count_reg[0]
    SLICE_X37Y142        LUT6 (Prop_lut6_I3_O)        0.097     3.263 r  DNA_PORT_i_1/O
                         net (fo=1, routed)           1.176     4.439    READ0
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.911    17.911    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.234    18.145    
                         clock uncertainty           -0.071    18.074    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.667    14.407    DNA_PORT
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.662ns (16.775%)  route 3.284ns (83.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 17.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.452     5.674    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.226    17.226    dna_clk
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[25]/C
                         clock pessimism              0.084    17.310    
                         clock uncertainty           -0.071    17.239    
    SLICE_X79Y142        FDRE (Setup_fdre_C_CE)      -0.068    17.171    basesoc_dna_status_reg[25]
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.662ns (16.775%)  route 3.284ns (83.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 17.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.452     5.674    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.226    17.226    dna_clk
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[26]/C
                         clock pessimism              0.084    17.310    
                         clock uncertainty           -0.071    17.239    
    SLICE_X79Y142        FDRE (Setup_fdre_C_CE)      -0.068    17.171    basesoc_dna_status_reg[26]
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.662ns (16.775%)  route 3.284ns (83.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 17.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.452     5.674    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.226    17.226    dna_clk
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[27]/C
                         clock pessimism              0.084    17.310    
                         clock uncertainty           -0.071    17.239    
    SLICE_X79Y142        FDRE (Setup_fdre_C_CE)      -0.068    17.171    basesoc_dna_status_reg[27]
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.662ns (16.775%)  route 3.284ns (83.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 17.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.452     5.674    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.226    17.226    dna_clk
    SLICE_X79Y142        FDRE                                         r  basesoc_dna_status_reg[28]/C
                         clock pessimism              0.084    17.310    
                         clock uncertainty           -0.071    17.239    
    SLICE_X79Y142        FDRE (Setup_fdre_C_CE)      -0.068    17.171    basesoc_dna_status_reg[28]
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.662ns (18.105%)  route 2.994ns (81.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.058ns = ( 17.058 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.163     5.385    basesoc_dna_status[56]_i_1_n_0
    SLICE_X74Y140        FDRE                                         r  basesoc_dna_status_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.058    17.058    dna_clk
    SLICE_X74Y140        FDRE                                         r  basesoc_dna_status_reg[29]/C
                         clock pessimism              0.084    17.142    
                         clock uncertainty           -0.071    17.070    
    SLICE_X74Y140        FDRE (Setup_fdre_C_CE)      -0.037    17.033    basesoc_dna_status_reg[29]
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 11.649    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.662ns (17.208%)  route 3.185ns (82.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 17.356 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.353     5.575    basesoc_dna_status[56]_i_1_n_0
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.356    17.356    dna_clk
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[21]/C
                         clock pessimism              0.084    17.440    
                         clock uncertainty           -0.071    17.369    
    SLICE_X80Y138        FDRE (Setup_fdre_C_CE)      -0.037    17.332    basesoc_dna_status_reg[21]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 11.757    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.662ns (17.208%)  route 3.185ns (82.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 17.356 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.353     5.575    basesoc_dna_status[56]_i_1_n_0
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.356    17.356    dna_clk
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[22]/C
                         clock pessimism              0.084    17.440    
                         clock uncertainty           -0.071    17.369    
    SLICE_X80Y138        FDRE (Setup_fdre_C_CE)      -0.037    17.332    basesoc_dna_status_reg[22]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 11.757    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.662ns (17.208%)  route 3.185ns (82.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 17.356 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.353     5.575    basesoc_dna_status[56]_i_1_n_0
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.356    17.356    dna_clk
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[23]/C
                         clock pessimism              0.084    17.440    
                         clock uncertainty           -0.071    17.369    
    SLICE_X80Y138        FDRE (Setup_fdre_C_CE)      -0.037    17.332    basesoc_dna_status_reg[23]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 11.757    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.662ns (17.208%)  route 3.185ns (82.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 17.356 - 16.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.728     1.728    dna_clk
    SLICE_X36Y142        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.463     2.191 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.832     3.023    basesoc_dna_count_reg[2]
    SLICE_X37Y142        LUT5 (Prop_lut5_I1_O)        0.199     3.222 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.353     5.575    basesoc_dna_status[56]_i_1_n_0
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X74Y186        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.356    17.356    dna_clk
    SLICE_X80Y138        FDRE                                         r  basesoc_dna_status_reg[24]/C
                         clock pessimism              0.084    17.440    
                         clock uncertainty           -0.071    17.369    
    SLICE_X80Y138        FDRE (Setup_fdre_C_CE)      -0.037    17.332    basesoc_dna_status_reg[24]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 11.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.217ns (38.235%)  route 0.351ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.816     0.816    dna_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137        FDRE (Prop_fdre_C_Q)         0.217     1.033 r  basesoc_dna_status_reg[17]/Q
                         net (fo=2, routed)           0.351     1.383    basesoc_dna_status[17]
    SLICE_X76Y138        FDRE                                         r  basesoc_dna_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.969     0.969    dna_clk
    SLICE_X76Y138        FDRE                                         r  basesoc_dna_status_reg[18]/C
                         clock pessimism             -0.052     0.917    
    SLICE_X76Y138        FDRE (Hold_fdre_C_D)         0.125     1.042    basesoc_dna_status_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.217ns (35.707%)  route 0.391ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.680     0.680    dna_clk
    SLICE_X74Y140        FDRE                                         r  basesoc_dna_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y140        FDRE (Prop_fdre_C_Q)         0.217     0.897 r  basesoc_dna_status_reg[29]/Q
                         net (fo=2, routed)           0.391     1.287    basesoc_dna_status[29]
    SLICE_X75Y139        FDRE                                         r  basesoc_dna_status_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.878     0.878    dna_clk
    SLICE_X75Y139        FDRE                                         r  basesoc_dna_status_reg[30]/C
                         clock pessimism             -0.105     0.773    
    SLICE_X75Y139        FDRE (Hold_fdre_C_D)         0.136     0.909    basesoc_dna_status_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.194ns (24.839%)  route 0.587ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.814     0.814    dna_clk
    SLICE_X58Y143        FDRE                                         r  basesoc_dna_status_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y143        FDRE (Prop_fdre_C_Q)         0.194     1.008 r  basesoc_dna_status_reg[40]/Q
                         net (fo=2, routed)           0.587     1.595    basesoc_dna_status[40]
    SLICE_X58Y141        FDRE                                         r  basesoc_dna_status_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.116     1.116    dna_clk
    SLICE_X58Y141        FDRE                                         r  basesoc_dna_status_reg[41]/C
                         clock pessimism             -0.052     1.064    
    SLICE_X58Y141        FDRE (Hold_fdre_C_D)         0.132     1.196    basesoc_dna_status_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.194ns (27.086%)  route 0.522ns (72.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.740     0.740    dna_clk
    SLICE_X75Y139        FDRE                                         r  basesoc_dna_status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y139        FDRE (Prop_fdre_C_Q)         0.194     0.934 r  basesoc_dna_status_reg[31]/Q
                         net (fo=2, routed)           0.522     1.456    basesoc_dna_status[31]
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.959     0.959    dna_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[32]/C
                         clock pessimism             -0.052     0.907    
    SLICE_X66Y137        FDRE (Hold_fdre_C_D)         0.142     1.049    basesoc_dna_status_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.194ns (35.736%)  route 0.349ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.814     0.814    dna_clk
    SLICE_X58Y143        FDRE                                         r  basesoc_dna_status_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y143        FDRE (Prop_fdre_C_Q)         0.194     1.008 r  basesoc_dna_status_reg[37]/Q
                         net (fo=2, routed)           0.349     1.357    basesoc_dna_status[37]
    SLICE_X58Y143        FDRE                                         r  basesoc_dna_status_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.962     0.962    dna_clk
    SLICE_X58Y143        FDRE                                         r  basesoc_dna_status_reg[38]/C
                         clock pessimism             -0.148     0.814    
    SLICE_X58Y143        FDRE (Hold_fdre_C_D)         0.132     0.946    basesoc_dna_status_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.239ns (41.559%)  route 0.336ns (58.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.966     0.966    dna_clk
    SLICE_X37Y142        FDRE                                         r  basesoc_dna_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.194     1.160 r  basesoc_dna_count_reg[5]/Q
                         net (fo=3, routed)           0.336     1.496    basesoc_dna_count_reg[5]
    SLICE_X37Y142        LUT6 (Prop_lut6_I5_O)        0.045     1.541 r  basesoc_dna_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.541    p_0_in__16[5]
    SLICE_X37Y142        FDRE                                         r  basesoc_dna_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.130     1.130    dna_clk
    SLICE_X37Y142        FDRE                                         r  basesoc_dna_count_reg[5]/C
                         clock pessimism             -0.164     0.966    
    SLICE_X37Y142        FDRE (Hold_fdre_C_D)         0.158     1.124    basesoc_dna_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.201ns (33.570%)  route 0.398ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.816     0.816    dna_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137        FDRE (Prop_fdre_C_Q)         0.201     1.017 r  basesoc_dna_status_reg[49]/Q
                         net (fo=2, routed)           0.398     1.414    basesoc_dna_status[49]
    SLICE_X76Y138        FDRE                                         r  basesoc_dna_status_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.969     0.969    dna_clk
    SLICE_X76Y138        FDRE                                         r  basesoc_dna_status_reg[50]/C
                         clock pessimism             -0.052     0.917    
    SLICE_X76Y138        FDRE (Hold_fdre_C_D)         0.076     0.993    basesoc_dna_status_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.201ns (40.334%)  route 0.297ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.816     0.816    dna_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137        FDRE (Prop_fdre_C_Q)         0.201     1.017 r  basesoc_dna_status_reg[46]/Q
                         net (fo=2, routed)           0.297     1.314    basesoc_dna_status[46]
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.959     0.959    dna_clk
    SLICE_X66Y137        FDRE                                         r  basesoc_dna_status_reg[47]/C
                         clock pessimism             -0.143     0.816    
    SLICE_X66Y137        FDRE (Hold_fdre_C_D)         0.066     0.882    basesoc_dna_status_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.242ns (39.488%)  route 0.371ns (60.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.966     0.966    dna_clk
    SLICE_X37Y142        FDRE                                         r  basesoc_dna_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.194     1.160 r  basesoc_dna_count_reg[3]/Q
                         net (fo=5, routed)           0.371     1.531    basesoc_dna_count_reg[3]
    SLICE_X37Y142        LUT5 (Prop_lut5_I3_O)        0.048     1.579 r  basesoc_dna_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.579    p_0_in__16[4]
    SLICE_X37Y142        FDRE                                         r  basesoc_dna_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.130     1.130    dna_clk
    SLICE_X37Y142        FDRE                                         r  basesoc_dna_count_reg[4]/C
                         clock pessimism             -0.164     0.966    
    SLICE_X37Y142        FDRE (Hold_fdre_C_D)         0.173     1.139    basesoc_dna_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.194ns (26.424%)  route 0.540ns (73.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.906     0.906    dna_clk
    SLICE_X58Y140        FDRE                                         r  basesoc_dna_status_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.194     1.100 r  basesoc_dna_status_reg[34]/Q
                         net (fo=2, routed)           0.540     1.640    basesoc_dna_status[34]
    SLICE_X58Y141        FDRE                                         r  basesoc_dna_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X74Y186        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.116     1.116    dna_clk
    SLICE_X58Y141        FDRE                                         r  basesoc_dna_status_reg[35]/C
                         clock pessimism             -0.052     1.064    
    SLICE_X58Y141        FDRE (Hold_fdre_C_D)         0.136     1.200    basesoc_dna_status_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000      DNA_PORT_X0Y0  DNA_PORT/CLK
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y142  basesoc_dna_count_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y142  basesoc_dna_count_reg[1]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y142  basesoc_dna_count_reg[2]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y142  basesoc_dna_count_reg[3]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y142  basesoc_dna_count_reg[4]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y142  basesoc_dna_count_reg[5]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y142  basesoc_dna_status_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X58Y140  basesoc_dna_status_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X63Y139  basesoc_dna_status_reg[11]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[4]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[0]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[1]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[1]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[2]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y142  basesoc_dna_count_reg[2]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[3]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[3]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[4]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y142  basesoc_dna_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      121.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.757ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.693ns (32.668%)  route 1.428ns (67.332%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 128.618 - 128.000 ) 
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.383     0.383    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.341     0.724 f  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=46, routed)          0.888     1.612    icap_resetinserter_state[2]
    SLICE_X39Y131        LUT2 (Prop_lut2_I1_O)        0.113     1.725 r  ICAPE2_i_36/O
                         net (fo=2, routed)           0.207     1.932    ICAPE2_i_36_n_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I1_O)        0.239     2.171 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.333     2.504    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618   128.618    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.618    
                         clock uncertainty           -0.071   128.546    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.285   124.261    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.261    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                121.757    

Slack (MET) :             122.353ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[23]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.757ns (21.705%)  route 2.731ns (78.295%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 128.618 - 128.000 ) 
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.522     0.522    icap_clk
    SLICE_X40Y129        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDRE (Prop_fdre_C_Q)         0.361     0.883 f  basesoc_icap_count_reg[1]/Q
                         net (fo=14, routed)          0.538     1.421    basesoc_icap_count[1]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.202     1.623 r  ICAPE2_i_37/O
                         net (fo=24, routed)          0.635     2.258    ICAPE2_i_37_n_0
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.097     2.355 r  ICAPE2_i_42/O
                         net (fo=3, routed)           0.989     3.344    ICAPE2_i_42_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     3.441 r  ICAPE2_i_11/O
                         net (fo=1, routed)           0.569     4.010    basesoc_icap__i[16]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[23]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618   128.618    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.618    
                         clock uncertainty           -0.071   128.546    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[23])
                                                     -2.184   126.362    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.362    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                122.353    

Slack (MET) :             122.593ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[9]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.757ns (23.310%)  route 2.491ns (76.690%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 128.618 - 128.000 ) 
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.522     0.522    icap_clk
    SLICE_X40Y129        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDRE (Prop_fdre_C_Q)         0.361     0.883 f  basesoc_icap_count_reg[1]/Q
                         net (fo=14, routed)          0.538     1.421    basesoc_icap_count[1]
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.202     1.623 r  ICAPE2_i_37/O
                         net (fo=24, routed)          0.635     2.258    ICAPE2_i_37_n_0
    SLICE_X39Y132        LUT4 (Prop_lut4_I3_O)        0.097     2.355 r  ICAPE2_i_42/O
                         net (fo=3, routed)           0.685     3.040    ICAPE2_i_42_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     3.137 r  ICAPE2_i_25/O
                         net (fo=1, routed)           0.633     3.769    basesoc_icap__i[14]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618   128.618    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.618    
                         clock uncertainty           -0.071   128.546    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[9])
                                                     -2.184   126.362    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.362    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                122.593    

Slack (MET) :             122.722ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 4.160ns (86.341%)  route 0.658ns (13.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 128.352 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[24])
                                                      4.160     4.880 r  ICAPE2/O[24]
                         net (fo=1, routed)           0.658     5.538    basesoc_icap_o_icap[24]
    SLICE_X38Y130        FDRE                                         r  basesoc_icap_read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.352   128.352    icap_clk
    SLICE_X38Y130        FDRE                                         r  basesoc_icap_read_data_reg[31]/C
                         clock pessimism              0.018   128.370    
                         clock uncertainty           -0.071   128.298    
    SLICE_X38Y130        FDRE (Setup_fdre_C_D)       -0.039   128.259    basesoc_icap_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                        128.259    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                122.722    

Slack (MET) :             122.725ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 4.160ns (86.166%)  route 0.668ns (13.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 128.352 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[16])
                                                      4.160     4.880 r  ICAPE2/O[16]
                         net (fo=1, routed)           0.668     5.548    basesoc_icap_o_icap[16]
    SLICE_X39Y130        FDRE                                         r  basesoc_icap_read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.352   128.352    icap_clk
    SLICE_X39Y130        FDRE                                         r  basesoc_icap_read_data_reg[23]/C
                         clock pessimism              0.018   128.370    
                         clock uncertainty           -0.071   128.298    
    SLICE_X39Y130        FDRE (Setup_fdre_C_D)       -0.026   128.272    basesoc_icap_read_data_reg[23]
  -------------------------------------------------------------------
                         required time                        128.272    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                122.725    

Slack (MET) :             122.761ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 4.160ns (85.620%)  route 0.699ns (14.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 128.449 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[29])
                                                      4.160     4.880 r  ICAPE2/O[29]
                         net (fo=1, routed)           0.699     5.578    basesoc_icap_o_icap[29]
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.449   128.449    icap_clk
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[26]/C
                         clock pessimism              0.000   128.449    
                         clock uncertainty           -0.071   128.378    
    SLICE_X37Y130        FDRE (Setup_fdre_C_D)       -0.039   128.339    basesoc_icap_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                        128.339    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                122.761    

Slack (MET) :             122.792ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 4.160ns (86.345%)  route 0.658ns (13.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.420ns = ( 128.420 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[30])
                                                      4.160     4.880 r  ICAPE2/O[30]
                         net (fo=1, routed)           0.658     5.538    basesoc_icap_o_icap[30]
    SLICE_X38Y131        FDRE                                         r  basesoc_icap_read_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.420   128.420    icap_clk
    SLICE_X38Y131        FDRE                                         r  basesoc_icap_read_data_reg[25]/C
                         clock pessimism              0.018   128.438    
                         clock uncertainty           -0.071   128.367    
    SLICE_X38Y131        FDRE (Setup_fdre_C_D)       -0.038   128.329    basesoc_icap_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                        128.329    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                122.792    

Slack (MET) :             122.807ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 4.160ns (86.478%)  route 0.650ns (13.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.448ns = ( 128.448 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[31])
                                                      4.160     4.880 r  ICAPE2/O[31]
                         net (fo=1, routed)           0.650     5.530    basesoc_icap_o_icap[31]
    SLICE_X37Y131        FDRE                                         r  basesoc_icap_read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.448   128.448    icap_clk
    SLICE_X37Y131        FDRE                                         r  basesoc_icap_read_data_reg[24]/C
                         clock pessimism              0.000   128.448    
                         clock uncertainty           -0.071   128.376    
    SLICE_X37Y131        FDRE (Setup_fdre_C_D)       -0.039   128.337    basesoc_icap_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                        128.337    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                122.807    

Slack (MET) :             122.808ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 4.160ns (88.103%)  route 0.562ns (11.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 128.352 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[4])
                                                      4.160     4.880 r  ICAPE2/O[4]
                         net (fo=1, routed)           0.562     5.441    basesoc_icap_o_icap[4]
    SLICE_X38Y130        FDRE                                         r  basesoc_icap_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.352   128.352    icap_clk
    SLICE_X38Y130        FDRE                                         r  basesoc_icap_read_data_reg[3]/C
                         clock pessimism              0.018   128.370    
                         clock uncertainty           -0.071   128.298    
    SLICE_X38Y130        FDRE (Setup_fdre_C_D)       -0.049   128.249    basesoc_icap_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                        128.249    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                122.808    

Slack (MET) :             122.809ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 4.160ns (87.911%)  route 0.572ns (12.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 128.352 - 128.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.720     0.720    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[28])
                                                      4.160     4.880 r  ICAPE2/O[28]
                         net (fo=1, routed)           0.572     5.452    basesoc_icap_o_icap[28]
    SLICE_X39Y130        FDRE                                         r  basesoc_icap_read_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X41Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.352   128.352    icap_clk
    SLICE_X39Y130        FDRE                                         r  basesoc_icap_read_data_reg[27]/C
                         clock pessimism              0.018   128.370    
                         clock uncertainty           -0.071   128.298    
    SLICE_X39Y130        FDRE (Setup_fdre_C_D)       -0.038   128.260    basesoc_icap_read_data_reg[27]
  -------------------------------------------------------------------
                         required time                        128.260    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                122.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.841%)  route 0.203ns (52.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.254ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.223     0.223    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.141     0.364 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=47, routed)          0.203     0.567    icap_resetinserter_state[1]
    SLICE_X38Y129        LUT6 (Prop_lut6_I0_O)        0.045     0.612 r  FSM_sequential_icap_resetinserter_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.612    FSM_sequential_icap_resetinserter_state[2]_i_1_n_0
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.254     0.254    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
                         clock pessimism             -0.031     0.223    
    SLICE_X38Y129        FDRE (Hold_fdre_C_D)         0.092     0.315    FSM_sequential_icap_resetinserter_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.878%)  route 0.202ns (52.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.254ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.223     0.223    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.141     0.364 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=47, routed)          0.202     0.566    icap_resetinserter_state[1]
    SLICE_X38Y129        LUT6 (Prop_lut6_I0_O)        0.045     0.611 r  FSM_sequential_icap_resetinserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.611    FSM_sequential_icap_resetinserter_state[1]_i_1_n_0
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.254     0.254    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
                         clock pessimism             -0.031     0.223    
    SLICE_X38Y129        FDRE (Hold_fdre_C_D)         0.091     0.314    FSM_sequential_icap_resetinserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[5]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.617%)  route 0.402ns (68.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.223     0.223    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.141     0.364 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=46, routed)          0.165     0.529    icap_resetinserter_state[2]
    SLICE_X38Y130        LUT6 (Prop_lut6_I4_O)        0.045     0.574 r  ICAPE2_i_29/O
                         net (fo=1, routed)           0.238     0.811    basesoc_icap__i[2]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[5]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.477     0.477    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.477    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[5])
                                                      0.000     0.477    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[0]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.577%)  route 0.403ns (68.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.223     0.223    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.141     0.364 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=46, routed)          0.169     0.533    icap_resetinserter_state[2]
    SLICE_X38Y130        LUT5 (Prop_lut5_I0_O)        0.045     0.578 r  ICAPE2_i_34/O
                         net (fo=1, routed)           0.234     0.812    basesoc_icap__i[7]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[0]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.477     0.477    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.477    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[0])
                                                      0.000     0.477    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.765%)  route 0.249ns (57.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.152     0.152    icap_clk
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.293 r  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.249     0.542    basesoc_icap_count[3]
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.045     0.587 r  basesoc_icap_count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.587    basesoc_icap_count_icap_next_value0[3]
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.173     0.173    icap_clk
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism             -0.021     0.152    
    SLICE_X39Y128        FDRE (Hold_fdre_C_D)         0.091     0.243    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.654%)  route 0.261ns (58.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.152     0.152    icap_clk
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.293 r  basesoc_icap_count_reg[2]/Q
                         net (fo=12, routed)          0.261     0.554    basesoc_icap_count[2]
    SLICE_X39Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.599 r  basesoc_icap_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.599    basesoc_icap_count_icap_next_value0[2]
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.173     0.173    icap_clk
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism             -0.021     0.152    
    SLICE_X39Y128        FDRE (Hold_fdre_C_D)         0.092     0.244    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.168%)  route 0.499ns (72.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.152     0.152    icap_clk
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.293 r  basesoc_icap_count_reg[2]/Q
                         net (fo=12, routed)          0.325     0.618    basesoc_icap_count[2]
    SLICE_X38Y130        LUT6 (Prop_lut6_I2_O)        0.045     0.663 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.174     0.837    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.477     0.477    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.477    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_RDWRB)
                                                      0.000     0.477    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.231ns (33.573%)  route 0.457ns (66.427%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.152     0.152    icap_clk
    SLICE_X39Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_fdre_C_Q)         0.141     0.293 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.139     0.433    basesoc_icap_count[3]
    SLICE_X38Y128        LUT6 (Prop_lut6_I4_O)        0.045     0.478 r  ICAPE2_i_45/O
                         net (fo=1, routed)           0.054     0.531    ICAPE2_i_45_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I3_O)        0.045     0.576 r  ICAPE2_i_8/O
                         net (fo=1, routed)           0.264     0.841    basesoc_icap__i[29]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.477     0.477    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.477    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[26])
                                                      0.000     0.477    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[22]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.044%)  route 0.433ns (69.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.223     0.223    icap_clk
    SLICE_X38Y129        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDRE (Prop_fdre_C_Q)         0.141     0.364 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=47, routed)          0.241     0.605    icap_resetinserter_state[1]
    SLICE_X40Y130        LUT6 (Prop_lut6_I2_O)        0.045     0.650 r  ICAPE2_i_12/O
                         net (fo=1, routed)           0.192     0.842    basesoc_icap__i[17]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[22]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.477     0.477    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.477    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[22])
                                                      0.000     0.477    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.247ns (48.898%)  route 0.258ns (51.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.308ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.308     0.308    icap_clk
    SLICE_X40Y129        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDRE (Prop_fdre_C_Q)         0.148     0.456 r  basesoc_icap_count_reg[1]/Q
                         net (fo=14, routed)          0.258     0.714    basesoc_icap_count[1]
    SLICE_X40Y129        LUT5 (Prop_lut5_I4_O)        0.099     0.813 r  basesoc_icap_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.813    basesoc_icap_count_icap_next_value0[1]
    SLICE_X40Y129        FDRE                                         r  basesoc_icap_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.351     0.351    icap_clk
    SLICE_X40Y129        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism             -0.043     0.308    
    SLICE_X40Y129        FDRE (Hold_fdre_C_D)         0.131     0.439    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000    ICAP_X0Y1      ICAPE2/CLK
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X41Y129  FSM_sequential_icap_resetinserter_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y129  basesoc_icap_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y129  basesoc_icap_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y128  basesoc_icap_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y128  basesoc_icap_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y130  basesoc_icap_read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y130  basesoc_icap_read_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y129  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y129  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y129  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X41Y129  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y129  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y129  basesoc_icap_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.212ns  (logic 0.313ns (25.827%)  route 0.899ns (74.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.622     1.622    jtag_clk
    SLICE_X73Y147        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDPE (Prop_fdpe_C_Q)         0.313     1.935 r  FDPE_6/Q
                         net (fo=1, routed)           0.899     2.834    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X73Y147        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.371     3.371    jtag_clk
    SLICE_X73Y147        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.251     3.622    
                         clock uncertainty           -0.035     3.587    
    SLICE_X73Y147        FDPE (Setup_fdpe_C_D)       -0.148     3.439    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.439    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.155ns  (logic 0.393ns (34.025%)  route 0.762ns (65.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.719     1.719    jtag_clk
    SLICE_X74Y150        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDPE (Prop_fdpe_C_Q)         0.393     2.112 r  FDPE_10/Q
                         net (fo=1, routed)           0.762     2.874    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X74Y150        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.453     3.453    jtag_clk
    SLICE_X74Y150        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.266     3.719    
                         clock uncertainty           -0.035     3.684    
    SLICE_X74Y150        FDPE (Setup_fdpe_C_D)       -0.001     3.683    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.102ns  (logic 0.393ns (35.647%)  route 0.709ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.719     1.719    jtag_clk
    SLICE_X74Y150        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDPE (Prop_fdpe_C_Q)         0.393     2.112 r  FDPE_12/Q
                         net (fo=1, routed)           0.709     2.821    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X74Y150        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.453     3.453    jtag_clk
    SLICE_X74Y150        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.266     3.719    
                         clock uncertainty           -0.035     3.684    
    SLICE_X74Y150        FDPE (Setup_fdpe_C_D)       -0.012     3.672    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.672    
                         arrival time                          -2.821    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             45.417ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.632ns (14.212%)  route 3.815ns (85.788%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 51.394 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.682     5.562    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X66Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     5.659 r  storage_2_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.439     6.098    storage_2_dat10[3]
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.394    51.394    jtag_clk
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[3]/C
                         clock pessimism              0.194    51.588    
                         clock uncertainty           -0.035    51.553    
    SLICE_X67Y150        FDRE (Setup_fdre_C_D)       -0.038    51.515    storage_2_dat1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.515    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                 45.417    

Slack (MET) :             45.490ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.633ns (14.970%)  route 3.595ns (85.030%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 51.394 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.682     5.562    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X66Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     5.660 r  storage_2_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.219     5.880    storage_2_dat10[2]
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.394    51.394    jtag_clk
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[2]/C
                         clock pessimism              0.194    51.588    
                         clock uncertainty           -0.035    51.553    
    SLICE_X67Y150        FDRE (Setup_fdre_C_D)       -0.183    51.370    storage_2_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.370    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                 45.490    

Slack (MET) :             45.494ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.635ns (15.097%)  route 3.571ns (84.903%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 51.394 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.685     5.565    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X66Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.665 r  storage_2_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.192     5.857    storage_2_dat10[0]
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.394    51.394    jtag_clk
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[0]/C
                         clock pessimism              0.194    51.588    
                         clock uncertainty           -0.035    51.553    
    SLICE_X67Y150        FDRE (Setup_fdre_C_D)       -0.202    51.351    storage_2_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.351    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                 45.494    

Slack (MET) :             45.496ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.635ns (15.079%)  route 3.576ns (84.921%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 51.493 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.435     5.315    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X66Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.415 r  storage_2_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.447     5.862    storage_2_dat10[4]
    SLICE_X71Y151        FDRE                                         r  storage_2_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.493    51.493    jtag_clk
    SLICE_X71Y151        FDRE                                         r  storage_2_dat1_reg[4]/C
                         clock pessimism              0.080    51.573    
                         clock uncertainty           -0.035    51.538    
    SLICE_X71Y151        FDRE (Setup_fdre_C_D)       -0.180    51.358    storage_2_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.358    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 45.496    

Slack (MET) :             45.635ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.632ns (14.932%)  route 3.600ns (85.068%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 51.394 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.685     5.565    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X66Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     5.662 r  storage_2_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.222     5.884    storage_2_dat10[1]
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.394    51.394    jtag_clk
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[1]/C
                         clock pessimism              0.194    51.588    
                         clock uncertainty           -0.035    51.553    
    SLICE_X67Y150        FDRE (Setup_fdre_C_D)       -0.034    51.519    storage_2_dat1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.519    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 45.635    

Slack (MET) :             45.877ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.632ns (15.843%)  route 3.357ns (84.157%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 51.493 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.435     5.315    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X66Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     5.412 r  storage_2_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.228     5.640    storage_2_dat10[5]
    SLICE_X71Y151        FDRE                                         r  storage_2_dat1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.493    51.493    jtag_clk
    SLICE_X71Y151        FDRE                                         r  storage_2_dat1_reg[5]/C
                         clock pessimism              0.080    51.573    
                         clock uncertainty           -0.035    51.538    
    SLICE_X71Y151        FDRE (Setup_fdre_C_D)       -0.021    51.517    storage_2_dat1_reg[5]
  -------------------------------------------------------------------
                         required time                         51.517    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 45.877    

Slack (MET) :             45.908ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.635ns (16.337%)  route 3.252ns (83.663%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 51.583 - 50.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.651     1.651    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.341     1.992 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.245     3.238    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X72Y151        LUT2 (Prop_lut2_I0_O)        0.097     3.335 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.449     3.783    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I2_O)        0.097     3.880 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.214     5.094    storage_2_reg_0_3_6_7__0/DPRA1
    SLICE_X68Y151        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     5.194 r  storage_2_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.344     5.538    storage_2_dat10[7]
    SLICE_X71Y153        FDRE                                         r  storage_2_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.583    51.583    jtag_clk
    SLICE_X71Y153        FDRE                                         r  storage_2_dat1_reg[7]/C
                         clock pessimism              0.080    51.663    
                         clock uncertainty           -0.035    51.627    
    SLICE_X71Y153        FDRE (Setup_fdre_C_D)       -0.181    51.446    storage_2_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                         51.446    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                 45.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.416%)  route 0.546ns (74.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.905     0.905    jtag_clk
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150        FDRE (Prop_fdre_C_Q)         0.141     1.046 r  storage_2_dat1_reg[2]/Q
                         net (fo=1, routed)           0.546     1.592    storage_2_dat1[2]
    SLICE_X70Y150        LUT4 (Prop_lut4_I2_O)        0.045     1.637 r  basesoc_basesoc_jtagbone_phy_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.637    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[2]
    SLICE_X70Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.150     1.150    jtag_clk
    SLICE_X70Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/C
                         clock pessimism             -0.046     1.104    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.121     1.225    basesoc_basesoc_jtagbone_phy_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.737%)  route 0.537ns (74.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.918     0.918    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141     1.059 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.537     1.596    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X70Y150        LUT4 (Prop_lut4_I1_O)        0.045     1.641 r  basesoc_basesoc_jtagbone_phy_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.641    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[0]
    SLICE_X70Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.150     1.150    jtag_clk
    SLICE_X70Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[0]/C
                         clock pessimism             -0.046     1.104    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.121     1.225    basesoc_basesoc_jtagbone_phy_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.666%)  route 0.539ns (74.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.918     0.918    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141     1.059 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.539     1.598    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X70Y150        LUT4 (Prop_lut4_I1_O)        0.045     1.643 r  basesoc_basesoc_jtagbone_phy_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.643    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[1]
    SLICE_X70Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.150     1.150    jtag_clk
    SLICE_X70Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/C
                         clock pessimism             -0.046     1.104    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.120     1.224    basesoc_basesoc_jtagbone_phy_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.972%)  route 0.479ns (72.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.899     0.899    jtag_clk
    SLICE_X73Y147        FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  FDPE_7/Q
                         net (fo=4, routed)           0.479     1.519    jtag_rst
    SLICE_X71Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.564 r  FSM_onehot_jtagphy_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.564    FSM_onehot_jtagphy_state[1]_i_1_n_0
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.064     1.064    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
                         clock pessimism             -0.046     1.018    
    SLICE_X71Y149        FDRE (Hold_fdre_C_D)         0.092     1.110    FSM_onehot_jtagphy_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.226ns (30.598%)  route 0.513ns (69.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.905     0.905    jtag_clk
    SLICE_X67Y150        FDRE                                         r  storage_2_dat1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150        FDRE (Prop_fdre_C_Q)         0.128     1.033 r  storage_2_dat1_reg[3]/Q
                         net (fo=1, routed)           0.513     1.546    storage_2_dat1[3]
    SLICE_X73Y150        LUT4 (Prop_lut4_I2_O)        0.098     1.644 r  basesoc_basesoc_jtagbone_phy_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.644    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[3]
    SLICE_X73Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.138     1.138    jtag_clk
    SLICE_X73Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[3]/C
                         clock pessimism             -0.046     1.092    
    SLICE_X73Y150        FDRE (Hold_fdre_C_D)         0.091     1.183    basesoc_basesoc_jtagbone_phy_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.298%)  route 0.549ns (74.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.918     0.918    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141     1.059 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.549     1.608    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X71Y151        LUT6 (Prop_lut6_I1_O)        0.045     1.653 r  basesoc_basesoc_jtagbone_phy_valid_i_1/O
                         net (fo=1, routed)           0.000     1.653    basesoc_basesoc_jtagbone_phy_valid_i_1_n_0
    SLICE_X71Y151        FDRE                                         r  basesoc_basesoc_jtagbone_phy_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.134     1.134    jtag_clk
    SLICE_X71Y151        FDRE                                         r  basesoc_basesoc_jtagbone_phy_valid_reg/C
                         clock pessimism             -0.046     1.088    
    SLICE_X71Y151        FDRE (Hold_fdre_C_D)         0.092     1.180    basesoc_basesoc_jtagbone_phy_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.922%)  route 0.397ns (68.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.918     0.918    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141     1.059 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.397     1.456    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X71Y149        LUT6 (Prop_lut6_I2_O)        0.045     1.501 r  FSM_onehot_jtagphy_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.501    FSM_onehot_jtagphy_state[2]_i_1_n_0
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.064     1.064    jtag_clk
    SLICE_X71Y149        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
                         clock pessimism             -0.146     0.918    
    SLICE_X71Y149        FDRE (Hold_fdre_C_D)         0.091     1.009    FSM_onehot_jtagphy_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.601%)  route 0.390ns (70.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.954     0.954    jtag_clk
    SLICE_X74Y150        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDPE (Prop_fdpe_C_Q)         0.164     1.118 r  FDPE_10/Q
                         net (fo=1, routed)           0.390     1.508    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X74Y150        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.109     1.109    jtag_clk
    SLICE_X74Y150        FDPE                                         r  FDPE_11/C
                         clock pessimism             -0.155     0.954    
    SLICE_X74Y150        FDPE (Hold_fdpe_C_D)         0.060     1.014    FDPE_11
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.226ns (33.967%)  route 0.439ns (66.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.978     0.978    jtag_clk
    SLICE_X71Y151        FDRE                                         r  storage_2_dat1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y151        FDRE (Prop_fdre_C_Q)         0.128     1.106 r  storage_2_dat1_reg[5]/Q
                         net (fo=1, routed)           0.439     1.546    storage_2_dat1[5]
    SLICE_X71Y150        LUT4 (Prop_lut4_I2_O)        0.098     1.644 r  basesoc_basesoc_jtagbone_phy_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.644    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[5]
    SLICE_X71Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.150     1.150    jtag_clk
    SLICE_X71Y150        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/C
                         clock pessimism             -0.097     1.053    
    SLICE_X71Y150        FDRE (Hold_fdre_C_D)         0.091     1.144    basesoc_basesoc_jtagbone_phy_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.455%)  route 0.405ns (68.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.978     0.978    jtag_clk
    SLICE_X71Y151        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y151        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  basesoc_basesoc_jtagbone_phy_ready_reg/Q
                         net (fo=2, routed)           0.405     1.525    basesoc_basesoc_jtagbone_phy_ready_reg_n_0
    SLICE_X71Y151        LUT5 (Prop_lut5_I0_O)        0.045     1.570 r  basesoc_basesoc_jtagbone_phy_ready_i_1/O
                         net (fo=1, routed)           0.000     1.570    basesoc_basesoc_jtagbone_phy_ready_i_1_n_0
    SLICE_X71Y151        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.134     1.134    jtag_clk
    SLICE_X71Y151        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/C
                         clock pessimism             -0.156     0.978    
    SLICE_X71Y151        FDRE (Hold_fdre_C_D)         0.091     1.069    basesoc_basesoc_jtagbone_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X74Y150  FDPE_10/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X74Y150  FDPE_11/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X74Y150  FDPE_12/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X74Y150  FDPE_13/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X73Y147  FDPE_6/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X73Y147  FDPE_7/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X71Y149  FSM_onehot_jtagphy_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X71Y149  FSM_onehot_jtagphy_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X71Y152  basesoc_basesoc_jtagbone_phy_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X71Y152  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X72Y149  storage_3_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         10.000      8.781      IBUFDS_GTE2_X0Y2   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 storage_16_dat1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_16_dat1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.414ns (38.421%)  route 2.266ns (61.579%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns = ( 5.249 - 4.069 ) 
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.278     1.278    rfic_clk
    SLICE_X111Y130       FDRE                                         r  storage_16_dat1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.341     1.618 f  storage_16_dat1_reg[4]/Q
                         net (fo=1, routed)           0.588     2.207    storage_16_dat1_reg_n_0_[4]
    SLICE_X110Y131       LUT6 (Prop_lut6_I4_O)        0.097     2.304 r  trigger_mem_graycounter1_q_binary[1]_i_8/O
                         net (fo=1, routed)           0.000     2.304    trigger_mem_graycounter1_q_binary[1]_i_8_n_0
    SLICE_X110Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.716 r  trigger_mem_graycounter1_q_binary_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.716    trigger_mem_graycounter1_q_binary_reg[1]_i_4_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     2.903 r  trigger_mem_graycounter1_q_binary_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.313     3.216    trigger_hit
    SLICE_X109Y134       LUT6 (Prop_lut6_I2_O)        0.279     3.495 r  trigger_mem_graycounter1_q_binary[1]_i_1/O
                         net (fo=31, routed)          0.947     4.442    storage_16_reg_0_15_6_11/ADDRB1
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     4.540 r  storage_16_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.418     4.958    storage_16_dat10[8]
    SLICE_X109Y131       FDRE                                         r  storage_16_dat1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.180     5.249    rfic_clk
    SLICE_X109Y131       FDRE                                         r  storage_16_dat1_reg[8]/C
                         clock pessimism              0.076     5.324    
                         clock uncertainty           -0.035     5.289    
    SLICE_X109Y131       FDRE (Setup_fdre_C_D)       -0.191     5.098    storage_16_dat1_reg[8]
  -------------------------------------------------------------------
                         required time                          5.098    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.583ns (42.933%)  route 2.104ns (57.067%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 5.243 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.142     4.525    storage_mem_rdport_re
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.097     4.622 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, routed)           0.340     4.962    storage_mem_level0[8]_i_1_n_0
    SLICE_X102Y132       FDRE                                         r  storage_mem_level0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.174     5.243    rfic_clk
    SLICE_X102Y132       FDRE                                         r  storage_mem_level0_reg[1]/C
                         clock pessimism              0.076     5.318    
                         clock uncertainty           -0.035     5.283    
    SLICE_X102Y132       FDRE (Setup_fdre_C_CE)      -0.119     5.164    storage_mem_level0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.583ns (42.933%)  route 2.104ns (57.067%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 5.243 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.142     4.525    storage_mem_rdport_re
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.097     4.622 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, routed)           0.340     4.962    storage_mem_level0[8]_i_1_n_0
    SLICE_X102Y132       FDRE                                         r  storage_mem_level0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.174     5.243    rfic_clk
    SLICE_X102Y132       FDRE                                         r  storage_mem_level0_reg[2]/C
                         clock pessimism              0.076     5.318    
                         clock uncertainty           -0.035     5.283    
    SLICE_X102Y132       FDRE (Setup_fdre_C_CE)      -0.119     5.164    storage_mem_level0_reg[2]
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_17_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.486ns (42.543%)  route 2.007ns (57.458%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 5.278 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.385     4.767    storage_mem_rdport_re
    RAMB18_X6Y53         RAMB18E1                                     r  storage_17_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.209     5.278    rfic_clk
    RAMB18_X6Y53         RAMB18E1                                     r  storage_17_reg/CLKBWRCLK
                         clock pessimism              0.076     5.353    
                         clock uncertainty           -0.035     5.318    
    RAMB18_X6Y53         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     4.970    storage_17_reg
  -------------------------------------------------------------------
                         required time                          4.970    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 storage_16_dat1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_16_dat1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.303ns (36.145%)  route 2.302ns (63.855%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 5.251 - 4.069 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.279     1.279    rfic_clk
    SLICE_X109Y131       FDRE                                         r  storage_16_dat1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.341     1.620 f  storage_16_dat1_reg[10]/Q
                         net (fo=1, routed)           0.710     2.330    storage_16_dat1_reg_n_0_[10]
    SLICE_X110Y131       LUT6 (Prop_lut6_I4_O)        0.097     2.427 r  trigger_mem_graycounter1_q_binary[1]_i_6/O
                         net (fo=1, routed)           0.000     2.427    trigger_mem_graycounter1_q_binary[1]_i_6_n_0
    SLICE_X110Y131       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.726 r  trigger_mem_graycounter1_q_binary_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.726    trigger_mem_graycounter1_q_binary_reg[1]_i_4_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     2.913 r  trigger_mem_graycounter1_q_binary_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.317     3.230    trigger_hit
    SLICE_X109Y134       LUT5 (Prop_lut5_I2_O)        0.279     3.509 r  trigger_mem_graycounter1_q_binary[0]_i_1/O
                         net (fo=31, routed)          0.871     4.380    storage_16_reg_0_15_24_29/ADDRA0
    SLICE_X108Y134       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     4.480 r  storage_16_reg_0_15_24_29/RAMA/O
                         net (fo=1, routed)           0.404     4.883    storage_16_dat10[24]
    SLICE_X109Y134       FDRE                                         r  storage_16_dat1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.182     5.251    rfic_clk
    SLICE_X109Y134       FDRE                                         r  storage_16_dat1_reg[24]/C
                         clock pessimism              0.076     5.326    
                         clock uncertainty           -0.035     5.291    
    SLICE_X109Y134       FDRE (Setup_fdre_C_D)       -0.204     5.087    storage_16_dat1_reg[24]
  -------------------------------------------------------------------
                         required time                          5.087    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.583ns (43.092%)  route 2.091ns (56.908%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.142     4.525    storage_mem_rdport_re
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.097     4.622 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, routed)           0.326     4.948    storage_mem_level0[8]_i_1_n_0
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.179     5.248    rfic_clk
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[5]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X104Y134       FDRE (Setup_fdre_C_CE)      -0.119     5.153    storage_mem_level0_reg[5]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.583ns (43.092%)  route 2.091ns (56.908%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.142     4.525    storage_mem_rdport_re
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.097     4.622 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, routed)           0.326     4.948    storage_mem_level0[8]_i_1_n_0
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.179     5.248    rfic_clk
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[6]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X104Y134       FDRE (Setup_fdre_C_CE)      -0.119     5.153    storage_mem_level0_reg[6]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.583ns (43.092%)  route 2.091ns (56.908%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.142     4.525    storage_mem_rdport_re
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.097     4.622 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, routed)           0.326     4.948    storage_mem_level0[8]_i_1_n_0
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.179     5.248    rfic_clk
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[7]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X104Y134       FDRE (Setup_fdre_C_CE)      -0.119     5.153    storage_mem_level0_reg[7]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.583ns (43.092%)  route 2.091ns (56.908%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 5.248 - 4.069 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.274     1.274    rfic_clk
    SLICE_X102Y134       FDRE                                         r  storage_mem_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.361     1.635 r  storage_mem_level0_reg[4]/Q
                         net (fo=6, routed)           0.636     2.271    storage_mem_level0_reg[4]
    SLICE_X101Y133       LUT6 (Prop_lut6_I5_O)        0.199     2.470 r  storage_level_inferred_i_10/O
                         net (fo=16, routed)          0.582     3.053    storage_level_inferred_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I1_O)        0.097     3.150 r  storage_mem_readable_i_11/O
                         net (fo=1, routed)           0.000     3.150    storage_mem_readable_i_11_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.436 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.436    storage_mem_readable_reg_i_3_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     3.620 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, routed)           0.206     3.826    storage_mem_readable_reg_i_2_n_3
    SLICE_X103Y133       LUT5 (Prop_lut5_I2_O)        0.262     4.088 r  storage_17_reg_i_7/O
                         net (fo=1, routed)           0.198     4.286    storage_17_reg_i_7_n_0
    SLICE_X102Y134       LUT3 (Prop_lut3_I0_O)        0.097     4.383 r  storage_17_reg_i_2/O
                         net (fo=11, routed)          0.142     4.525    storage_mem_rdport_re
    SLICE_X102Y134       LUT5 (Prop_lut5_I4_O)        0.097     4.622 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, routed)           0.326     4.948    storage_mem_level0[8]_i_1_n_0
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.179     5.248    rfic_clk
    SLICE_X104Y134       FDRE                                         r  storage_mem_level0_reg[8]/C
                         clock pessimism              0.060     5.307    
                         clock uncertainty           -0.035     5.272    
    SLICE_X104Y134       FDRE (Setup_fdre_C_CE)      -0.119     5.153    storage_mem_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 storage_16_dat1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_16_dat1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.301ns (36.153%)  route 2.298ns (63.847%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 5.251 - 4.069 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         1.279     1.279    rfic_clk
    SLICE_X109Y131       FDRE                                         r  storage_16_dat1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.341     1.620 f  storage_16_dat1_reg[10]/Q
                         net (fo=1, routed)           0.710     2.330    storage_16_dat1_reg_n_0_[10]
    SLICE_X110Y131       LUT6 (Prop_lut6_I4_O)        0.097     2.427 r  trigger_mem_graycounter1_q_binary[1]_i_6/O
                         net (fo=1, routed)           0.000     2.427    trigger_mem_graycounter1_q_binary[1]_i_6_n_0
    SLICE_X110Y131       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.726 r  trigger_mem_graycounter1_q_binary_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.726    trigger_mem_graycounter1_q_binary_reg[1]_i_4_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     2.913 r  trigger_mem_graycounter1_q_binary_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.313     3.226    trigger_hit
    SLICE_X109Y134       LUT6 (Prop_lut6_I2_O)        0.279     3.505 r  trigger_mem_graycounter1_q_binary[1]_i_1/O
                         net (fo=31, routed)          0.936     4.441    storage_16_reg_0_15_12_17/ADDRB1
    SLICE_X108Y133       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     4.539 r  storage_16_reg_0_15_12_17/RAMB/O
                         net (fo=1, routed)           0.338     4.877    storage_16_dat10[14]
    SLICE_X110Y133       FDRE                                         r  storage_16_dat1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, routed)         1.182     5.251    rfic_clk
    SLICE_X110Y133       FDRE                                         r  storage_16_dat1_reg[14]/C
                         clock pessimism              0.076     5.326    
                         clock uncertainty           -0.035     5.291    
    SLICE_X110Y133       FDRE (Setup_fdre_C_D)       -0.202     5.089    storage_16_dat1_reg[14]
  -------------------------------------------------------------------
                         required time                          5.089    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 storage_mem_consume_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_17_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.455%)  route 0.161ns (49.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.581     0.581    rfic_clk
    SLICE_X102Y133       FDRE                                         r  storage_mem_consume_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_fdre_C_Q)         0.164     0.745 r  storage_mem_consume_reg[5]/Q
                         net (fo=3, routed)           0.161     0.906    storage_mem_consume[5]
    RAMB18_X6Y53         RAMB18E1                                     r  storage_17_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.883     0.883    rfic_clk
    RAMB18_X6Y53         RAMB18E1                                     r  storage_17_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.629    
    RAMB18_X6Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.812    storage_17_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.139%)  route 0.117ns (24.861%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.594     0.594    rfic_clk
    SLICE_X117Y149       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y149       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  basesoc_clkmeasurement3_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     0.851    basesoc_clkmeasurement3_counter_reg[11]
    SLICE_X117Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.011 r  basesoc_clkmeasurement3_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.012    basesoc_clkmeasurement3_counter_reg[8]_i_1_n_0
    SLICE_X117Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.066 r  basesoc_clkmeasurement3_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.066    basesoc_clkmeasurement3_counter_reg[12]_i_1_n_7
    SLICE_X117Y150       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.863     0.863    rfic_clk
    SLICE_X117Y150       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[12]/C
                         clock pessimism              0.000     0.863    
    SLICE_X117Y150       FDRE (Hold_fdre_C_D)         0.105     0.968    basesoc_clkmeasurement3_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.366ns (75.705%)  route 0.117ns (24.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.594     0.594    rfic_clk
    SLICE_X117Y149       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y149       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  basesoc_clkmeasurement3_counter_reg[11]/Q
                         net (fo=2, routed)           0.117     0.851    basesoc_clkmeasurement3_counter_reg[11]
    SLICE_X117Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.011 r  basesoc_clkmeasurement3_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.012    basesoc_clkmeasurement3_counter_reg[8]_i_1_n_0
    SLICE_X117Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.077 r  basesoc_clkmeasurement3_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.077    basesoc_clkmeasurement3_counter_reg[12]_i_1_n_5
    SLICE_X117Y150       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.863     0.863    rfic_clk
    SLICE_X117Y150       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[14]/C
                         clock pessimism              0.000     0.863    
    SLICE_X117Y150       FDRE (Hold_fdre_C_D)         0.105     0.968    basesoc_clkmeasurement3_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.594     0.594    rfic_clk
    SLICE_X117Y149       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y149       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  basesoc_clkmeasurement3_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     0.801    basesoc_clkmeasurement3_counter_reg[10]
    SLICE_X116Y149       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.865     0.865    rfic_clk
    SLICE_X116Y149       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X116Y149       FDRE (Hold_fdre_C_D)         0.075     0.682    basesoc_clkmeasurement3_latch_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_42/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_43/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.588     0.588    rfic_clk
    SLICE_X107Y142       FDPE                                         r  FDPE_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDPE (Prop_fdpe_C_Q)         0.141     0.729 r  FDPE_42/Q
                         net (fo=1, routed)           0.055     0.783    impl_xilinxasyncresetsynchronizerimpl21_rst_meta
    SLICE_X107Y142       FDPE                                         r  FDPE_43/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.859     0.859    rfic_clk
    SLICE_X107Y142       FDPE                                         r  FDPE_43/C
                         clock pessimism             -0.271     0.588    
    SLICE_X107Y142       FDPE (Hold_fdpe_C_D)         0.075     0.663    FDPE_43
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 storage_mem_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_17_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.746%)  route 0.171ns (57.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.580     0.580    rfic_clk
    SLICE_X103Y132       FDRE                                         r  storage_mem_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.128     0.708 r  storage_mem_consume_reg[0]/Q
                         net (fo=8, routed)           0.171     0.879    storage_mem_consume[0]
    RAMB18_X6Y53         RAMB18E1                                     r  storage_17_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.883     0.883    rfic_clk
    RAMB18_X6Y53         RAMB18E1                                     r  storage_17_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.629    
    RAMB18_X6Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129     0.758    storage_17_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.591     0.591    rfic_clk
    SLICE_X117Y155       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  basesoc_clkmeasurement3_counter_reg[33]/Q
                         net (fo=2, routed)           0.322     1.054    basesoc_clkmeasurement3_counter_reg[33]
    SLICE_X116Y149       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.865     0.865    rfic_clk
    SLICE_X116Y149       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[33]/C
                         clock pessimism              0.000     0.865    
    SLICE_X116Y149       FDRE (Hold_fdre_C_D)         0.063     0.928    basesoc_clkmeasurement3_latch_value_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FDPE_40/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_41/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.589     0.589    rfic_clk
    SLICE_X114Y137       FDPE                                         r  FDPE_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y137       FDPE (Prop_fdpe_C_Q)         0.141     0.730 r  FDPE_40/Q
                         net (fo=1, routed)           0.063     0.792    impl_xilinxasyncresetsynchronizerimpl20_rst_meta
    SLICE_X114Y137       FDPE                                         r  FDPE_41/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.859     0.859    rfic_clk
    SLICE_X114Y137       FDPE                                         r  FDPE_41/C
                         clock pessimism             -0.270     0.589    
    SLICE_X114Y137       FDPE (Hold_fdpe_C_D)         0.075     0.664    FDPE_41
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FDPE_52/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_53/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.588     0.588    rfic_clk
    SLICE_X114Y160       FDPE                                         r  FDPE_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y160       FDPE (Prop_fdpe_C_Q)         0.141     0.729 r  FDPE_52/Q
                         net (fo=1, routed)           0.063     0.791    impl_xilinxasyncresetsynchronizerimpl26_rst_meta
    SLICE_X114Y160       FDPE                                         r  FDPE_53/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.859     0.859    rfic_clk
    SLICE_X114Y160       FDPE                                         r  FDPE_53/C
                         clock pessimism             -0.271     0.588    
    SLICE_X114Y160       FDPE (Hold_fdpe_C_D)         0.075     0.663    FDPE_53
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.216%)  route 0.326ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.591     0.591    rfic_clk
    SLICE_X117Y155       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  basesoc_clkmeasurement3_counter_reg[32]/Q
                         net (fo=2, routed)           0.326     1.057    basesoc_clkmeasurement3_counter_reg[32]
    SLICE_X116Y149       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, routed)         0.865     0.865    rfic_clk
    SLICE_X116Y149       FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[32]/C
                         clock pessimism              0.000     0.865    
    SLICE_X116Y149       FDRE (Hold_fdre_C_D)         0.063     0.928    basesoc_clkmeasurement3_latch_value_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         4.069       1.835      RAMB18_X6Y53    storage_17_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         4.069       2.107      RAMB18_X6Y53    storage_17_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y110   IDDR/C
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y118   IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y120   IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y114   IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y112   IDDR_4/C
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y102   IDDR_5/C
Min Period        n/a     IDDR/C              n/a            1.263         4.069       2.806      ILOGIC_X1Y108   IDDR_6/C
Min Period        n/a     ODDR/C              n/a            1.263         4.069       2.806      OLOGIC_X1Y122   ODDR/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         2.034       0.984      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         2.035       0.985      SLICE_X104Y140  storage_14_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.790ns  (logic 0.393ns (21.950%)  route 1.397ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.904     4.194    clk2_counter_clk
    SLICE_X112Y165       FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y165       FDPE (Prop_fdpe_C_Q)         0.393     4.587 r  FDPE_50/Q
                         net (fo=1, routed)           1.397     5.984    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X112Y165       FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.474     5.697    clk2_counter_clk
    SLICE_X112Y165       FDPE                                         r  FDPE_51/C
                         clock pessimism              0.497     6.194    
                         clock uncertainty           -0.035     6.158    
    SLICE_X112Y165       FDPE (Setup_fdpe_C_D)       -0.001     6.157    FDPE_51
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[51]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[51]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[52]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[52]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[56]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[58]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[58]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[59]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[60]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[60]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.843ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.560ns (11.420%)  route 4.344ns (88.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 29.654 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          3.075     9.025    basesoc_clkmeasurement2_o
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.390    29.654    clk2_counter_clk
    SLICE_X108Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/C
                         clock pessimism              0.369    30.023    
                         clock uncertainty           -0.035    29.988    
    SLICE_X108Y165       FDRE (Setup_fdre_C_CE)      -0.119    29.869    basesoc_clkmeasurement2_latch_value_reg[63]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 20.843    

Slack (MET) :             20.974ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.560ns (11.954%)  route 4.125ns (88.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 29.597 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.856     8.806    basesoc_clkmeasurement2_o
    SLICE_X107Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.333    29.597    clk2_counter_clk
    SLICE_X107Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/C
                         clock pessimism              0.369    29.966    
                         clock uncertainty           -0.035    29.930    
    SLICE_X107Y165       FDRE (Setup_fdre_C_CE)      -0.150    29.780    basesoc_clkmeasurement2_latch_value_reg[61]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                 20.974    

Slack (MET) :             20.974ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.560ns (11.954%)  route 4.125ns (88.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 29.597 - 26.041 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.832     4.122    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.361     4.483 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.269     5.752    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       LUT2 (Prop_lut2_I1_O)        0.199     5.951 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.856     8.806    basesoc_clkmeasurement2_o
    SLICE_X107Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.333    29.597    clk2_counter_clk
    SLICE_X107Y165       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/C
                         clock pessimism              0.369    29.966    
                         clock uncertainty           -0.035    29.930    
    SLICE_X107Y165       FDRE (Setup_fdre_C_CE)      -0.150    29.780    basesoc_clkmeasurement2_latch_value_reg[62]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                 20.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.141ns (12.759%)  route 0.964ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.556     1.766    clk2_counter_clk
    SLICE_X109Y163       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.141     1.907 r  basesoc_clkmeasurement2_counter_reg[53]/Q
                         net (fo=2, routed)           0.964     2.871    basesoc_clkmeasurement2_counter_reg[53]
    SLICE_X108Y164       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.928     2.326    clk2_counter_clk
    SLICE_X108Y164       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[53]/C
                         clock pessimism             -0.347     1.978    
    SLICE_X108Y164       FDRE (Hold_fdre_C_D)         0.052     2.030    basesoc_clkmeasurement2_latch_value_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_toggle_o_r_reg/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.148ns (16.892%)  route 0.728ns (83.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.585     1.795    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.148     1.943 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           0.728     2.671    impl_xilinxmultiregimpl45_regs1
    SLICE_X100Y150       FDRE                                         r  basesoc_clkmeasurement2_toggle_o_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.844     2.241    clk2_counter_clk
    SLICE_X100Y150       FDRE                                         r  basesoc_clkmeasurement2_toggle_o_r_reg/C
                         clock pessimism             -0.446     1.795    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)        -0.001     1.794    basesoc_clkmeasurement2_toggle_o_r_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.141ns (12.167%)  route 1.018ns (87.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.556     1.766    clk2_counter_clk
    SLICE_X109Y163       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.141     1.907 r  basesoc_clkmeasurement2_counter_reg[54]/Q
                         net (fo=2, routed)           1.018     2.925    basesoc_clkmeasurement2_counter_reg[54]
    SLICE_X108Y164       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.928     2.326    clk2_counter_clk
    SLICE_X108Y164       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[54]/C
                         clock pessimism             -0.347     1.978    
    SLICE_X108Y164       FDRE (Hold_fdre_C_D)         0.063     2.041    basesoc_clkmeasurement2_latch_value_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.860%)  route 0.955ns (87.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.630     1.841    clk2_counter_clk
    SLICE_X109Y162       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y162       FDRE (Prop_fdre_C_Q)         0.141     1.982 r  basesoc_clkmeasurement2_counter_reg[50]/Q
                         net (fo=2, routed)           0.955     2.937    basesoc_clkmeasurement2_counter_reg[50]
    SLICE_X108Y164       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.928     2.326    clk2_counter_clk
    SLICE_X108Y164       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[50]/C
                         clock pessimism             -0.347     1.978    
    SLICE_X108Y164       FDRE (Hold_fdre_C_D)         0.059     2.037    basesoc_clkmeasurement2_latch_value_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.355ns (29.060%)  route 0.867ns (70.940%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.556     1.766    clk2_counter_clk
    SLICE_X109Y163       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.141     1.907 r  basesoc_clkmeasurement2_counter_reg[55]/Q
                         net (fo=2, routed)           0.867     2.773    basesoc_clkmeasurement2_counter_reg[55]
    SLICE_X109Y163       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.933 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.933    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X109Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.987 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.987    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_7
    SLICE_X109Y164       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.928     2.326    clk2_counter_clk
    SLICE_X109Y164       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[56]/C
                         clock pessimism             -0.347     1.978    
    SLICE_X109Y164       FDRE (Hold_fdre_C_D)         0.105     2.083    basesoc_clkmeasurement2_counter_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.141ns (13.230%)  route 0.925ns (86.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.556     1.766    clk2_counter_clk
    SLICE_X109Y163       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.141     1.907 r  basesoc_clkmeasurement2_counter_reg[55]/Q
                         net (fo=2, routed)           0.925     2.832    basesoc_clkmeasurement2_counter_reg[55]
    SLICE_X108Y162       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.891     2.289    clk2_counter_clk
    SLICE_X108Y162       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[55]/C
                         clock pessimism             -0.425     1.864    
    SLICE_X108Y162       FDRE (Hold_fdre_C_D)         0.063     1.927    basesoc_clkmeasurement2_latch_value_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.141ns (12.652%)  route 0.973ns (87.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.712     1.922    clk2_counter_clk
    SLICE_X109Y153       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDRE (Prop_fdre_C_Q)         0.141     2.063 r  basesoc_clkmeasurement2_counter_reg[15]/Q
                         net (fo=2, routed)           0.973     3.037    basesoc_clkmeasurement2_counter_reg[15]
    SLICE_X112Y152       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.015     2.413    clk2_counter_clk
    SLICE_X112Y152       FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[15]/C
                         clock pessimism             -0.347     2.065    
    SLICE_X112Y152       FDRE (Hold_fdre_C_D)         0.063     2.128    basesoc_clkmeasurement2_latch_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.366ns (29.693%)  route 0.867ns (70.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.556     1.766    clk2_counter_clk
    SLICE_X109Y163       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.141     1.907 r  basesoc_clkmeasurement2_counter_reg[55]/Q
                         net (fo=2, routed)           0.867     2.773    basesoc_clkmeasurement2_counter_reg[55]
    SLICE_X109Y163       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.933 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.933    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X109Y164       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.998 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.998    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_5
    SLICE_X109Y164       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.928     2.326    clk2_counter_clk
    SLICE_X109Y164       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[58]/C
                         clock pessimism             -0.347     1.978    
    SLICE_X109Y164       FDRE (Hold_fdre_C_D)         0.105     2.083    basesoc_clkmeasurement2_counter_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.355ns (28.974%)  route 0.870ns (71.026%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.712     1.922    clk2_counter_clk
    SLICE_X109Y153       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDRE (Prop_fdre_C_Q)         0.141     2.063 r  basesoc_clkmeasurement2_counter_reg[15]/Q
                         net (fo=2, routed)           0.870     2.934    basesoc_clkmeasurement2_counter_reg[15]
    SLICE_X109Y153       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.094 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.094    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X109Y154       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.148 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.148    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_7
    SLICE_X109Y154       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.099     2.496    clk2_counter_clk
    SLICE_X109Y154       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[16]/C
                         clock pessimism             -0.370     2.126    
    SLICE_X109Y154       FDRE (Hold_fdre_C_D)         0.105     2.231    basesoc_clkmeasurement2_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.252ns (24.563%)  route 0.774ns (75.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.621     1.831    clk2_counter_clk
    SLICE_X109Y165       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y165       FDRE (Prop_fdre_C_Q)         0.141     1.972 r  basesoc_clkmeasurement2_counter_reg[62]/Q
                         net (fo=2, routed)           0.774     2.746    basesoc_clkmeasurement2_counter_reg[62]
    SLICE_X109Y165       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.857 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.857    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_5
    SLICE_X109Y165       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.866     2.264    clk2_counter_clk
    SLICE_X109Y165       FDRE                                         r  basesoc_clkmeasurement2_counter_reg[62]/C
                         clock pessimism             -0.432     1.831    
    SLICE_X109Y165       FDRE (Hold_fdre_C_D)         0.105     1.936    basesoc_clkmeasurement2_counter_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.921    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X112Y165  FDPE_50/C
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X112Y165  FDPE_51/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y150  basesoc_clkmeasurement2_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y153  basesoc_clkmeasurement2_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y153  basesoc_clkmeasurement2_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y153  basesoc_clkmeasurement2_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y153  basesoc_clkmeasurement2_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X109Y154  basesoc_clkmeasurement2_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X112Y165  FDPE_50/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X112Y165  FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X112Y165  FDPE_51/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X112Y165  FDPE_51/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y150  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y150  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X112Y165  FDPE_50/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X112Y165  FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X112Y165  FDPE_51/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X112Y165  FDPE_51/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y150  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y150  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X109Y152  basesoc_clkmeasurement2_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.066ns,  Total Violation       -0.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.005ns  (logic 0.341ns (17.008%)  route 1.664ns (82.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.597     4.900    clk4_counter_clk
    SLICE_X106Y162       FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y162       FDPE (Prop_fdpe_C_Q)         0.341     5.241 r  FDPE_54/Q
                         net (fo=1, routed)           1.664     6.905    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X106Y162       FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.066     6.302    clk4_counter_clk
    SLICE_X106Y162       FDPE                                         r  FDPE_55/C
                         clock pessimism              0.598     6.900    
                         clock uncertainty           -0.035     6.865    
    SLICE_X106Y162       FDPE (Setup_fdpe_C_D)       -0.026     6.839    FDPE_55
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.286ns (21.545%)  route 4.683ns (78.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 13.939 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.337    10.779    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.703    13.939    clk4_counter_clk
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[21]/C
                         clock pessimism              0.250    14.189    
                         clock uncertainty           -0.035    14.154    
    SLICE_X81Y150        FDRE (Setup_fdre_C_CE)      -0.300    13.854    basesoc_ppsgenerator_time_next_reg[21]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.286ns (21.545%)  route 4.683ns (78.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 13.939 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.337    10.779    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.703    13.939    clk4_counter_clk
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[22]/C
                         clock pessimism              0.250    14.189    
                         clock uncertainty           -0.035    14.154    
    SLICE_X81Y150        FDRE (Setup_fdre_C_CE)      -0.300    13.854    basesoc_ppsgenerator_time_next_reg[22]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.286ns (21.545%)  route 4.683ns (78.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 13.939 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.337    10.779    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.703    13.939    clk4_counter_clk
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
                         clock pessimism              0.250    14.189    
                         clock uncertainty           -0.035    14.154    
    SLICE_X81Y150        FDRE (Setup_fdre_C_CE)      -0.300    13.854    basesoc_ppsgenerator_time_next_reg[28]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.286ns (21.545%)  route 4.683ns (78.455%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 13.939 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.337    10.779    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.703    13.939    clk4_counter_clk
    SLICE_X81Y150        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[30]/C
                         clock pessimism              0.250    14.189    
                         clock uncertainty           -0.035    14.154    
    SLICE_X81Y150        FDRE (Setup_fdre_C_CE)      -0.300    13.854    basesoc_ppsgenerator_time_next_reg[30]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.286ns (21.105%)  route 4.807ns (78.895%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.461    10.904    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.860    14.097    clk4_counter_clk
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/C
                         clock pessimism              0.250    14.346    
                         clock uncertainty           -0.035    14.311    
    SLICE_X81Y149        FDRE (Setup_fdre_C_CE)      -0.300    14.011    basesoc_ppsgenerator_time_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.286ns (21.105%)  route 4.807ns (78.895%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.461    10.904    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.860    14.097    clk4_counter_clk
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[11]/C
                         clock pessimism              0.250    14.346    
                         clock uncertainty           -0.035    14.311    
    SLICE_X81Y149        FDRE (Setup_fdre_C_CE)      -0.300    14.011    basesoc_ppsgenerator_time_next_reg[11]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.286ns (21.105%)  route 4.807ns (78.895%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.461    10.904    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.860    14.097    clk4_counter_clk
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[13]/C
                         clock pessimism              0.250    14.346    
                         clock uncertainty           -0.035    14.311    
    SLICE_X81Y149        FDRE (Setup_fdre_C_CE)      -0.300    14.011    basesoc_ppsgenerator_time_next_reg[13]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.286ns (21.105%)  route 4.807ns (78.895%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.461    10.904    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.860    14.097    clk4_counter_clk
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[19]/C
                         clock pessimism              0.250    14.346    
                         clock uncertainty           -0.035    14.311    
    SLICE_X81Y149        FDRE (Setup_fdre_C_CE)      -0.300    14.011    basesoc_ppsgenerator_time_next_reg[19]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.286ns (21.105%)  route 4.807ns (78.895%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.507     4.811    clk4_counter_clk
    SLICE_X79Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.341     5.152 r  basesoc_ppsgenerator_time_next_reg[24]/Q
                         net (fo=4, routed)           2.261     7.412    basesoc_ppsgenerator_time_next_reg_n_0_[24]
    SLICE_X81Y154        LUT4 (Prop_lut4_I2_O)        0.097     7.509 r  basesoc_ppsgenerator_time_next[63]_i_48/O
                         net (fo=1, routed)           0.000     7.509    basesoc_ppsgenerator_time_next[63]_i_48_n_0
    SLICE_X81Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.904 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.904    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X81Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.993 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.993    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X81Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.082 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X81Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.171 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.171    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X81Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.260 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.086     9.346    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X79Y151        LUT2 (Prop_lut2_I0_O)        0.097     9.443 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.461    10.904    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.860    14.097    clk4_counter_clk
    SLICE_X81Y149        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[8]/C
                         clock pessimism              0.250    14.346    
                         clock uncertainty           -0.035    14.311    
    SLICE_X81Y149        FDRE (Setup_fdre_C_CE)      -0.300    14.011    basesoc_ppsgenerator_time_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.311ns (25.902%)  route 0.890ns (74.098%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.767     1.990    clk4_counter_clk
    SLICE_X85Y160        FDRE                                         r  basesoc_time_gen_time1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.141     2.131 r  basesoc_time_gen_time1_reg[55]/Q
                         net (fo=3, routed)           0.890     3.021    basesoc_time_gen_time1_reg[55]
    SLICE_X84Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.138 r  basesoc_time_gen_time0_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.138    basesoc_time_gen_time0_reg[55]_i_1_n_0
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.191 r  basesoc_time_gen_time0_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.191    basesoc_time_gen_time0_reg[59]_i_1_n_7
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.165     2.576    clk4_counter_clk
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[56]/C
                         clock pessimism             -0.279     2.297    
    SLICE_X84Y161        FDRE (Hold_fdre_C_D)         0.134     2.431    basesoc_time_gen_time0_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.324ns (26.696%)  route 0.890ns (73.304%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.767     1.990    clk4_counter_clk
    SLICE_X85Y160        FDRE                                         r  basesoc_time_gen_time1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.141     2.131 r  basesoc_time_gen_time1_reg[55]/Q
                         net (fo=3, routed)           0.890     3.021    basesoc_time_gen_time1_reg[55]
    SLICE_X84Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.138 r  basesoc_time_gen_time0_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.138    basesoc_time_gen_time0_reg[55]_i_1_n_0
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.204 r  basesoc_time_gen_time0_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.204    basesoc_time_gen_time0_reg[59]_i_1_n_5
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.165     2.576    clk4_counter_clk
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[58]/C
                         clock pessimism             -0.279     2.297    
    SLICE_X84Y161        FDRE (Hold_fdre_C_D)         0.134     2.431    basesoc_time_gen_time0_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.164ns (14.422%)  route 0.973ns (85.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.767     1.990    clk4_counter_clk
    SLICE_X84Y160        FDRE                                         r  basesoc_time_gen_time0_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y160        FDRE (Prop_fdre_C_Q)         0.164     2.154 r  basesoc_time_gen_time0_reg[54]/Q
                         net (fo=5, routed)           0.973     3.127    basesoc_time_gen_time0[54]
    SLICE_X87Y162        FDRE                                         r  basesoc_time_gen_time_read_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.153     2.564    clk4_counter_clk
    SLICE_X87Y162        FDRE                                         r  basesoc_time_gen_time_read_reg[54]/C
                         clock pessimism             -0.279     2.285    
    SLICE_X87Y162        FDRE (Hold_fdre_C_D)         0.066     2.351    basesoc_time_gen_time_read_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.115%)  route 0.921ns (84.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.767     1.990    clk4_counter_clk
    SLICE_X84Y160        FDRE                                         r  basesoc_time_gen_time0_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y160        FDRE (Prop_fdre_C_Q)         0.164     2.154 r  basesoc_time_gen_time0_reg[52]/Q
                         net (fo=5, routed)           0.921     3.075    basesoc_time_gen_time0[52]
    SLICE_X85Y163        FDRE                                         r  basesoc_time_gen_time_read_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.095     2.506    clk4_counter_clk
    SLICE_X85Y163        FDRE                                         r  basesoc_time_gen_time_read_reg[52]/C
                         clock pessimism             -0.279     2.228    
    SLICE_X85Y163        FDRE (Hold_fdre_C_D)         0.070     2.298    basesoc_time_gen_time_read_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.164ns (14.923%)  route 0.935ns (85.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.767     1.990    clk4_counter_clk
    SLICE_X84Y160        FDRE                                         r  basesoc_time_gen_time0_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y160        FDRE (Prop_fdre_C_Q)         0.164     2.154 r  basesoc_time_gen_time0_reg[53]/Q
                         net (fo=5, routed)           0.935     3.089    basesoc_time_gen_time0[53]
    SLICE_X85Y163        FDRE                                         r  basesoc_time_gen_time_read_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.095     2.506    clk4_counter_clk
    SLICE_X85Y163        FDRE                                         r  basesoc_time_gen_time_read_reg[53]/C
                         clock pessimism             -0.279     2.228    
    SLICE_X85Y163        FDRE (Hold_fdre_C_D)         0.072     2.300    basesoc_time_gen_time_read_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.292ns (25.164%)  route 0.868ns (74.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.837     2.060    clk4_counter_clk
    SLICE_X83Y160        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y160        FDRE (Prop_fdre_C_Q)         0.128     2.188 r  impl_xilinxmultiregimpl5_regs1_reg[57]/Q
                         net (fo=1, routed)           0.868     3.057    impl_xilinxmultiregimpl5_regs1[57]
    SLICE_X84Y161        LUT2 (Prop_lut2_I1_O)        0.098     3.155 r  basesoc_time_gen_time0[59]_i_4/O
                         net (fo=1, routed)           0.000     3.155    basesoc_time_gen_time0[59]_i_4_n_0
    SLICE_X84Y161        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.221 r  basesoc_time_gen_time0_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.221    basesoc_time_gen_time0_reg[59]_i_1_n_6
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.165     2.576    clk4_counter_clk
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[57]/C
                         clock pessimism             -0.279     2.297    
    SLICE_X84Y161        FDRE (Hold_fdre_C_D)         0.134     2.431    basesoc_time_gen_time0_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl5_regs1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.316ns (29.925%)  route 0.740ns (70.075%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.875     2.098    clk4_counter_clk
    SLICE_X88Y160        FDRE                                         r  impl_xilinxmultiregimpl5_regs1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y160        FDRE (Prop_fdre_C_Q)         0.148     2.246 r  impl_xilinxmultiregimpl5_regs1_reg[60]/Q
                         net (fo=1, routed)           0.740     2.986    impl_xilinxmultiregimpl5_regs1[60]
    SLICE_X84Y162        LUT2 (Prop_lut2_I1_O)        0.098     3.084 r  basesoc_time_gen_time0[63]_i_5/O
                         net (fo=1, routed)           0.000     3.084    basesoc_time_gen_time0[63]_i_5_n_0
    SLICE_X84Y162        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.154 r  basesoc_time_gen_time0_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.154    basesoc_time_gen_time0_reg[63]_i_1_n_7
    SLICE_X84Y162        FDRE                                         r  basesoc_time_gen_time0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.094     2.505    clk4_counter_clk
    SLICE_X84Y162        FDRE                                         r  basesoc_time_gen_time0_reg[60]/C
                         clock pessimism             -0.279     2.227    
    SLICE_X84Y162        FDRE (Hold_fdre_C_D)         0.134     2.361    basesoc_time_gen_time0_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.349ns (28.176%)  route 0.890ns (71.824%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.767     1.990    clk4_counter_clk
    SLICE_X85Y160        FDRE                                         r  basesoc_time_gen_time1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDRE (Prop_fdre_C_Q)         0.141     2.131 r  basesoc_time_gen_time1_reg[55]/Q
                         net (fo=3, routed)           0.890     3.021    basesoc_time_gen_time1_reg[55]
    SLICE_X84Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.138 r  basesoc_time_gen_time0_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.138    basesoc_time_gen_time0_reg[55]_i_1_n_0
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.229 r  basesoc_time_gen_time0_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.229    basesoc_time_gen_time0_reg[59]_i_1_n_4
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.165     2.576    clk4_counter_clk
    SLICE_X84Y161        FDRE                                         r  basesoc_time_gen_time0_reg[59]/C
                         clock pessimism             -0.279     2.297    
    SLICE_X84Y161        FDRE (Hold_fdre_C_D)         0.134     2.431    basesoc_time_gen_time0_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl3_regs1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.289ns (28.692%)  route 0.718ns (71.308%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.883     2.106    clk4_counter_clk
    SLICE_X86Y160        FDRE                                         r  impl_xilinxmultiregimpl3_regs1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y160        FDRE (Prop_fdre_C_Q)         0.128     2.234 r  impl_xilinxmultiregimpl3_regs1_reg[55]/Q
                         net (fo=1, routed)           0.718     2.952    impl_xilinxmultiregimpl3_regs1[55]
    SLICE_X85Y160        LUT4 (Prop_lut4_I3_O)        0.098     3.050 r  basesoc_time_gen_time1[52]_i_2/O
                         net (fo=1, routed)           0.000     3.050    basesoc_time_gen_time1[52]_i_2_n_0
    SLICE_X85Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.113 r  basesoc_time_gen_time1_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.113    basesoc_time_gen_time1_reg[52]_i_1_n_4
    SLICE_X85Y160        FDRE                                         r  basesoc_time_gen_time1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.053     2.464    clk4_counter_clk
    SLICE_X85Y160        FDRE                                         r  basesoc_time_gen_time1_reg[55]/C
                         clock pessimism             -0.279     2.185    
    SLICE_X85Y160        FDRE (Hold_fdre_C_D)         0.105     2.290    basesoc_time_gen_time1_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 basesoc_ppsgenerator_time_next_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.403ns (27.980%)  route 1.037ns (72.020%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.756     1.980    clk4_counter_clk
    SLICE_X80Y151        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y151        FDRE (Prop_fdre_C_Q)         0.164     2.144 r  basesoc_ppsgenerator_time_next_reg[25]/Q
                         net (fo=4, routed)           1.037     3.181    basesoc_ppsgenerator_time_next_reg_n_0_[25]
    SLICE_X80Y151        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     3.331 r  basesoc_ppsgenerator_time_next_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.331    basesoc_ppsgenerator_time_next_reg[26]_i_1_n_0
    SLICE_X80Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.420 r  basesoc_ppsgenerator_time_next_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.420    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value[29]
    SLICE_X80Y152        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.351     2.762    clk4_counter_clk
    SLICE_X80Y152        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[29]/C
                         clock pessimism             -0.302     2.460    
    SLICE_X80Y152        FDRE (Hold_fdre_C_D)         0.134     2.594    basesoc_ppsgenerator_time_next_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.826    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X106Y162  FDPE_54/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X106Y162  FDPE_55/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y149  basesoc_clkmeasurement4_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y152  basesoc_clkmeasurement4_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y152  basesoc_clkmeasurement4_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y152  basesoc_clkmeasurement4_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y152  basesoc_clkmeasurement4_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y153  basesoc_clkmeasurement4_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_54/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_55/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_55/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y149  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y149  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_54/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_55/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y162  FDPE_55/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y149  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y149  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y151  basesoc_clkmeasurement4_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31      BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPADDR[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.456ns (7.381%)  route 5.722ns (92.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=24, routed)          5.235    11.529    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X51Y243        LUT4 (Prop_lut4_I3_O)        0.115    11.644 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_39/O
                         net (fo=2, routed)           0.487    12.131    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPADDR[0]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPADDR[4])
                                                     -0.457    13.519    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPADDR[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=24, routed)          5.235    11.529    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X51Y243        LUT4 (Prop_lut4_I3_O)        0.115    11.644 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_39/O
                         net (fo=2, routed)           0.463    12.107    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPADDR[0]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPADDR[0])
                                                     -0.457    13.519    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.448ns (7.423%)  route 5.588ns (92.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=24, routed)          5.121    11.416    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X51Y247        LUT4 (Prop_lut4_I3_O)        0.107    11.523 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_7/O
                         net (fo=1, routed)           0.466    11.989    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[14]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[14])
                                                     -0.457    13.519    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.393ns (43.437%)  route 0.512ns (56.563%))
  Logic Levels:           0  
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.256     5.957    pclk_clk
    SLICE_X84Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.393     6.350 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.512     6.862    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.623 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     8.271 f  BUFG_4/O
                         net (fo=62, routed)          0.103     8.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.245     8.620    
                         clock uncertainty           -0.071     8.549    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     8.431    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.438ns (7.165%)  route 5.675ns (92.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=24, routed)          5.121    11.416    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X51Y247        LUT4 (Prop_lut4_I3_O)        0.097    11.513 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_6/O
                         net (fo=1, routed)           0.554    12.066    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[15]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[15])
                                                     -0.314    13.662    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.436ns (7.321%)  route 5.520ns (92.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=24, routed)          5.046    11.340    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X51Y247        LUT4 (Prop_lut4_I3_O)        0.095    11.435 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_9/O
                         net (fo=1, routed)           0.473    11.909    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[12]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[12])
                                                     -0.462    13.514    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 0.454ns (7.632%)  route 5.494ns (92.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X115Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/Q
                         net (fo=24, routed)          5.032    11.326    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[1]
    SLICE_X51Y247        LUT4 (Prop_lut4_I2_O)        0.113    11.439 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_15/O
                         net (fo=1, routed)           0.462    11.901    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[6]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[6])
                                                     -0.456    13.520    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.442ns (7.473%)  route 5.473ns (92.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X115Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/Q
                         net (fo=24, routed)          5.104    11.398    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[1]
    SLICE_X51Y247        LUT4 (Prop_lut4_I2_O)        0.101    11.499 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_17/O
                         net (fo=1, routed)           0.369    11.868    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[4]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[4])
                                                     -0.464    13.512    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPWE
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.438ns (7.253%)  route 5.601ns (92.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=24, routed)          5.235    11.529    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X51Y243        LUT3 (Prop_lut3_I2_O)        0.097    11.626 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_2/O
                         net (fo=1, routed)           0.366    11.992    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i_10
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPWE)
                                                     -0.314    13.662    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.438ns (7.270%)  route 5.587ns (92.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.436     5.953    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X115Y243       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y243       FDRE (Prop_fdre_C_Q)         0.341     6.294 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/Q
                         net (fo=24, routed)          5.104    11.398    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[1]
    SLICE_X51Y247        LUT4 (Prop_lut4_I2_O)        0.097    11.495 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_16/O
                         net (fo=1, routed)           0.483    11.978    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[5]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[5])
                                                     -0.314    13.662    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  1.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.801%)  route 0.472ns (74.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_fdre_C_Q)         0.164     2.851 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.472     3.322    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[3])
                                                      0.478     3.248    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.742%)  route 0.508ns (78.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.508     3.338    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[7])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.314%)  route 0.511ns (75.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.511     3.364    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     3.261    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.384%)  route 0.509ns (75.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.509     3.362    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[9]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[9])
                                                      0.487     3.257    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.863%)  route 0.496ns (75.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/Q
                         net (fo=1, routed)           0.496     3.349    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0ELECIDLE)
                                                      0.472     3.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.164ns (24.106%)  route 0.516ns (75.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X46Y220        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/Q
                         net (fo=1, routed)           0.516     3.370    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_chanisaligned
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHANISALIGNED)
                                                      0.483     3.253    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y248        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[4]
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y248        FDRE (Hold_fdre_C_D)         0.076     2.720    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.672     2.700    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y246        FDRE (Prop_fdre_C_Q)         0.141     2.841 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.895    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[1]
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.947     3.357    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
                         clock pessimism             -0.657     2.700    
    SLICE_X45Y246        FDRE (Hold_fdre_C_D)         0.076     2.776    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.670     2.698    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.141     2.839 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.893    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.945     3.355    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                         clock pessimism             -0.657     2.698    
    SLICE_X47Y242        FDRE (Hold_fdre_C_D)         0.076     2.774    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y248        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[10]
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y248        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y248        FDRE (Hold_fdre_C_D)         0.075     2.719    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I0              n/a               1.592         8.000       6.408      BUFGCTRL_X0Y2       BUFGCTRL/I0
Min Period        n/a     BUFG/I                   n/a               1.592         8.000       6.408      BUFGCTRL_X0Y1       BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X84Y146       basesoc_s7pciephy_pclk_sel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.211ns,  Total Violation       -0.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.393ns (56.875%)  route 0.298ns (43.125%))
  Logic Levels:           0  
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 6.374 - 2.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.256     5.957    pclk_clk
    SLICE_X84Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.393     6.350 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.298     6.648    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.623 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     6.271 f  BUFG_5/O
                         net (fo=1, routed)           0.103     6.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.245     6.620    
                         clock uncertainty           -0.065     6.555    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.118     6.437    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/ltssm_reg1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.726ns (25.806%)  route 2.087ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 9.596 - 4.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.490     6.191    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[5])
                                                      0.726     6.917 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[5]
                         net (fo=4, routed)           2.087     9.005    pcie_s7/inst/inst/pl_ltssm_state[5]
    SLICE_X62Y184        SRL16E                                       r  pcie_s7/inst/inst/ltssm_reg1_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.149     9.596    pcie_s7/inst/inst/pipe_pclk_in
    SLICE_X62Y184        SRL16E                                       r  pcie_s7/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                         clock pessimism              0.261     9.857    
                         clock uncertainty           -0.065     9.792    
    SLICE_X62Y184        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     9.770    pcie_s7/inst/inst/ltssm_reg1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.162ns (41.012%)  route 1.671ns (58.988%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.749 - 4.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.626     6.328    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXVALID)
                                                      0.871     7.199 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXVALID
                         net (fo=2, routed)           1.061     8.260    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid
    SLICE_X51Y232        LUT6 (Prop_lut6_I2_O)        0.097     8.357 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.174     8.531    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_3_n_0
    SLICE_X51Y232        LUT6 (Prop_lut6_I3_O)        0.097     8.628 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_2/O
                         net (fo=1, routed)           0.436     9.064    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q12_out
    SLICE_X48Y228        LUT5 (Prop_lut5_I3_O)        0.097     9.161 r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     9.161    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.302     9.749    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X48Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C
                         clock pessimism              0.322    10.071    
                         clock uncertainty           -0.065    10.006    
    SLICE_X48Y228        FDRE (Setup_fdre_C_D)        0.070    10.076    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.313ns (12.593%)  route 2.173ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.313     6.423 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.173     8.596    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y245        FDRE (Setup_fdre_C_R)       -0.491     9.528    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.313ns (12.593%)  route 2.173ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.313     6.423 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.173     8.596    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y245        FDRE (Setup_fdre_C_R)       -0.491     9.528    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.313ns (12.655%)  route 2.160ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.313     6.423 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.160     8.583    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.491     9.528    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.313ns (12.655%)  route 2.160ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.313     6.423 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.160     8.583    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.491     9.528    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.313ns (12.655%)  route 2.160ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.313     6.423 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.160     8.583    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.491     9.528    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.313ns (12.655%)  route 2.160ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.408     6.110    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y228        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.313     6.423 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.160     8.583    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y246        FDRE (Setup_fdre_C_R)       -0.491     9.528    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.765ns (31.043%)  route 1.699ns (68.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 9.760 - 4.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.421     6.123    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X48Y240        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDSE (Prop_fdse_C_Q)         0.361     6.484 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.537     7.021    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X48Y240        LUT4 (Prop_lut4_I2_O)        0.202     7.223 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.366     7.589    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X49Y240        LUT5 (Prop_lut5_I0_O)        0.097     7.686 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.329     8.015    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X50Y241        LUT4 (Prop_lut4_I0_O)        0.105     8.120 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.468     8.587    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X48Y240        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.313     9.760    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X48Y240        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
                         clock pessimism              0.363    10.123    
                         clock uncertainty           -0.065    10.058    
    SLICE_X48Y240        FDSE (Setup_fdse_C_S)       -0.523     9.535    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  0.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.801%)  route 0.472ns (74.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y224        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_fdre_C_Q)         0.164     2.851 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.472     3.322    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[3])
                                                      0.478     3.248    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.742%)  route 0.508ns (78.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.508     3.338    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[7])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.314%)  route 0.511ns (75.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.511     3.364    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     3.261    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.384%)  route 0.509ns (75.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.509     3.362    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[9]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[9])
                                                      0.487     3.257    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.863%)  route 0.496ns (75.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/Q
                         net (fo=1, routed)           0.496     3.349    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0ELECIDLE)
                                                      0.472     3.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.164ns (24.106%)  route 0.516ns (75.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X46Y220        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y220        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/Q
                         net (fo=1, routed)           0.516     3.370    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_chanisaligned
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHANISALIGNED)
                                                      0.483     3.253    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.672     2.700    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y246        FDRE (Prop_fdre_C_Q)         0.141     2.841 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.895    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[1]
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.947     3.357    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
                         clock pessimism             -0.657     2.700    
    SLICE_X45Y246        FDRE (Hold_fdre_C_D)         0.076     2.776    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.670     2.698    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.141     2.839 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.893    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.945     3.355    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                         clock pessimism             -0.657     2.698    
    SLICE_X47Y242        FDRE (Hold_fdre_C_D)         0.076     2.774    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.667     2.695    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X47Y234        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y234        FDRE (Prop_fdre_C_Q)         0.141     2.836 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.890    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1
    SLICE_X47Y234        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.940     3.350    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X47Y234        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2_reg/C
                         clock pessimism             -0.655     2.695    
    SLICE_X47Y234        FDRE (Hold_fdre_C_D)         0.075     2.770    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.670     2.698    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.141     2.839 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.893    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.945     3.355    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/pipe_pclk_in
    SLICE_X47Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2_reg/C
                         clock pessimism             -0.657     2.698    
    SLICE_X47Y242        FDRE (Hold_fdre_C_D)         0.075     2.773    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I1              n/a               1.592         4.000       2.408      BUFGCTRL_X0Y2       BUFGCTRL/I1
Min Period        n/a     BUFG/I                   n/a               1.592         4.000       2.408      BUFGCTRL_X0Y3       BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a               1.249         4.000       2.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X84Y146       basesoc_s7pciephy_pclk_sel_reg/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X74Y190       impl_xilinxmultiregimpl21_regs0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a               213.360       4.000       209.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X62Y184       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.509ns (18.181%)  route 2.291ns (81.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 13.692 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.509     6.515 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=4, routed)           2.291     8.806    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.420    13.692    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.004    
                         clock uncertainty           -0.071    13.933    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.491    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.558ns (20.432%)  route 2.173ns (79.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[7])
                                                      0.558     6.564 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[7]
                         net (fo=4, routed)           2.173     8.737    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.542ns (20.376%)  route 2.118ns (79.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 13.693 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           2.118     8.666    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.421    13.693    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.005    
                         clock uncertainty           -0.071    13.934    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.492    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.532ns (22.696%)  route 1.812ns (77.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.532     6.538 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           1.812     8.350    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.195    13.467    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.718    
                         clock uncertainty           -0.071    13.647    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.442    13.205    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.547ns (22.732%)  route 1.859ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[10])
                                                      0.547     6.553 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[10]
                         net (fo=4, routed)           1.859     8.413    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[10]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.275    13.547    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.798    
                         clock uncertainty           -0.071    13.727    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.285    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.546ns (21.278%)  route 2.020ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[8])
                                                      0.546     6.552 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[8]
                         net (fo=4, routed)           2.020     8.572    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[8]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.545ns (24.009%)  route 1.725ns (75.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=4, routed)           1.725     8.276    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.509ns (20.623%)  route 1.959ns (79.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 13.686 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.509     6.515 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=4, routed)           1.959     8.474    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.414    13.686    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    13.998    
                         clock uncertainty           -0.071    13.927    
    RAMB36_X1Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.485    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.552ns (22.912%)  route 1.857ns (77.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[1])
                                                      0.552     6.558 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[1]
                         net (fo=4, routed)           1.857     8.416    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[1]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.558ns (23.243%)  route 1.843ns (76.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.685ns = ( 13.685 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[7])
                                                      0.558     6.564 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[7]
                         net (fo=4, routed)           1.843     8.407    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/MIMRXRADDR[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.413    13.685    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    13.997    
                         clock uncertainty           -0.071    13.926    
    RAMB36_X1Y44         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.484    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  5.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.977%)  route 0.568ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[7])
                                                      0.100     5.754 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[7]
                         net (fo=1, routed)           0.568     6.322    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.322    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.098ns (14.180%)  route 0.593ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.593     6.345    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[17]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.345    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.067ns (9.325%)  route 0.651ns (90.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[56])
                                                      0.067     5.721 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[56]
                         net (fo=1, routed)           0.651     6.373    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[2]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.373    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.098ns (15.290%)  route 0.543ns (84.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[25])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[25]
                         net (fo=1, routed)           0.543     6.295    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.444     5.961    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.649    
    RAMB36_X2Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.242    
                         arrival time                           6.295    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.060ns (8.245%)  route 0.668ns (91.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[58])
                                                      0.060     5.714 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[58]
                         net (fo=1, routed)           0.668     6.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[4]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.081ns (11.099%)  route 0.649ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.081     5.735 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.649     6.384    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[13]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.384    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.086ns (11.753%)  route 0.646ns (88.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[61])
                                                      0.086     5.740 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[61]
                         net (fo=1, routed)           0.646     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.073ns (9.772%)  route 0.674ns (90.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[30])
                                                      0.073     5.727 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[30]
                         net (fo=1, routed)           0.674     6.401    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[12]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.047ns (7.994%)  route 0.541ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[67])
                                                      0.047     2.722 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[67]
                         net (fo=1, routed)           0.541     3.263    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[13]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.930     3.278    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.897    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.193    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.047ns (7.912%)  route 0.547ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[58])
                                                      0.047     2.722 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[58]
                         net (fo=1, routed)           0.547     3.269    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[4]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.930     3.278    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.897    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.193    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y42     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.527       0.033      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.381       0.259      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_20/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_21/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    5.776ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.259     5.776    pcie_clk
    SLICE_X46Y189        FDPE                                         r  FDPE_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y189        FDPE (Prop_fdpe_C_Q)         0.393     6.169 r  FDPE_20/Q
                         net (fo=1, routed)           0.122     6.291    impl_xilinxasyncresetsynchronizerimpl10_rst_meta
    SLICE_X46Y189        FDPE                                         r  FDPE_21/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.157     7.429    pcie_clk
    SLICE_X46Y189        FDPE                                         r  FDPE_21/C
                         clock pessimism              0.347     7.776    
                         clock uncertainty           -0.071     7.704    
    SLICE_X46Y189        FDPE (Setup_fdpe_C_D)       -0.001     7.703    FDPE_21
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    5.769ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.252     5.769    pcie_clk
    SLICE_X100Y169       FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y169       FDPE (Prop_fdpe_C_Q)         0.393     6.162 r  FDPE_48/Q
                         net (fo=1, routed)           0.122     6.284    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X100Y169       FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.153     7.425    pcie_clk
    SLICE_X100Y169       FDPE                                         r  FDPE_49/C
                         clock pessimism              0.344     7.769    
                         clock uncertainty           -0.071     7.697    
    SLICE_X100Y169       FDPE (Setup_fdpe_C_D)       -0.001     7.696    FDPE_49
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    5.772ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.255     5.772    pcie_clk
    SLICE_X46Y185        FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDPE (Prop_fdpe_C_Q)         0.393     6.165 r  FDPE_18/Q
                         net (fo=1, routed)           0.122     6.287    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X46Y185        FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.154     7.426    pcie_clk
    SLICE_X46Y185        FDPE                                         r  FDPE_19/C
                         clock pessimism              0.346     7.772    
                         clock uncertainty           -0.071     7.700    
    SLICE_X46Y185        FDPE (Setup_fdpe_C_D)       -0.001     7.699    FDPE_19
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.260     5.777    pcie_clk
    SLICE_X49Y191        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y191        FDPE (Prop_fdpe_C_Q)         0.341     6.118 r  FDPE_26/Q
                         net (fo=1, routed)           0.122     6.240    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X49Y191        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.158     7.430    pcie_clk
    SLICE_X49Y191        FDPE                                         r  FDPE_27/C
                         clock pessimism              0.347     7.777    
                         clock uncertainty           -0.071     7.705    
    SLICE_X49Y191        FDPE (Setup_fdpe_C_D)       -0.026     7.679    FDPE_27
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.313ns (6.712%)  route 4.351ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDPE (Prop_fdpe_C_Q)         0.313     6.249 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.351    10.600    pcie_rst
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.155    13.427    pcie_clk
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[0]/C
                         clock pessimism              0.251    13.678    
                         clock uncertainty           -0.071    13.607    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.491    13.116    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[0]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.313ns (6.712%)  route 4.351ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDPE (Prop_fdpe_C_Q)         0.313     6.249 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.351    10.600    pcie_rst
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.155    13.427    pcie_clk
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[2]/C
                         clock pessimism              0.251    13.678    
                         clock uncertainty           -0.071    13.607    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.491    13.116    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[2]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.313ns (6.712%)  route 4.351ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDPE (Prop_fdpe_C_Q)         0.313     6.249 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.351    10.600    pcie_rst
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.155    13.427    pcie_clk
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[4]/C
                         clock pessimism              0.251    13.678    
                         clock uncertainty           -0.071    13.607    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.491    13.116    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[4]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.313ns (6.712%)  route 4.351ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDPE (Prop_fdpe_C_Q)         0.313     6.249 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.351    10.600    pcie_rst
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.155    13.427    pcie_clk
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[6]/C
                         clock pessimism              0.251    13.678    
                         clock uncertainty           -0.071    13.607    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.491    13.116    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be_reg[6]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.313ns (6.712%)  route 4.351ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDPE (Prop_fdpe_C_Q)         0.313     6.249 r  pcie_s7/inst/inst/user_reset_out_reg/Q
                         net (fo=402, routed)         4.351    10.600    pcie_rst
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.155    13.427    pcie_clk
    SLICE_X42Y186        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid_reg/C
                         clock pessimism              0.251    13.678    
                         clock uncertainty           -0.071    13.607    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.491    13.116    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid_reg
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.277ns (42.110%)  route 3.130ns (57.890%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 13.654 - 8.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.297     5.814    pcie_clk
    RAMB18_X2Y76         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y76         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.660 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           0.865     8.525    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y190        LUT3 (Prop_lut3_I1_O)        0.100     8.625 r  pcie_s7_i_73/O
                         net (fo=9, routed)           0.964     9.589    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X42Y205        LUT5 (Prop_lut5_I3_O)        0.234     9.823 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.393    10.215    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X42Y207        LUT4 (Prop_lut4_I1_O)        0.097    10.312 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_30/O
                         net (fo=1, routed)           0.909    11.221    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tcfg_gnt
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.383    13.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism              0.251    13.905    
                         clock uncertainty           -0.071    13.834    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK2_TRNTCFGGNT)
                                                     -0.085    13.749    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  2.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.411%)  route 0.145ns (40.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.673     2.645    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y200        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y200        FDRE (Prop_fdre_C_Q)         0.164     2.809 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[53]/Q
                         net (fo=1, routed)           0.145     2.953    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[53]
    SLICE_X42Y199        LUT3 (Prop_lut3_I0_O)        0.048     3.001 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[53]_i_1/O
                         net (fo=1, routed)           0.000     3.001    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/p_1_in[53]
    SLICE_X42Y199        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.855     3.203    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y199        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[53]/C
                         clock pessimism             -0.381     2.822    
    SLICE_X42Y199        FDRE (Hold_fdre_C_D)         0.131     2.953    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[19]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.243%)  route 0.727ns (83.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[51]/Q
                         net (fo=1, routed)           0.727     3.452    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[19]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[19]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[19])
                                                      0.451     3.396    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.141ns (15.728%)  route 0.755ns (84.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y195        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y195        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/Q
                         net (fo=1, routed)           0.755     3.482    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[7])
                                                      0.468     3.413    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.141ns (15.492%)  route 0.769ns (84.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X37Y190        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y190        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/Q
                         net (fo=1, routed)           0.769     3.494    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[55]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[55])
                                                      0.475     3.420    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[43]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.164ns (17.334%)  route 0.782ns (82.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.584     2.555    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y193        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y193        FDRE (Prop_fdre_C_Q)         0.164     2.719 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/Q
                         net (fo=1, routed)           0.782     3.501    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[43]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[43]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[43])
                                                      0.477     3.422    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[39]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.141ns (16.162%)  route 0.731ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y195        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y195        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[7]/Q
                         net (fo=1, routed)           0.731     3.458    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[39]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[39]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[39])
                                                      0.424     3.369    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.055%)  route 0.796ns (84.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.612     2.583    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y189        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y189        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/Q
                         net (fo=1, routed)           0.796     3.520    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[51]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[51])
                                                      0.486     3.431    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.795%)  route 0.752ns (84.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.615     2.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y199        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDRE (Prop_fdre_C_Q)         0.141     2.727 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/Q
                         net (fo=1, routed)           0.752     3.479    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[47]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[47])
                                                      0.442     3.387    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.600%)  route 0.362ns (63.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.585     2.556    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X46Y199        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y199        FDRE (Prop_fdre_C_Q)         0.164     2.720 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/Q
                         net (fo=67, routed)          0.362     3.082    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev
    SLICE_X48Y200        LUT6 (Prop_lut6_I4_O)        0.045     3.127 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep[4]_i_1/O
                         net (fo=1, routed)           0.000     3.127    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep[7]
    SLICE_X48Y200        FDSE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.947     3.295    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X48Y200        FDSE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/C
                         clock pessimism             -0.381     2.914    
    SLICE_X48Y200        FDSE (Hold_fdse_C_D)         0.121     3.035    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[35]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.330%)  route 0.722ns (83.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.615     2.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y197        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y197        FDRE (Prop_fdre_C_Q)         0.141     2.727 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[3]/Q
                         net (fo=1, routed)           0.722     3.450    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[35]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[35]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[35])
                                                      0.409     3.354    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y37     storage_4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y76     storage_4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB36_X3Y37     storage_5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y77     storage_5_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y185    FDPE_18/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y185    FDPE_19/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y189    FDPE_20/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_20/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_20/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_21/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_21/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X49Y191    FDPE_26/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X49Y191    FDPE_26/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y185    FDPE_19/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_20/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_20/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_21/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y189    FDPE_21/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X49Y191    FDPE_26/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X49Y191    FDPE_26/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.452ns (39.874%)  route 0.682ns (60.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y212        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y212        FDRE (Prop_fdre_C_Q)         0.341     6.277 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.346     6.623    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X43Y212        LUT2 (Prop_lut2_I0_O)        0.111     6.734 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.336     7.070    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X43Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.311    13.583    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.328    13.911    
                         clock uncertainty           -0.071    13.840    
    SLICE_X43Y211        FDPE (Recov_fdpe_C_PRE)     -0.401    13.439    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.452ns (39.874%)  route 0.682ns (60.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.419     5.936    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y212        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y212        FDRE (Prop_fdre_C_Q)         0.341     6.277 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.346     6.623    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X43Y212        LUT2 (Prop_lut2_I0_O)        0.111     6.734 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.336     7.070    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X43Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.311    13.583    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.328    13.911    
                         clock uncertainty           -0.071    13.840    
    SLICE_X43Y211        FDPE (Recov_fdpe_C_PRE)     -0.401    13.439    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.183ns (35.913%)  route 0.327ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.669     2.641    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y212        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y212        FDRE (Prop_fdre_C_Q)         0.141     2.782 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.155     2.937    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X43Y212        LUT2 (Prop_lut2_I0_O)        0.042     2.979 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.172     3.150    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X43Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.945     3.293    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.635     2.658    
    SLICE_X43Y211        FDPE (Remov_fdpe_C_PRE)     -0.157     2.501    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.183ns (35.913%)  route 0.327ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.669     2.641    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y212        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y212        FDRE (Prop_fdre_C_Q)         0.141     2.782 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.155     2.937    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X43Y212        LUT2 (Prop_lut2_I0_O)        0.042     2.979 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.172     3.150    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X43Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.945     3.293    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X43Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.635     2.658    
    SLICE_X43Y211        FDPE (Remov_fdpe_C_PRE)     -0.157     2.501    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.650    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
Reference     | Input                    | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock         | Port                     | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
clk100        | ad9361_rfic_stat[0]      | FDRE      | -     |    -1.266 (r) | FAST    |     6.207 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[1]      | FDRE      | -     |    -0.893 (r) | FAST    |     5.793 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[2]      | FDRE      | -     |    -1.242 (r) | FAST    |     6.140 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[3]      | FDRE      | -     |    -1.522 (r) | FAST    |     6.500 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[4]      | FDRE      | -     |    -1.357 (r) | FAST    |     6.258 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[5]      | FDRE      | -     |    -1.206 (r) | FAST    |     6.121 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[6]      | FDRE      | -     |    -1.240 (r) | FAST    |     6.197 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[7]      | FDRE      | -     |    -1.225 (r) | FAST    |     6.117 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_spi_miso          | FDRE      | -     |    -1.186 (r) | FAST    |     6.047 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | flash_miso               | FDRE      | -     |    -1.732 (r) | FAST    |     6.319 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.659 (r) | FAST    |     8.734 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.659 (f) | FAST    |     8.734 (f) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.658 (r) | FAST    |     8.732 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.658 (f) | FAST    |     8.732 (f) | SLOW    | basesoc_crg_clkout0       |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |    -0.006 (r) | FAST    |     2.176 (r) | SLOW    | basesoc_s7pciephy_clkout0 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |    -0.013 (r) | FAST    |     2.176 (r) | SLOW    | basesoc_s7pciephy_clkout1 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDRE      | -     |     0.187 (r) | FAST    |     2.150 (r) | SLOW    | basesoc_s7pciephy_clkout3 |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
Reference | Output                   | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock     | Port                     | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
clk100    | ad9361_rfic_ctrl[0]      | FDRE      | -     |     16.052 (r) | SLOW    |      6.968 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[1]      | FDRE      | -     |     16.243 (r) | SLOW    |      7.146 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[2]      | FDRE      | -     |     16.243 (r) | SLOW    |      7.054 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[3]      | FDRE      | -     |     16.597 (r) | SLOW    |      7.268 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_en_agc       | FDRE      | -     |     16.011 (r) | SLOW    |      6.958 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_enable       | FDRE      | -     |     16.318 (r) | SLOW    |      7.140 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_rst_n        | FDRE      | -     |     17.039 (r) | SLOW    |      7.508 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_txnrx        | FDRE      | -     |     17.203 (r) | SLOW    |      7.629 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_clk           | FDRE      | -     |     16.457 (r) | SLOW    |      7.214 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_cs_n          | FDRE      | -     |     18.075 (r) | SLOW    |      7.904 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_mosi          | FDRE      | -     |     16.156 (r) | SLOW    |      7.003 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_cs_n               | FDRE      | -     |     16.464 (r) | SLOW    |      6.994 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_mosi               | FDRE      | -     |     16.675 (r) | SLOW    |      7.099 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.737 (r) | SLOW    |      5.152 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.737 (f) | SLOW    |      5.152 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.731 (r) | SLOW    |      5.149 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.731 (f) | SLOW    |      5.149 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_pwm               | FDRE      | -     |     16.155 (r) | SLOW    |      6.784 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | user_led                 | FDRE      | -     |     16.757 (r) | SLOW    |      7.047 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.386 (r) | SLOW    |      5.580 (r) | FAST    | basesoc_crg_clkout1 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.386 (f) | SLOW    |      5.580 (f) | FAST    | basesoc_crg_clkout1 |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (r) | SLOW    |      1.499 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (f) | SLOW    |      1.499 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (r) | SLOW    |      1.498 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (f) | SLOW    |      1.498 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (r) | SLOW    |      1.515 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (f) | SLOW    |      1.515 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (r) | SLOW    |      1.526 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (f) | SLOW    |      1.526 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.543 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.543 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.541 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.541 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.532 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.532 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (r) | SLOW    |      1.537 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (f) | SLOW    |      1.537 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (r) | SLOW    |      1.514 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (f) | SLOW    |      1.514 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (r) | SLOW    |      1.525 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (f) | SLOW    |      1.525 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.542 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.542 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.540 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.540 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.536 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.536 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.530 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.530 (f) | FAST    |                     |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source        | Destination   |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock         | Clock         | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100        | clk100        |         7.974 | SLOW    |               |         |               |         |               |         |
dna_clk       | clk100        |        -1.978 | FAST    |               |         |               |         |               |         |
icap_clk      | clk100        |        -2.107 | FAST    |               |         |               |         |               |         |
jtag_clk      | clk100        |        -1.947 | FAST    |               |         |               |         |               |         |
rfic_clk      | clk100        |        -0.707 | FAST    |               |         |               |         |               |         |
si5351_clk0   | clk100        |        -0.950 | FAST    |               |         |               |         |               |         |
si5351_clk1   | clk100        |         1.452 | FAST    |               |         |               |         |               |         |
txoutclk_x0y0 | clk100        |         1.881 | FAST    |               |         |               |         |               |         |
dna_clk       | dna_clk       |         6.032 | SLOW    |               |         |               |         |               |         |
clk100        | icap_clk      |        14.027 | SLOW    |               |         |               |         |               |         |
icap_clk      | icap_clk      |         6.243 | SLOW    |               |         |               |         |               |         |
clk100        | jtag_clk      |        13.399 | SLOW    |               |         |               |         |               |         |
jtag_clk      | jtag_clk      |         4.583 | SLOW    |               |         |               |         |               |         |
clk100        | rfic_clk      |        14.268 | SLOW    |               |         |               |         |               |         |
rfic_clk      | rfic_clk      |         3.929 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk0   |        11.256 | SLOW    |               |         |               |         |               |         |
si5351_clk0   | si5351_clk0   |         5.198 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk1   |        10.077 | SLOW    |               |         |               |         |               |         |
si5351_clk1   | si5351_clk1   |         6.926 | SLOW    |               |         |               |         |               |         |
clk100        | txoutclk_x0y0 |         8.784 | SLOW    |               |         |               |         |               |         |
txoutclk_x0y0 | txoutclk_x0y0 |         6.612 | SLOW    |         2.797 | SLOW    |               |         |               |         |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.613 ns
Ideal Clock Offset to Actual Clock: 0.466 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ad9361_rfic_rx_data_n[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       | -0.159 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.607 ns
Ideal Clock Offset to Actual Clock: 3.697 ns
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                    |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source              |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ad9361_rfic_stat[0] |  -1.266 (r) | FAST    |   6.207 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[1] |  -0.893 (r) | FAST    |   5.793 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[2] |  -1.242 (r) | FAST    |   6.140 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[3] |  -1.522 (r) | FAST    |   6.500 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[4] |  -1.357 (r) | FAST    |   6.258 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[5] |  -1.206 (r) | FAST    |   6.121 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[6] |  -1.240 (r) | FAST    |   6.197 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[7] |  -1.225 (r) | FAST    |   6.117 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary  |  -0.893 (r) | FAST    |   6.500 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.545 ns
--------------------+--------------+---------+-------------+---------+----------+
                    |      Max     | Process |     Min     | Process | Edge     |
Pad                 |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
--------------------+--------------+---------+-------------+---------+----------+
ad9361_rfic_ctrl[0] |   16.052 (r) | SLOW    |   6.968 (r) | FAST    |    0.000 |
ad9361_rfic_ctrl[1] |   16.243 (r) | SLOW    |   7.146 (r) | FAST    |    0.192 |
ad9361_rfic_ctrl[2] |   16.243 (r) | SLOW    |   7.054 (r) | FAST    |    0.191 |
ad9361_rfic_ctrl[3] |   16.597 (r) | SLOW    |   7.268 (r) | FAST    |    0.545 |
--------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary  |   16.597 (r) | SLOW    |   6.968 (r) | FAST    |    0.545 |
--------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.029 ns
-------------------------+-------------+---------+-------------+---------+----------+
                         |     Max     | Process |     Min     | Process | Edge     |
Pad                      |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------------+-------------+---------+-------------+---------+----------+
ad9361_rfic_tx_data_n[0] |   3.188 (r) | SLOW    |   1.515 (r) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[0] |   3.188 (f) | SLOW    |   1.515 (f) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[1] |   3.195 (r) | SLOW    |   1.526 (r) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[1] |   3.195 (f) | SLOW    |   1.526 (f) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[2] |   3.213 (r) | SLOW    |   1.543 (r) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[2] |   3.213 (f) | SLOW    |   1.543 (f) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[3] |   3.213 (r) | SLOW    |   1.541 (r) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[3] |   3.213 (f) | SLOW    |   1.541 (f) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[4] |   3.206 (r) | SLOW    |   1.532 (r) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[4] |   3.206 (f) | SLOW    |   1.532 (f) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[5] |   3.207 (r) | SLOW    |   1.537 (r) | FAST    |    0.024 |
ad9361_rfic_tx_data_n[5] |   3.207 (f) | SLOW    |   1.537 (f) | FAST    |    0.024 |
ad9361_rfic_tx_data_p[0] |   3.187 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[0] |   3.187 (f) | SLOW    |   1.514 (f) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[1] |   3.194 (r) | SLOW    |   1.525 (r) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[1] |   3.194 (f) | SLOW    |   1.525 (f) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[2] |   3.212 (r) | SLOW    |   1.542 (r) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[2] |   3.212 (f) | SLOW    |   1.542 (f) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[3] |   3.212 (r) | SLOW    |   1.540 (r) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[3] |   3.212 (f) | SLOW    |   1.540 (f) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[4] |   3.205 (r) | SLOW    |   1.531 (r) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[4] |   3.205 (f) | SLOW    |   1.531 (f) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[5] |   3.206 (r) | SLOW    |   1.536 (r) | FAST    |    0.023 |
ad9361_rfic_tx_data_p[5] |   3.206 (f) | SLOW    |   1.536 (f) | FAST    |    0.023 |
-------------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary       |   3.213 (r) | SLOW    |   1.514 (r) | FAST    |    0.029 |
-------------------------+-------------+---------+-------------+---------+----------+




