EESchema-LIBRARY Version 2.3  29/04/2008-12:23:20
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 2
#
# Dev Name: PIC18F2320SOIC
# Package Name: SOIC-28
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF PIC18F2320SOIC ?? 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PIC18F2320
DRAW
P 2 1 0 0 -1300 -2300 100 -2300
P 2 1 0 0 100 -2300 1100 -2300
P 2 1 0 0 1100 -2300 1100 -500
P 2 1 0 0 1100 -500 1100 1300
P 2 1 0 0 1100 1300 100 1300
P 2 1 0 0 100 1300 -1300 1300
P 2 1 0 0 -1300 1300 -1300 -100
P 2 1 0 0 -1300 -100 -1300 -1100
P 2 1 0 0 -1300 -1100 -1300 -1800
P 2 1 0 0 -1300 -1800 -1300 -2300
P 2 1 0 0 100 1300 100 -100
P 2 1 0 0 100 -100 100 -500
P 2 1 0 0 100 -500 100 -1100
P 2 1 0 0 100 -1100 100 -1800
P 2 1 0 0 100 -1800 100 -2300
P 2 1 0 0 100 -500 1100 -500
P 2 1 0 0 100 -100 -1300 -100
P 2 1 0 0 100 -1100 -1300 -1100
P 2 1 0 0 100 -1800 -1300 -1800
T 1 15 640 70 0 1 0 PORT~A
T 1 185 440 70 0 1 0 PORT~B
T 1 195 -1390 70 0 1 0 PORT~C
T 1 15 -1510 70 0 1 0 OSCILLATOR
T 1 15 -2075 70 0 1 0 RESET
T 1 15 -570 70 0 1 0 POWER~SUPPLY
X MCLR/VPP/RE3 1 -1500 -2100 200 R 40 40 1 1 I 
X OSC1/CLKI/RA7 9 -1500 -1400 200 R 40 40 1 1 B 
X OSC2/CLKO/RA6 10 -1500 -1600 200 R 40 40 1 1 B 
X RA0/AN0 2 -1500 1100 200 R 40 40 1 1 B 
X RA1/AN1 3 -1500 900 200 R 40 40 1 1 B 
X RA2/AN2/VREF-/CVREF 4 -1500 700 200 R 40 40 1 1 B 
X RA3/AN3/VREF+ 5 -1500 500 200 R 40 40 1 1 B 
X RA4/T0CKI/C1OUT 6 -1500 300 200 R 40 40 1 1 B 
X RA5/AN4/SS/LVDIN/C2OUT 7 -1500 100 200 R 40 40 1 1 B 
X RB0/AN12/INT0 21 1300 -300 200 L 40 40 1 1 B 
X RB1/AN10/INT1 22 1300 -100 200 L 40 40 1 1 B 
X RB2/AN8/INT2 23 1300 100 200 L 40 40 1 1 B 
X RB3/AN9/CCP2 24 1300 300 200 L 40 40 1 1 B 
X RB4/AN11/KBI0 25 1300 500 200 L 40 40 1 1 B 
X RB5/KBI1/PGM 26 1300 700 200 L 40 40 1 1 B 
X RB6/KBI2/PGC 27 1300 900 200 L 40 40 1 1 B 
X RB7/KBI3/PGD 28 1300 1100 200 L 40 40 1 1 B 
X RC0/T1OSO/T1CKI 11 1300 -2100 200 L 40 40 1 1 B 
X RC1/T1OSI/CCP2 12 1300 -1900 200 L 40 40 1 1 B 
X RC2/CCP1/P1A 13 1300 -1700 200 L 40 40 1 1 B 
X RC3/SCK/SCL 14 1300 -1500 200 L 40 40 1 1 B 
X RC4/SDI/SDA 15 1300 -1300 200 L 40 40 1 1 B 
X RC5/SDO 16 1300 -1100 200 L 40 40 1 1 B 
X RC6/TX/CK 17 1300 -900 200 L 40 40 1 1 B 
X RC7/RX/DT 18 1300 -700 200 L 40 40 1 1 B 
X VDD 20 -1500 -400 200 R 40 40 1 1 W 
X VSS(PIN8) 8 -1500 -600 200 R 40 40 1 1 W 
X VSS(PIN19) 19 -1500 -800 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: PIC18F2320SPDIP
# Package Name: SPDIP-28
# Dev Tech: ''
# Dev Prefix: 
# Gate count = 1
#
DEF PIC18F2320SPDIP ?? 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: PIC18F2320
DRAW
P 2 1 0 0 -1300 -2300 100 -2300
P 2 1 0 0 100 -2300 1100 -2300
P 2 1 0 0 1100 -2300 1100 -500
P 2 1 0 0 1100 -500 1100 1300
P 2 1 0 0 1100 1300 100 1300
P 2 1 0 0 100 1300 -1300 1300
P 2 1 0 0 -1300 1300 -1300 -100
P 2 1 0 0 -1300 -100 -1300 -1100
P 2 1 0 0 -1300 -1100 -1300 -1800
P 2 1 0 0 -1300 -1800 -1300 -2300
P 2 1 0 0 100 1300 100 -100
P 2 1 0 0 100 -100 100 -500
P 2 1 0 0 100 -500 100 -1100
P 2 1 0 0 100 -1100 100 -1800
P 2 1 0 0 100 -1800 100 -2300
P 2 1 0 0 100 -500 1100 -500
P 2 1 0 0 100 -100 -1300 -100
P 2 1 0 0 100 -1100 -1300 -1100
P 2 1 0 0 100 -1800 -1300 -1800
T 1 15 640 70 0 1 0 PORT~A
T 1 185 440 70 0 1 0 PORT~B
T 1 195 -1390 70 0 1 0 PORT~C
T 1 15 -1510 70 0 1 0 OSCILLATOR
T 1 15 -2075 70 0 1 0 RESET
T 1 15 -570 70 0 1 0 POWER~SUPPLY
X MCLR/VPP/RE3 1 -1500 -2100 200 R 40 40 1 1 I 
X OSC1/CLKI/RA7 9 -1500 -1400 200 R 40 40 1 1 B 
X OSC2/CLKO/RA6 10 -1500 -1600 200 R 40 40 1 1 B 
X RA0/AN0 2 -1500 1100 200 R 40 40 1 1 B 
X RA1/AN1 3 -1500 900 200 R 40 40 1 1 B 
X RA2/AN2/VREF-/CVREF 4 -1500 700 200 R 40 40 1 1 B 
X RA3/AN3/VREF+ 5 -1500 500 200 R 40 40 1 1 B 
X RA4/T0CKI/C1OUT 6 -1500 300 200 R 40 40 1 1 B 
X RA5/AN4/SS/LVDIN/C2OUT 7 -1500 100 200 R 40 40 1 1 B 
X RB0/AN12/INT0 21 1300 -300 200 L 40 40 1 1 B 
X RB1/AN10/INT1 22 1300 -100 200 L 40 40 1 1 B 
X RB2/AN8/INT2 23 1300 100 200 L 40 40 1 1 B 
X RB3/AN9/CCP2 24 1300 300 200 L 40 40 1 1 B 
X RB4/AN11/KBI0 25 1300 500 200 L 40 40 1 1 B 
X RB5/KBI1/PGM 26 1300 700 200 L 40 40 1 1 B 
X RB6/KBI2/PGC 27 1300 900 200 L 40 40 1 1 B 
X RB7/KBI3/PGD 28 1300 1100 200 L 40 40 1 1 B 
X RC0/T1OSO/T1CKI 11 1300 -2100 200 L 40 40 1 1 B 
X RC1/T1OSI/CCP2 12 1300 -1900 200 L 40 40 1 1 B 
X RC2/CCP1/P1A 13 1300 -1700 200 L 40 40 1 1 B 
X RC3/SCK/SCL 14 1300 -1500 200 L 40 40 1 1 B 
X RC4/SDI/SDA 15 1300 -1300 200 L 40 40 1 1 B 
X RC5/SDO 16 1300 -1100 200 L 40 40 1 1 B 
X RC6/TX/CK 17 1300 -900 200 L 40 40 1 1 B 
X RC7/RX/DT 18 1300 -700 200 L 40 40 1 1 B 
X VDD 20 -1500 -400 200 R 40 40 1 1 W 
X VSS(PIN8) 8 -1500 -600 200 R 40 40 1 1 W 
X VSS(PIN19) 19 -1500 -800 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF

#End Library
