{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 73.3824,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 197.568,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 1100.74,
	"finish__design__instance__count__class:inverter": 12,
	"finish__design__instance__area__class:inverter": 214.502,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 67.7376,
	"finish__design__instance__count__class:sequential_cell": 33,
	"finish__design__instance__area__class:sequential_cell": 3166.73,
	"finish__design__instance__count__class:multi_input_combinational_cell": 70,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2813.93,
	"finish__design__instance__count": 149,
	"finish__design__instance__area": 7634.59,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.40229,
	"finish__clock__skew__setup": 0.00604183,
	"finish__clock__skew__hold": 0.00604183,
	"finish__timing__drv__max_slew_limit": 0.853332,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.909668,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00690504,
	"finish__power__switching__total": 0.00200039,
	"finish__power__leakage__total": 6.78775e-08,
	"finish__power__total": 0.0089055,
	"finish__design__io": 25,
	"finish__design__die__area": 16197.7,
	"finish__design__core__area": 15105.5,
	"finish__design__instance__count": 210,
	"finish__design__instance__area": 7978.92,
	"finish__design__instance__count__stdcell": 210,
	"finish__design__instance__area__stdcell": 7978.92,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.528214,
	"finish__design__instance__utilization__stdcell": 0.528214,
	"finish__design__rows": 24,
	"finish__design__rows:GF018hv5v_green_sc9": 24,
	"finish__design__sites": 5352,
	"finish__design__sites:GF018hv5v_green_sc9": 5352,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}