// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SourceC(
  input         clock,
                reset,
  output        io_req_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input         io_req_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input  [2:0]  io_req_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
                io_req_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input  [1:0]  io_req_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input  [15:0] io_req_bits_tag,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input  [6:0]  io_req_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input  [1:0]  io_req_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input         io_req_bits_dirty,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
                io_c_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output        io_c_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [2:0]  io_c_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
                io_c_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [1:0]  io_c_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [31:0] io_c_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [63:0] io_c_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input         io_bs_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output        io_bs_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [1:0]  io_bs_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [6:0]  io_bs_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [2:0]  io_bs_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input  [63:0] io_bs_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [6:0]  io_evict_req_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  output [1:0]  io_evict_req_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
  input         io_evict_safe	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:37:14]
);

  wire        _queue_io_enq_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21]
  wire        _queue_io_deq_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21]
  wire [3:0]  _queue_io_count;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21]
  reg  [3:0]  fill;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21]
  reg         room;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:59:21]
  reg         busy;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21]
  reg  [2:0]  beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21]
  reg  [2:0]  req_r_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
  reg  [2:0]  req_r_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
  reg  [1:0]  req_r_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
  reg  [15:0] req_r_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
  reg  [6:0]  req_r_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
  reg  [1:0]  req_r_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
  wire [6:0]  req_set = busy ? req_r_set : io_req_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{17,47}]
  wire [1:0]  req_way = busy ? req_r_way : io_req_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{17,47}]
  wire        _want_data_T = io_req_valid & room;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:59:21, :70:41]
  wire        want_data = busy | _want_data_T & io_req_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :70:{24,41,49}]
  wire        _io_req_ready_output = ~busy & room;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:59:21, :66:21, :69:18, :72:25]
  wire        _io_bs_adr_valid_output = ((|beat) | io_evict_safe) & want_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21, :70:24, :77:{28,32,50}]
  reg         s2_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:97:25]
  reg  [2:0]  s2_req_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25]
  reg  [2:0]  s2_req_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25]
  reg  [1:0]  s2_req_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25]
  reg  [15:0] s2_req_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25]
  reg  [6:0]  s2_req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25]
  reg         s3_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:103:25]
  reg  [2:0]  s3_req_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
  reg  [2:0]  s3_req_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
  reg  [1:0]  s3_req_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
  reg  [15:0] s3_req_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
  reg  [6:0]  s3_req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
  `ifndef SYNTHESIS	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10]
    always @(posedge clock) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10]
      if (~reset & room != (_queue_io_count < 4'h2)) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21, :59:21, :62:52, :64:{10,16,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10]
          $error("Assertion failed\n    at SourceC.scala:64 assert (room === queue.io.count <= 1.U)\n");	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10]
        if (`STOP_COND_)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10]
          $fatal;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:64:10]
      end
      if (~reset & ~(~s3_valid | _queue_io_enq_ready)) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21, :64:10, :103:25, :119:{9,10,19}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:119:9]
          $error("Assertion failed\n    at SourceC.scala:119 assert(!c.valid || c.ready)\n");	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:119:9]
        if (`STOP_COND_)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:119:9]
          $fatal;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:119:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _room_T_4 = _queue_io_enq_ready & s3_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21, :103:25, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire        _s2_latch_T = io_bs_adr_ready & _io_bs_adr_valid_output;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:77:50, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire        s2_latch = want_data ? _s2_latch_T : _io_req_ready_output & io_req_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:70:24, :72:25, :96:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  always @(posedge clock) begin
    if (reset) begin
      fill <= 4'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21]
      room <= 1'h1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:59:21]
      busy <= 1'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:62:18, :66:21]
      beat <= 3'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21]
    end
    else begin
      if (~(_room_T_4 == (io_c_ready & _queue_io_deq_valid))) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21, :58:21, :60:{27,50}, :61:10, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        fill <= fill + (_room_T_4 ? 4'h1 : 4'hF);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :61:{18,23,48}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        room <= fill == 4'h0 | (fill == 4'h1 | fill == 4'h2) & ~_room_T_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :59:21, :61:23, :62:{18,26,36,44,52,61,64}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      end
      busy <= ~(_s2_latch_T & (&beat)) & (_want_data_T & io_req_bits_dirty | busy);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :67:21, :68:19, :70:41, :87:{30,52,59}, :88:25, :90:17, :91:12, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (_s2_latch_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        if (&beat)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21, :68:19]
          beat <= 3'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21]
        else	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:68:19]
          beat <= beat + 3'h1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21, :89:18]
      end
    end
    if (~busy & io_req_valid) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{18,67}]
      req_r_opcode <= io_req_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
      req_r_param <= io_req_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
      req_r_source <= io_req_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
      req_r_tag <= io_req_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
      req_r_set <= io_req_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
      req_r_way <= io_req_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
    end
    s2_valid <= s2_latch;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:96:21, :97:25]
    if (s2_latch) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:96:21]
      s2_req_opcode <= busy ? req_r_opcode : io_req_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{17,47}, :98:25]
      s2_req_param <= busy ? req_r_param : io_req_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{17,47}, :98:25]
      s2_req_source <= busy ? req_r_source : io_req_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{17,47}, :98:25]
      s2_req_tag <= busy ? req_r_tag : io_req_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:66:21, :69:{17,47}, :98:25]
      s2_req_set <= req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:17, :98:25]
    end
    s3_valid <= s2_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:97:25, :103:25]
    if (s2_valid) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:97:25]
      s3_req_opcode <= s2_req_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
      s3_req_param <= s2_req_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
      s3_req_source <= s2_req_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
      s3_req_tag <= s2_req_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
      s3_req_set <= s2_req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;
        end
        fill = _RANDOM[2'h0][3:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21]
        room = _RANDOM[2'h0][4];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :59:21]
        busy = _RANDOM[2'h0][5];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :66:21]
        beat = _RANDOM[2'h0][8:6];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :67:21]
        req_r_opcode = _RANDOM[2'h0][11:9];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :69:47]
        req_r_param = _RANDOM[2'h0][14:12];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :69:47]
        req_r_source = _RANDOM[2'h0][16:15];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :69:47]
        req_r_tag = {_RANDOM[2'h0][31:17], _RANDOM[2'h1][0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:58:21, :69:47]
        req_r_set = _RANDOM[2'h1][7:1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
        req_r_way = _RANDOM[2'h1][9:8];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47]
        s2_valid = _RANDOM[2'h1][11];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47, :97:25]
        s2_req_opcode = _RANDOM[2'h1][14:12];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47, :98:25]
        s2_req_param = _RANDOM[2'h1][17:15];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47, :98:25]
        s2_req_source = _RANDOM[2'h1][19:18];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47, :98:25]
        s2_req_tag = {_RANDOM[2'h1][31:20], _RANDOM[2'h2][3:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:47, :98:25]
        s2_req_set = _RANDOM[2'h2][10:4];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25]
        s3_valid = _RANDOM[2'h2][18];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :103:25]
        s3_req_opcode = _RANDOM[2'h2][21:19];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
        s3_req_param = _RANDOM[2'h2][24:22];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
        s3_req_source = _RANDOM[2'h2][26:25];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
        s3_req_tag = {_RANDOM[2'h2][31:27], _RANDOM[2'h3][10:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:98:25, :104:25]
        s3_req_set = _RANDOM[2'h3][17:11];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_33 queue (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_queue_io_enq_ready),
    .io_enq_valid        (s3_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:103:25]
    .io_enq_bits_opcode  (s3_req_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
    .io_enq_bits_param   (s3_req_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
    .io_enq_bits_source  (s3_req_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
    .io_enq_bits_address ({s3_req_tag[15], 3'h0, s3_req_tag[14:0], s3_req_set, 6'h0}),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:221:15, :229:72, :230:8, generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:104:25]
    .io_enq_bits_data    (io_bs_dat_data),
    .io_deq_ready        (io_c_ready),
    .io_deq_valid        (_queue_io_deq_valid),
    .io_deq_bits_opcode  (io_c_bits_opcode),
    .io_deq_bits_size    (io_c_bits_size),
    .io_deq_bits_source  (io_c_bits_source),
    .io_deq_bits_address (io_c_bits_address),
    .io_deq_bits_data    (io_c_bits_data),
    .io_count            (_queue_io_count)
  );
  assign io_req_ready = _io_req_ready_output;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:72:25]
  assign io_c_valid = _queue_io_deq_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:54:21]
  assign io_bs_adr_valid = _io_bs_adr_valid_output;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:77:50]
  assign io_bs_adr_bits_way = req_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:17]
  assign io_bs_adr_bits_set = req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:17]
  assign io_bs_adr_bits_beat = beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:67:21]
  assign io_evict_req_set = req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:17]
  assign io_evict_req_way = req_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceC.scala:69:17]
endmodule

