component test
  port (C: in STD_LOGIC;
        Clock: in STD_LOGIC;
        X: out STD_LOGIC;
        Y: out STD_LOGIC);
end component;


instance_name : test
( C => ,
  Clock => ,
  X => ,
  Y => );
