
fw_acquisition_data.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000168cc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e20  08016a70  08016a70  00017a70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017890  08017890  00019284  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017890  08017890  00018890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017898  08017898  00019284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017898  08017898  00018898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801789c  0801789c  0001889c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000284  20000000  080178a0  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f44  20000284  08017b24  00019284  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011c8  08017b24  0001a1c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003e0bd  00000000  00000000  000192b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065cc  00000000  00000000  00057371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003788  00000000  00000000  0005d940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002b27  00000000  00000000  000610c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f38d  00000000  00000000  00063bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000384cf  00000000  00000000  00082f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000af586  00000000  00000000  000bb44b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016a9d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fdcc  00000000  00000000  0016aa14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0017a7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000284 	.word	0x20000284
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08016a54 	.word	0x08016a54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000288 	.word	0x20000288
 80001dc:	08016a54 	.word	0x08016a54

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f8c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f90:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d013      	beq.n	8000fc4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f9c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fa0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000fa4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d00b      	beq.n	8000fc4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fac:	e000      	b.n	8000fb0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d0f9      	beq.n	8000fae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fba:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	b2d2      	uxtb	r2, r2
 8000fc2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fc4:	687b      	ldr	r3, [r7, #4]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write( int file, char * ptr, int len )
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b086      	sub	sp, #24
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	60f8      	str	r0, [r7, #12]
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
    for( int i = 0; i < len; i++ )
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	e009      	b.n	8000ff8 <_write+0x26>
    {
        ITM_SendChar( *ptr++ );
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	60ba      	str	r2, [r7, #8]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ffc9 	bl	8000f84 <ITM_SendChar>
    for( int i = 0; i < len; i++ )
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	dbf1      	blt.n	8000fe4 <_write+0x12>
    }
    return len;
 8001000:	687b      	ldr	r3, [r7, #4]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main( void )
{
 800100c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800100e:	b0bd      	sub	sp, #244	@ 0xf4
 8001010:	af06      	add	r7, sp, #24
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8001012:	f00a ffd9 	bl	800bfc8 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001016:	f000 f8b1 	bl	800117c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800101a:	f000 f9cb 	bl	80013b4 <MX_GPIO_Init>
    MX_DMA_Init();
 800101e:	f000 f9a1 	bl	8001364 <MX_DMA_Init>
    MX_SPI2_Init();
 8001022:	f000 f917 	bl	8001254 <MX_SPI2_Init>
    MX_TIM1_Init();
 8001026:	f000 f94b 	bl	80012c0 <MX_TIM1_Init>
    MX_MEMS_Init();
 800102a:	f010 f823 	bl	8011074 <MX_MEMS_Init>
    /* USER CODE BEGIN 2 */
    HAL_TIM_Base_Start_IT( &htim1 );
 800102e:	484d      	ldr	r0, [pc, #308]	@ (8001164 <main+0x158>)
 8001030:	f00f f966 	bl	8010300 <HAL_TIM_Base_Start_IT>
    {
        /* USER CODE END WHILE */

        //MX_MEMS_Process();
        /* USER CODE BEGIN 3 */
        if( data_ready )
 8001034:	4b4c      	ldr	r3, [pc, #304]	@ (8001168 <main+0x15c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0fb      	beq.n	8001034 <main+0x28>
        {
            const char name_file[] = { "sensor_data.csv" };
 800103c:	4b4b      	ldr	r3, [pc, #300]	@ (800116c <main+0x160>)
 800103e:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 8001042:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001044:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            const char header_csv[] = "Timestamp,Accel_X,Accel_Y,Accel_Z,Gyro_X,Gyro_Y,Gyro_Z\n";
 8001048:	4b49      	ldr	r3, [pc, #292]	@ (8001170 <main+0x164>)
 800104a:	f107 040c 	add.w	r4, r7, #12
 800104e:	461d      	mov	r5, r3
 8001050:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800105a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800105c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001060:	e884 0003 	stmia.w	r4, {r0, r1}
            // Save data to SD card
            sd_mount();
 8001064:	f000 fb58 	bl	8001718 <sd_mount>
            sd_write_file( name_file, header_csv ); // Write header
 8001068:	f107 020c 	add.w	r2, r7, #12
 800106c:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001070:	4611      	mov	r1, r2
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fbe6 	bl	8001844 <sd_write_file>

            for( size_t i = 0; i < AMOUNT_DATA; i++ )
 8001078:	2300      	movs	r3, #0
 800107a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800107e:	e069      	b.n	8001154 <main+0x148>
            {
                char line[128] = { 0 };
 8001080:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f013 fec1 	bl	8014e10 <memset>
                snprintf( line, sizeof( line ), "%lu,%ld,%ld,%ld,%ld,%ld,%ld\n", (unsigned long) sensor_data[i].timestamp, (long) sensor_data[i].acceleration.x,
 800108e:	4939      	ldr	r1, [pc, #228]	@ (8001174 <main+0x168>)
 8001090:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001094:	4613      	mov	r3, r2
 8001096:	00db      	lsls	r3, r3, #3
 8001098:	1a9b      	subs	r3, r3, r2
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	440b      	add	r3, r1
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	4934      	ldr	r1, [pc, #208]	@ (8001174 <main+0x168>)
 80010a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80010a8:	4613      	mov	r3, r2
 80010aa:	00db      	lsls	r3, r3, #3
 80010ac:	1a9b      	subs	r3, r3, r2
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	440b      	add	r3, r1
 80010b2:	3304      	adds	r3, #4
 80010b4:	6819      	ldr	r1, [r3, #0]
                          (long) sensor_data[i].acceleration.y, (long) sensor_data[i].acceleration.z, (long) sensor_data[i].angular_velocity.x,
 80010b6:	482f      	ldr	r0, [pc, #188]	@ (8001174 <main+0x168>)
 80010b8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80010bc:	4613      	mov	r3, r2
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	1a9b      	subs	r3, r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4403      	add	r3, r0
 80010c6:	3308      	adds	r3, #8
 80010c8:	6818      	ldr	r0, [r3, #0]
 80010ca:	4c2a      	ldr	r4, [pc, #168]	@ (8001174 <main+0x168>)
 80010cc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80010d0:	4613      	mov	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	1a9b      	subs	r3, r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	4423      	add	r3, r4
 80010da:	330c      	adds	r3, #12
 80010dc:	681c      	ldr	r4, [r3, #0]
 80010de:	4d25      	ldr	r5, [pc, #148]	@ (8001174 <main+0x168>)
 80010e0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80010e4:	4613      	mov	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	1a9b      	subs	r3, r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	442b      	add	r3, r5
 80010ee:	3310      	adds	r3, #16
 80010f0:	681d      	ldr	r5, [r3, #0]
                          (long) sensor_data[i].angular_velocity.y, (long) sensor_data[i].angular_velocity.z );
 80010f2:	4e20      	ldr	r6, [pc, #128]	@ (8001174 <main+0x168>)
 80010f4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80010f8:	4613      	mov	r3, r2
 80010fa:	00db      	lsls	r3, r3, #3
 80010fc:	1a9b      	subs	r3, r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4433      	add	r3, r6
 8001102:	3314      	adds	r3, #20
 8001104:	681e      	ldr	r6, [r3, #0]
 8001106:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <main+0x168>)
 8001108:	603a      	str	r2, [r7, #0]
 800110a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800110e:	4613      	mov	r3, r2
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	1a9b      	subs	r3, r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	4413      	add	r3, r2
 800111a:	3318      	adds	r3, #24
 800111c:	681b      	ldr	r3, [r3, #0]
                snprintf( line, sizeof( line ), "%lu,%ld,%ld,%ld,%ld,%ld,%ld\n", (unsigned long) sensor_data[i].timestamp, (long) sensor_data[i].acceleration.x,
 800111e:	f107 0c44 	add.w	ip, r7, #68	@ 0x44
 8001122:	9305      	str	r3, [sp, #20]
 8001124:	9604      	str	r6, [sp, #16]
 8001126:	9503      	str	r5, [sp, #12]
 8001128:	9402      	str	r4, [sp, #8]
 800112a:	9001      	str	r0, [sp, #4]
 800112c:	9100      	str	r1, [sp, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a11      	ldr	r2, [pc, #68]	@ (8001178 <main+0x16c>)
 8001132:	2180      	movs	r1, #128	@ 0x80
 8001134:	4660      	mov	r0, ip
 8001136:	f013 fd5d 	bl	8014bf4 <sniprintf>
                sd_append_file( name_file, line );
 800113a:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800113e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001142:	4611      	mov	r1, r2
 8001144:	4618      	mov	r0, r3
 8001146:	f000 fbe5 	bl	8001914 <sd_append_file>
            for( size_t i = 0; i < AMOUNT_DATA; i++ )
 800114a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800114e:	3301      	adds	r3, #1
 8001150:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001154:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001158:	2b1d      	cmp	r3, #29
 800115a:	d991      	bls.n	8001080 <main+0x74>
            }
            sd_unmount();
 800115c:	f000 fb50 	bl	8001800 <sd_unmount>
        if( data_ready )
 8001160:	e768      	b.n	8001034 <main+0x28>
 8001162:	bf00      	nop
 8001164:	200003b8 	.word	0x200003b8
 8001168:	20000748 	.word	0x20000748
 800116c:	08016a90 	.word	0x08016a90
 8001170:	08016aa0 	.word	0x08016aa0
 8001174:	20000400 	.word	0x20000400
 8001178:	08016a70 	.word	0x08016a70

0800117c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config( void )
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b094      	sub	sp, #80	@ 0x50
 8001180:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001182:	f107 0320 	add.w	r3, r7, #32
 8001186:	2230      	movs	r2, #48	@ 0x30
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f013 fe40 	bl	8014e10 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE( );
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	4b29      	ldr	r3, [pc, #164]	@ (800124c <SystemClock_Config+0xd0>)
 80011a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a8:	4a28      	ldr	r2, [pc, #160]	@ (800124c <SystemClock_Config+0xd0>)
 80011aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b0:	4b26      	ldr	r3, [pc, #152]	@ (800124c <SystemClock_Config+0xd0>)
 80011b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG( PWR_REGULATOR_VOLTAGE_SCALE2 );
 80011bc:	2300      	movs	r3, #0
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	4b23      	ldr	r3, [pc, #140]	@ (8001250 <SystemClock_Config+0xd4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011c8:	4a21      	ldr	r2, [pc, #132]	@ (8001250 <SystemClock_Config+0xd4>)
 80011ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <SystemClock_Config+0xd4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011dc:	2302      	movs	r3, #2
 80011de:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e0:	2301      	movs	r3, #1
 80011e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e4:	2310      	movs	r3, #16
 80011e6:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e8:	2302      	movs	r3, #2
 80011ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011ec:	2300      	movs	r3, #0
 80011ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 16;
 80011f0:	2310      	movs	r3, #16
 80011f2:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 336;
 80011f4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011f8:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011fa:	2304      	movs	r3, #4
 80011fc:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 7;
 80011fe:	2307      	movs	r3, #7
 8001200:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if( HAL_RCC_OscConfig( &RCC_OscInitStruct ) != HAL_OK )
 8001202:	f107 0320 	add.w	r3, r7, #32
 8001206:	4618      	mov	r0, r3
 8001208:	f00d fbc0 	bl	800e98c <HAL_RCC_OscConfig>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <SystemClock_Config+0x9a>
    {
        Error_Handler();
 8001212:	f000 f999 	bl	8001548 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001216:	230f      	movs	r3, #15
 8001218:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121a:	2302      	movs	r3, #2
 800121c:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001222:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001226:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	61fb      	str	r3, [r7, #28]

    if( HAL_RCC_ClockConfig( &RCC_ClkInitStruct, FLASH_LATENCY_2 ) != HAL_OK )
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	2102      	movs	r1, #2
 8001232:	4618      	mov	r0, r3
 8001234:	f00d fe22 	bl	800ee7c <HAL_RCC_ClockConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0xc6>
    {
        Error_Handler();
 800123e:	f000 f983 	bl	8001548 <Error_Handler>
    }
}
 8001242:	bf00      	nop
 8001244:	3750      	adds	r7, #80	@ 0x50
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40007000 	.word	0x40007000

08001254 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init( void )
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <MX_SPI2_Init+0x64>)
 800125a:	4a18      	ldr	r2, [pc, #96]	@ (80012bc <MX_SPI2_Init+0x68>)
 800125c:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 800125e:	4b16      	ldr	r3, [pc, #88]	@ (80012b8 <MX_SPI2_Init+0x64>)
 8001260:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001264:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001266:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <MX_SPI2_Init+0x64>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <MX_SPI2_Init+0x64>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001272:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <MX_SPI2_Init+0x64>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <MX_SPI2_Init+0x64>)
 800127a:	2200      	movs	r2, #0
 800127c:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 800127e:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <MX_SPI2_Init+0x64>)
 8001280:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001284:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001286:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <MX_SPI2_Init+0x64>)
 8001288:	2220      	movs	r2, #32
 800128a:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800128c:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <MX_SPI2_Init+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <MX_SPI2_Init+0x64>)
 8001294:	2200      	movs	r2, #0
 8001296:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001298:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <MX_SPI2_Init+0x64>)
 800129a:	2200      	movs	r2, #0
 800129c:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi2.Init.CRCPolynomial = 10;
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <MX_SPI2_Init+0x64>)
 80012a0:	220a      	movs	r2, #10
 80012a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    if( HAL_SPI_Init( &hspi2 ) != HAL_OK )
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_SPI2_Init+0x64>)
 80012a6:	f00e f809 	bl	800f2bc <HAL_SPI_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_SPI2_Init+0x60>
    {
        Error_Handler();
 80012b0:	f000 f94a 	bl	8001548 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200002a0 	.word	0x200002a0
 80012bc:	40003800 	.word	0x40003800

080012c0 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init( void )
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM1_Init 0 */

    /* USER CODE END TIM1_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80012d4:	463b      	mov	r3, r7
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM1_Init 1 */

    /* USER CODE END TIM1_Init 1 */
    htim1.Instance = TIM1;
 80012dc:	4b1f      	ldr	r3, [pc, #124]	@ (800135c <MX_TIM1_Init+0x9c>)
 80012de:	4a20      	ldr	r2, [pc, #128]	@ (8001360 <MX_TIM1_Init+0xa0>)
 80012e0:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 8399;
 80012e2:	4b1e      	ldr	r3, [pc, #120]	@ (800135c <MX_TIM1_Init+0x9c>)
 80012e4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80012e8:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	@ (800135c <MX_TIM1_Init+0x9c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 999;
 80012f0:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <MX_TIM1_Init+0x9c>)
 80012f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012f6:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f8:	4b18      	ldr	r3, [pc, #96]	@ (800135c <MX_TIM1_Init+0x9c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 80012fe:	4b17      	ldr	r3, [pc, #92]	@ (800135c <MX_TIM1_Init+0x9c>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001304:	4b15      	ldr	r3, [pc, #84]	@ (800135c <MX_TIM1_Init+0x9c>)
 8001306:	2280      	movs	r2, #128	@ 0x80
 8001308:	619a      	str	r2, [r3, #24]
    if( HAL_TIM_Base_Init( &htim1 ) != HAL_OK )
 800130a:	4814      	ldr	r0, [pc, #80]	@ (800135c <MX_TIM1_Init+0x9c>)
 800130c:	f00e ffa8 	bl	8010260 <HAL_TIM_Base_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM1_Init+0x5a>
    {
        Error_Handler();
 8001316:	f000 f917 	bl	8001548 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800131e:	60bb      	str	r3, [r7, #8]
    if( HAL_TIM_ConfigClockSource( &htim1, &sClockSourceConfig ) != HAL_OK )
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	4619      	mov	r1, r3
 8001326:	480d      	ldr	r0, [pc, #52]	@ (800135c <MX_TIM1_Init+0x9c>)
 8001328:	f00f f93c 	bl	80105a4 <HAL_TIM_ConfigClockSource>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM1_Init+0x76>
    {
        Error_Handler();
 8001332:	f000 f909 	bl	8001548 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	607b      	str	r3, [r7, #4]
    if( HAL_TIMEx_MasterConfigSynchronization( &htim1, &sMasterConfig ) != HAL_OK )
 800133e:	463b      	mov	r3, r7
 8001340:	4619      	mov	r1, r3
 8001342:	4806      	ldr	r0, [pc, #24]	@ (800135c <MX_TIM1_Init+0x9c>)
 8001344:	f00f fb3e 	bl	80109c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM1_Init+0x92>
    {
        Error_Handler();
 800134e:	f000 f8fb 	bl	8001548 <Error_Handler>
    }
    /* USER CODE BEGIN TIM1_Init 2 */

    /* USER CODE END TIM1_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200003b8 	.word	0x200003b8
 8001360:	40010000 	.word	0x40010000

08001364 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init( void )
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE( );
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <MX_DMA_Init+0x4c>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <MX_DMA_Init+0x4c>)
 8001374:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001378:	6313      	str	r3, [r2, #48]	@ 0x30
 800137a:	4b0d      	ldr	r3, [pc, #52]	@ (80013b0 <MX_DMA_Init+0x4c>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA1_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority( DMA1_Stream3_IRQn, 0, 0 );
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	200e      	movs	r0, #14
 800138c:	f00a ff8d 	bl	800c2aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ( DMA1_Stream3_IRQn );
 8001390:	200e      	movs	r0, #14
 8001392:	f00a ffa6 	bl	800c2e2 <HAL_NVIC_EnableIRQ>
    /* DMA1_Stream4_IRQn interrupt configuration */
    HAL_NVIC_SetPriority( DMA1_Stream4_IRQn, 0, 0 );
 8001396:	2200      	movs	r2, #0
 8001398:	2100      	movs	r1, #0
 800139a:	200f      	movs	r0, #15
 800139c:	f00a ff85 	bl	800c2aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ( DMA1_Stream4_IRQn );
 80013a0:	200f      	movs	r0, #15
 80013a2:	f00a ff9e 	bl	800c2e2 <HAL_NVIC_EnableIRQ>

}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init( void )
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */

    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE( );
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	4b26      	ldr	r3, [pc, #152]	@ (8001468 <MX_GPIO_Init+0xb4>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a25      	ldr	r2, [pc, #148]	@ (8001468 <MX_GPIO_Init+0xb4>)
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b23      	ldr	r3, [pc, #140]	@ (8001468 <MX_GPIO_Init+0xb4>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE( );
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001468 <MX_GPIO_Init+0xb4>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001468 <MX_GPIO_Init+0xb4>)
 80013f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001468 <MX_GPIO_Init+0xb4>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE( );
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <MX_GPIO_Init+0xb4>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	4a17      	ldr	r2, [pc, #92]	@ (8001468 <MX_GPIO_Init+0xb4>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6313      	str	r3, [r2, #48]	@ 0x30
 8001412:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <MX_GPIO_Init+0xb4>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE( );
 800141e:	2300      	movs	r3, #0
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <MX_GPIO_Init+0xb4>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a10      	ldr	r2, [pc, #64]	@ (8001468 <MX_GPIO_Init+0xb4>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <MX_GPIO_Init+0xb4>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin( SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET );
 800143a:	2201      	movs	r2, #1
 800143c:	2180      	movs	r1, #128	@ 0x80
 800143e:	480b      	ldr	r0, [pc, #44]	@ (800146c <MX_GPIO_Init+0xb8>)
 8001440:	f00b fd88 	bl	800cf54 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : SD_CS_Pin */
    GPIO_InitStruct.Pin = SD_CS_Pin;
 8001444:	2380      	movs	r3, #128	@ 0x80
 8001446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001450:	2302      	movs	r3, #2
 8001452:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init( SD_CS_GPIO_Port, &GPIO_InitStruct );
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4619      	mov	r1, r3
 800145a:	4804      	ldr	r0, [pc, #16]	@ (800146c <MX_GPIO_Init+0xb8>)
 800145c:	f00b fafa 	bl	800ca54 <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /* USER CODE END MX_GPIO_Init_2 */
}
 8001460:	bf00      	nop
 8001462:	3728      	adds	r7, #40	@ 0x28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40020800 	.word	0x40020800

08001470 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef * htim )
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
    static uint32_t prev = 0;
    if( htim->Instance == TIM1 )  // Check if the interrupt comes from TIM1
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a2c      	ldr	r2, [pc, #176]	@ (8001530 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d151      	bne.n	8001526 <HAL_TIM_PeriodElapsedCallback+0xb6>
    {
        // Your code to be executed every second
        if( count_data < AMOUNT_DATA )
 8001482:	4b2c      	ldr	r3, [pc, #176]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b1d      	cmp	r3, #29
 8001488:	d84a      	bhi.n	8001520 <HAL_TIM_PeriodElapsedCallback+0xb0>
        {
            if( IKS4A1_MOTION_SENSOR_GetAxes(
            IKS4A1_LSM6DSV16X_0,
                                              MOTION_ACCELERO, &sensor_data[count_data].acceleration ) != 0 )
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800148c:	681a      	ldr	r2, [r3, #0]
            if( IKS4A1_MOTION_SENSOR_GetAxes(
 800148e:	4613      	mov	r3, r2
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	1a9b      	subs	r3, r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4a28      	ldr	r2, [pc, #160]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001498:	4413      	add	r3, r2
 800149a:	3304      	adds	r3, #4
 800149c:	461a      	mov	r2, r3
 800149e:	2102      	movs	r1, #2
 80014a0:	2001      	movs	r0, #1
 80014a2:	f00a f899 	bl	800b5d8 <IKS4A1_MOTION_SENSOR_GetAxes>
            {
                // Handle error
            }
            if( IKS4A1_MOTION_SENSOR_GetAxes(
            IKS4A1_LSM6DSV16X_0,
                                              MOTION_GYRO, &sensor_data[count_data].angular_velocity ) != 0 )
 80014a6:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80014a8:	681a      	ldr	r2, [r3, #0]
            if( IKS4A1_MOTION_SENSOR_GetAxes(
 80014aa:	4613      	mov	r3, r2
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	1a9b      	subs	r3, r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	3310      	adds	r3, #16
 80014b4:	4a20      	ldr	r2, [pc, #128]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80014b6:	4413      	add	r3, r2
 80014b8:	461a      	mov	r2, r3
 80014ba:	2101      	movs	r1, #1
 80014bc:	2001      	movs	r0, #1
 80014be:	f00a f88b 	bl	800b5d8 <IKS4A1_MOTION_SENSOR_GetAxes>
            {
                // Handle error
            }
            uint32_t now = HAL_GetTick();
 80014c2:	f00a fde7 	bl	800c094 <HAL_GetTick>
 80014c6:	60f8      	str	r0, [r7, #12]
            sensor_data[count_data].timestamp = ( prev == 0 ) ? 0 : ( now - prev );
 80014c8:	4b1c      	ldr	r3, [pc, #112]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d004      	beq.n	80014da <HAL_TIM_PeriodElapsedCallback+0x6a>
 80014d0:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	68fa      	ldr	r2, [r7, #12]
 80014d6:	1ad2      	subs	r2, r2, r3
 80014d8:	e000      	b.n	80014dc <HAL_TIM_PeriodElapsedCallback+0x6c>
 80014da:	2200      	movs	r2, #0
 80014dc:	4b15      	ldr	r3, [pc, #84]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80014de:	6819      	ldr	r1, [r3, #0]
 80014e0:	4815      	ldr	r0, [pc, #84]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80014e2:	460b      	mov	r3, r1
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	1a5b      	subs	r3, r3, r1
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4403      	add	r3, r0
 80014ec:	601a      	str	r2, [r3, #0]
            printf( "Now: %lu, Prev: %lu, Delta: %lu\n", (unsigned long) now, (unsigned long) prev, (unsigned long) sensor_data[count_data].timestamp );
 80014ee:	4b13      	ldr	r3, [pc, #76]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80014f0:	6819      	ldr	r1, [r3, #0]
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4810      	ldr	r0, [pc, #64]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80014f8:	4613      	mov	r3, r2
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4403      	add	r3, r0
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	460a      	mov	r2, r1
 8001506:	68f9      	ldr	r1, [r7, #12]
 8001508:	480d      	ldr	r0, [pc, #52]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800150a:	f013 fb03 	bl	8014b14 <iprintf>
            prev = now;
 800150e:	4a0b      	ldr	r2, [pc, #44]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6013      	str	r3, [r2, #0]
            count_data++;
 8001514:	4b07      	ldr	r3, [pc, #28]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800151c:	6013      	str	r3, [r2, #0]
        else
        {
            data_ready = 1;           // avisa a thread principal
        }
    }
}
 800151e:	e002      	b.n	8001526 <HAL_TIM_PeriodElapsedCallback+0xb6>
            data_ready = 1;           // avisa a thread principal
 8001520:	4b08      	ldr	r3, [pc, #32]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40010000 	.word	0x40010000
 8001534:	2000074c 	.word	0x2000074c
 8001538:	20000400 	.word	0x20000400
 800153c:	20000750 	.word	0x20000750
 8001540:	08016ad8 	.word	0x08016ad8
 8001544:	20000748 	.word	0x20000748

08001548 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler( void )
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800154c:	b672      	cpsid	i
}
 800154e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while( 1 )
 8001550:	bf00      	nop
 8001552:	e7fd      	b.n	8001550 <Error_Handler+0x8>

08001554 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SD_disk_status+0x14>
        return STA_NOINIT;
 8001564:	2301      	movs	r3, #1
 8001566:	e000      	b.n	800156a <SD_disk_status+0x16>
    return 0;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8001586:	2301      	movs	r3, #1
 8001588:	e007      	b.n	800159a <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 800158a:	f000 fb51 	bl	8001c30 <SD_SPI_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	bf14      	ite	ne
 8001594:	2301      	movne	r3, #1
 8001596:	2300      	moveq	r3, #0
 8001598:	b2db      	uxtb	r3, r3
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
 80015ae:	603b      	str	r3, [r7, #0]
 80015b0:	4603      	mov	r3, r0
 80015b2:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d102      	bne.n	80015c0 <SD_disk_read+0x1c>
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d101      	bne.n	80015c4 <SD_disk_read+0x20>
        return RES_PARERR;
 80015c0:	2304      	movs	r3, #4
 80015c2:	e010      	b.n	80015e6 <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <SD_disk_read+0x4c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d101      	bne.n	80015d0 <SD_disk_read+0x2c>
 80015cc:	2303      	movs	r3, #3
 80015ce:	e00a      	b.n	80015e6 <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	68b8      	ldr	r0, [r7, #8]
 80015d6:	f000 fc1d 	bl	8001e14 <SD_ReadBlocks>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf14      	ite	ne
 80015e0:	2301      	movne	r3, #1
 80015e2:	2300      	moveq	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000995 	.word	0x20000995

080015f4 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	4603      	mov	r3, r0
 8001602:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d102      	bne.n	8001610 <SD_disk_write+0x1c>
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d101      	bne.n	8001614 <SD_disk_write+0x20>
 8001610:	2304      	movs	r3, #4
 8001612:	e010      	b.n	8001636 <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8001614:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <SD_disk_write+0x4c>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d101      	bne.n	8001620 <SD_disk_write+0x2c>
 800161c:	2303      	movs	r3, #3
 800161e:	e00a      	b.n	8001636 <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	68b8      	ldr	r0, [r7, #8]
 8001626:	f000 fcc9 	bl	8001fbc <SD_WriteBlocks>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	bf14      	ite	ne
 8001630:	2301      	movne	r3, #1
 8001632:	2300      	moveq	r3, #0
 8001634:	b2db      	uxtb	r3, r3
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000995 	.word	0x20000995

08001644 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	603a      	str	r2, [r7, #0]
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	460b      	mov	r3, r1
 8001652:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 800165a:	2304      	movs	r3, #4
 800165c:	e022      	b.n	80016a4 <SD_disk_ioctl+0x60>

    switch (cmd) {
 800165e:	79bb      	ldrb	r3, [r7, #6]
 8001660:	2b03      	cmp	r3, #3
 8001662:	d81e      	bhi.n	80016a2 <SD_disk_ioctl+0x5e>
 8001664:	a201      	add	r2, pc, #4	@ (adr r2, 800166c <SD_disk_ioctl+0x28>)
 8001666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166a:	bf00      	nop
 800166c:	0800167d 	.word	0x0800167d
 8001670:	0800168d 	.word	0x0800168d
 8001674:	08001681 	.word	0x08001681
 8001678:	08001699 	.word	0x08001699
    case CTRL_SYNC:
        return RES_OK;
 800167c:	2300      	movs	r3, #0
 800167e:	e011      	b.n	80016a4 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001686:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	e00b      	b.n	80016a4 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001692:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	e005      	b.n	80016a4 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	2201      	movs	r2, #1
 800169c:	601a      	str	r2, [r3, #0]
        return RES_OK;
 800169e:	2300      	movs	r3, #0
 80016a0:	e000      	b.n	80016a4 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 80016a2:	2304      	movs	r3, #4
    }
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <sd_get_space_kb>:
//		printf("Format failed: f_mkfs returned %d\r\n", res);
//	}
//		return res;
//}

int sd_get_space_kb(void) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af00      	add	r7, sp, #0
	FATFS *pfs;
	DWORD fre_clust, tot_sect, fre_sect, total_kb, free_kb;
	FRESULT res = f_getfree(sd_path, &fre_clust, &pfs);
 80016b6:	f107 0208 	add.w	r2, r7, #8
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	4619      	mov	r1, r3
 80016be:	4814      	ldr	r0, [pc, #80]	@ (8001710 <sd_get_space_kb+0x60>)
 80016c0:	f012 feb8 	bl	8014434 <f_getfree>
 80016c4:	4603      	mov	r3, r0
 80016c6:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 80016c8:	7ffb      	ldrb	r3, [r7, #31]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <sd_get_space_kb+0x22>
 80016ce:	7ffb      	ldrb	r3, [r7, #31]
 80016d0:	e01a      	b.n	8001708 <sd_get_space_kb+0x58>

	tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	3b02      	subs	r3, #2
 80016d8:	68ba      	ldr	r2, [r7, #8]
 80016da:	8952      	ldrh	r2, [r2, #10]
 80016dc:	fb02 f303 	mul.w	r3, r2, r3
 80016e0:	61bb      	str	r3, [r7, #24]
	fre_sect = fre_clust * pfs->csize;
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	895b      	ldrh	r3, [r3, #10]
 80016e6:	461a      	mov	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	fb02 f303 	mul.w	r3, r2, r3
 80016ee:	617b      	str	r3, [r7, #20]
	total_kb = tot_sect / 2;
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	085b      	lsrs	r3, r3, #1
 80016f4:	613b      	str	r3, [r7, #16]
	free_kb = fre_sect / 2;
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	085b      	lsrs	r3, r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
	printf("💾 Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	6939      	ldr	r1, [r7, #16]
 8001700:	4804      	ldr	r0, [pc, #16]	@ (8001714 <sd_get_space_kb+0x64>)
 8001702:	f013 fa07 	bl	8014b14 <iprintf>
	return FR_OK;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3720      	adds	r7, #32
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000754 	.word	0x20000754
 8001714:	08016afc 	.word	0x08016afc

08001718 <sd_mount>:

int sd_mount(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
	FRESULT res;
	extern uint8_t sd_is_sdhc(void);

	printf("Linking SD driver...\r\n");
 800171e:	4829      	ldr	r0, [pc, #164]	@ (80017c4 <sd_mount+0xac>)
 8001720:	f013 fa60 	bl	8014be4 <puts>
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 8001724:	4928      	ldr	r1, [pc, #160]	@ (80017c8 <sd_mount+0xb0>)
 8001726:	4829      	ldr	r0, [pc, #164]	@ (80017cc <sd_mount+0xb4>)
 8001728:	f012 ff86 	bl	8014638 <FATFS_LinkDriver>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d004      	beq.n	800173c <sd_mount+0x24>
		printf("FATFS_LinkDriver failed\n");
 8001732:	4827      	ldr	r0, [pc, #156]	@ (80017d0 <sd_mount+0xb8>)
 8001734:	f013 fa56 	bl	8014be4 <puts>
		return FR_DISK_ERR;
 8001738:	2301      	movs	r3, #1
 800173a:	e03f      	b.n	80017bc <sd_mount+0xa4>
	}

	printf("Initializing disk...\r\n");
 800173c:	4825      	ldr	r0, [pc, #148]	@ (80017d4 <sd_mount+0xbc>)
 800173e:	f013 fa51 	bl	8014be4 <puts>
	DSTATUS stat = disk_initialize(0);
 8001742:	2000      	movs	r0, #0
 8001744:	f00f ff3e 	bl	80115c4 <disk_initialize>
 8001748:	4603      	mov	r3, r0
 800174a:	71fb      	strb	r3, [r7, #7]
	if (stat != 0) {
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d00c      	beq.n	800176c <sd_mount+0x54>
		printf("disk_initialize failed: 0x%02X\n", stat);
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	4619      	mov	r1, r3
 8001756:	4820      	ldr	r0, [pc, #128]	@ (80017d8 <sd_mount+0xc0>)
 8001758:	f013 f9dc 	bl	8014b14 <iprintf>
		printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
 800175c:	481f      	ldr	r0, [pc, #124]	@ (80017dc <sd_mount+0xc4>)
 800175e:	f013 fa41 	bl	8014be4 <puts>
		printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
 8001762:	481f      	ldr	r0, [pc, #124]	@ (80017e0 <sd_mount+0xc8>)
 8001764:	f013 fa3e 	bl	8014be4 <puts>
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8001768:	2303      	movs	r3, #3
 800176a:	e027      	b.n	80017bc <sd_mount+0xa4>
	}

	printf("Attempting mount at %s...\r\n", sd_path);
 800176c:	4916      	ldr	r1, [pc, #88]	@ (80017c8 <sd_mount+0xb0>)
 800176e:	481d      	ldr	r0, [pc, #116]	@ (80017e4 <sd_mount+0xcc>)
 8001770:	f013 f9d0 	bl	8014b14 <iprintf>
	res = f_mount(&fs, sd_path, 1);
 8001774:	2201      	movs	r2, #1
 8001776:	4914      	ldr	r1, [pc, #80]	@ (80017c8 <sd_mount+0xb0>)
 8001778:	481b      	ldr	r0, [pc, #108]	@ (80017e8 <sd_mount+0xd0>)
 800177a:	f012 f825 	bl	80137c8 <f_mount>
 800177e:	4603      	mov	r3, r0
 8001780:	71bb      	strb	r3, [r7, #6]
	if (res == FR_OK)
 8001782:	79bb      	ldrb	r3, [r7, #6]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d113      	bne.n	80017b0 <sd_mount+0x98>
	{
		printf("SD card mounted successfully at %s\r\n", sd_path);
 8001788:	490f      	ldr	r1, [pc, #60]	@ (80017c8 <sd_mount+0xb0>)
 800178a:	4818      	ldr	r0, [pc, #96]	@ (80017ec <sd_mount+0xd4>)
 800178c:	f013 f9c2 	bl	8014b14 <iprintf>
		printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");
 8001790:	f000 fa42 	bl	8001c18 <sd_is_sdhc>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <sd_mount+0x86>
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <sd_mount+0xd8>)
 800179c:	e000      	b.n	80017a0 <sd_mount+0x88>
 800179e:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <sd_mount+0xdc>)
 80017a0:	4619      	mov	r1, r3
 80017a2:	4815      	ldr	r0, [pc, #84]	@ (80017f8 <sd_mount+0xe0>)
 80017a4:	f013 f9b6 	bl	8014b14 <iprintf>

		// Capacity and free space reporting
		sd_get_space_kb();
 80017a8:	f7ff ff82 	bl	80016b0 <sd_get_space_kb>
		return FR_OK;
 80017ac:	2300      	movs	r3, #0
 80017ae:	e005      	b.n	80017bc <sd_mount+0xa4>
//		}
//		return res;
//	}

	// Any other mount error
	printf("Mount failed with code: %d\r\n", res);
 80017b0:	79bb      	ldrb	r3, [r7, #6]
 80017b2:	4619      	mov	r1, r3
 80017b4:	4811      	ldr	r0, [pc, #68]	@ (80017fc <sd_mount+0xe4>)
 80017b6:	f013 f9ad 	bl	8014b14 <iprintf>
	return res;
 80017ba:	79bb      	ldrb	r3, [r7, #6]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	08016b20 	.word	0x08016b20
 80017c8:	20000754 	.word	0x20000754
 80017cc:	08017390 	.word	0x08017390
 80017d0:	08016b38 	.word	0x08016b38
 80017d4:	08016b50 	.word	0x08016b50
 80017d8:	08016b68 	.word	0x08016b68
 80017dc:	08016b88 	.word	0x08016b88
 80017e0:	08016bc0 	.word	0x08016bc0
 80017e4:	08016c78 	.word	0x08016c78
 80017e8:	20000758 	.word	0x20000758
 80017ec:	08016c94 	.word	0x08016c94
 80017f0:	08016cbc 	.word	0x08016cbc
 80017f4:	08016cc8 	.word	0x08016cc8
 80017f8:	08016cd0 	.word	0x08016cd0
 80017fc:	08016ce0 	.word	0x08016ce0

08001800 <sd_unmount>:


int sd_unmount(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(NULL, sd_path, 1);
 8001806:	2201      	movs	r2, #1
 8001808:	490a      	ldr	r1, [pc, #40]	@ (8001834 <sd_unmount+0x34>)
 800180a:	2000      	movs	r0, #0
 800180c:	f011 ffdc 	bl	80137c8 <f_mount>
 8001810:	4603      	mov	r3, r0
 8001812:	71fb      	strb	r3, [r7, #7]
	printf("SD card unmounted: %s\r\n", (res == FR_OK) ? "OK" : "Failed");
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <sd_unmount+0x1e>
 800181a:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <sd_unmount+0x38>)
 800181c:	e000      	b.n	8001820 <sd_unmount+0x20>
 800181e:	4b07      	ldr	r3, [pc, #28]	@ (800183c <sd_unmount+0x3c>)
 8001820:	4619      	mov	r1, r3
 8001822:	4807      	ldr	r0, [pc, #28]	@ (8001840 <sd_unmount+0x40>)
 8001824:	f013 f976 	bl	8014b14 <iprintf>
	return res;
 8001828:	79fb      	ldrb	r3, [r7, #7]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000754 	.word	0x20000754
 8001838:	08016d00 	.word	0x08016d00
 800183c:	08016d04 	.word	0x08016d04
 8001840:	08016d0c 	.word	0x08016d0c

08001844 <sd_write_file>:

int sd_write_file(const char *filename, const char *text) {
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 800184a:	af00      	add	r7, sp, #0
 800184c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001850:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001854:	6018      	str	r0, [r3, #0]
 8001856:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800185a:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800185e:	6019      	str	r1, [r3, #0]
	FIL file;
	UINT bw;
	FRESULT res = f_open(&file, filename, FA_CREATE_ALWAYS | FA_WRITE);
 8001860:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001864:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001868:	f107 000c 	add.w	r0, r7, #12
 800186c:	220a      	movs	r2, #10
 800186e:	6819      	ldr	r1, [r3, #0]
 8001870:	f011 fff0 	bl	8013854 <f_open>
 8001874:	4603      	mov	r3, r0
 8001876:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (res != FR_OK) return res;
 800187a:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800187e:	2b00      	cmp	r3, #0
 8001880:	d002      	beq.n	8001888 <sd_write_file+0x44>
 8001882:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001886:	e03e      	b.n	8001906 <sd_write_file+0xc2>

	res = f_write(&file, text, strlen(text), &bw);
 8001888:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800188c:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	f7fe fca5 	bl	80001e0 <strlen>
 8001896:	4604      	mov	r4, r0
 8001898:	f107 0308 	add.w	r3, r7, #8
 800189c:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80018a0:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 80018a4:	f107 000c 	add.w	r0, r7, #12
 80018a8:	4622      	mov	r2, r4
 80018aa:	6809      	ldr	r1, [r1, #0]
 80018ac:	f012 f99c 	bl	8013be8 <f_write>
 80018b0:	4603      	mov	r3, r0
 80018b2:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	f_close(&file);
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	4618      	mov	r0, r3
 80018bc:	f012 fb87 	bl	8013fce <f_close>
	printf("Write %u bytes to %s\r\n", bw, filename);
 80018c0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80018c4:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80018c8:	6819      	ldr	r1, [r3, #0]
 80018ca:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80018ce:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	480e      	ldr	r0, [pc, #56]	@ (8001910 <sd_write_file+0xcc>)
 80018d6:	f013 f91d 	bl	8014b14 <iprintf>
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
 80018da:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10e      	bne.n	8001900 <sd_write_file+0xbc>
 80018e2:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80018e6:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80018ea:	6818      	ldr	r0, [r3, #0]
 80018ec:	f7fe fc78 	bl	80001e0 <strlen>
 80018f0:	4602      	mov	r2, r0
 80018f2:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80018f6:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d001      	beq.n	8001904 <sd_write_file+0xc0>
 8001900:	2301      	movs	r3, #1
 8001902:	e000      	b.n	8001906 <sd_write_file+0xc2>
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}
 8001910:	08016d24 	.word	0x08016d24

08001914 <sd_append_file>:

int sd_append_file(const char *filename, const char *text) {
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 800191a:	af00      	add	r7, sp, #0
 800191c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001920:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001924:	6018      	str	r0, [r3, #0]
 8001926:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800192a:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800192e:	6019      	str	r1, [r3, #0]
	FIL file;
	UINT bw;
	FRESULT res = f_open(&file, filename, FA_OPEN_ALWAYS | FA_WRITE);
 8001930:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001934:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001938:	f107 000c 	add.w	r0, r7, #12
 800193c:	2212      	movs	r2, #18
 800193e:	6819      	ldr	r1, [r3, #0]
 8001940:	f011 ff88 	bl	8013854 <f_open>
 8001944:	4603      	mov	r3, r0
 8001946:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (res != FR_OK) return res;
 800194a:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800194e:	2b00      	cmp	r3, #0
 8001950:	d002      	beq.n	8001958 <sd_append_file+0x44>
 8001952:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001956:	e058      	b.n	8001a0a <sd_append_file+0xf6>

	res = f_lseek(&file, f_size(&file));
 8001958:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800195c:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	f107 030c 	add.w	r3, r7, #12
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f012 fb5a 	bl	8014022 <f_lseek>
 800196e:	4603      	mov	r3, r0
 8001970:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	if (res != FR_OK) {
 8001974:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001978:	2b00      	cmp	r3, #0
 800197a:	d007      	beq.n	800198c <sd_append_file+0x78>
		f_close(&file);
 800197c:	f107 030c 	add.w	r3, r7, #12
 8001980:	4618      	mov	r0, r3
 8001982:	f012 fb24 	bl	8013fce <f_close>
		return res;
 8001986:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800198a:	e03e      	b.n	8001a0a <sd_append_file+0xf6>
	}

	res = f_write(&file, text, strlen(text), &bw);
 800198c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001990:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	f7fe fc23 	bl	80001e0 <strlen>
 800199a:	4604      	mov	r4, r0
 800199c:	f107 0308 	add.w	r3, r7, #8
 80019a0:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80019a4:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 80019a8:	f107 000c 	add.w	r0, r7, #12
 80019ac:	4622      	mov	r2, r4
 80019ae:	6809      	ldr	r1, [r1, #0]
 80019b0:	f012 f91a 	bl	8013be8 <f_write>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	f_close(&file);
 80019ba:	f107 030c 	add.w	r3, r7, #12
 80019be:	4618      	mov	r0, r3
 80019c0:	f012 fb05 	bl	8013fce <f_close>
	printf("Appended %u bytes to %s\r\n", bw, filename);
 80019c4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80019c8:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80019cc:	6819      	ldr	r1, [r3, #0]
 80019ce:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80019d2:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	480e      	ldr	r0, [pc, #56]	@ (8001a14 <sd_append_file+0x100>)
 80019da:	f013 f89b 	bl	8014b14 <iprintf>
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
 80019de:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10e      	bne.n	8001a04 <sd_append_file+0xf0>
 80019e6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80019ea:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80019ee:	6818      	ldr	r0, [r3, #0]
 80019f0:	f7fe fbf6 	bl	80001e0 <strlen>
 80019f4:	4602      	mov	r2, r0
 80019f6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80019fa:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d001      	beq.n	8001a08 <sd_append_file+0xf4>
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <sd_append_file+0xf6>
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd90      	pop	{r4, r7, pc}
 8001a14:	08016d3c 	.word	0x08016d3c

08001a18 <HAL_SPI_TxCpltCallback>:

#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	if (hspi == &SD_SPI_HANDLE) dma_tx_done = 1;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a06      	ldr	r2, [pc, #24]	@ (8001a3c <HAL_SPI_TxCpltCallback+0x24>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d102      	bne.n	8001a2e <HAL_SPI_TxCpltCallback+0x16>
 8001a28:	4b05      	ldr	r3, [pc, #20]	@ (8001a40 <HAL_SPI_TxCpltCallback+0x28>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	601a      	str	r2, [r3, #0]
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	200002a0 	.word	0x200002a0
 8001a40:	2000098c 	.word	0x2000098c

08001a44 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi2) dma_rx_done = 1;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a06      	ldr	r2, [pc, #24]	@ (8001a68 <HAL_SPI_TxRxCpltCallback+0x24>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d102      	bne.n	8001a5a <HAL_SPI_TxRxCpltCallback+0x16>
 8001a54:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <HAL_SPI_TxRxCpltCallback+0x28>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	601a      	str	r2, [r3, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	200002a0 	.word	0x200002a0
 8001a6c:	20000990 	.word	0x20000990

08001a70 <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8001a7a:	1df9      	adds	r1, r7, #7
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	2201      	movs	r2, #1
 8001a82:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <SD_TransmitByte+0x20>)
 8001a84:	f00d fca3 	bl	800f3ce <HAL_SPI_Transmit>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	200002a0 	.word	0x200002a0

08001a94 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 8001a9a:	23ff      	movs	r3, #255	@ 0xff
 8001a9c:	71fb      	strb	r3, [r7, #7]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 8001aa2:	1dba      	adds	r2, r7, #6
 8001aa4:	1df9      	adds	r1, r7, #7
 8001aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2301      	movs	r3, #1
 8001aae:	4804      	ldr	r0, [pc, #16]	@ (8001ac0 <SD_ReceiveByte+0x2c>)
 8001ab0:	f00d fdd1 	bl	800f656 <HAL_SPI_TransmitReceive>
    return data;
 8001ab4:	79bb      	ldrb	r3, [r7, #6]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200002a0 	.word	0x200002a0

08001ac4 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <SD_TransmitBuffer+0x34>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 8001ad6:	887b      	ldrh	r3, [r7, #2]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	4807      	ldr	r0, [pc, #28]	@ (8001afc <SD_TransmitBuffer+0x38>)
 8001ade:	f00d ff63 	bl	800f9a8 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done);
 8001ae2:	bf00      	nop
 8001ae4:	4b04      	ldr	r3, [pc, #16]	@ (8001af8 <SD_TransmitBuffer+0x34>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0fb      	beq.n	8001ae4 <SD_TransmitBuffer+0x20>
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	2000098c 	.word	0x2000098c
 8001afc:	200002a0 	.word	0x200002a0

08001b00 <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	807b      	strh	r3, [r7, #2]
#if USE_DMA
	static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	e007      	b.n	8001b22 <SD_ReceiveBuffer+0x22>
 8001b12:	4a0f      	ldr	r2, [pc, #60]	@ (8001b50 <SD_ReceiveBuffer+0x50>)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4413      	add	r3, r2
 8001b18:	22ff      	movs	r2, #255	@ 0xff
 8001b1a:	701a      	strb	r2, [r3, #0]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	887b      	ldrh	r3, [r7, #2]
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	dbf3      	blt.n	8001b12 <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 8001b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b54 <SD_ReceiveBuffer+0x54>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi2, tx_dummy, buffer, len);
 8001b30:	887b      	ldrh	r3, [r7, #2]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	4906      	ldr	r1, [pc, #24]	@ (8001b50 <SD_ReceiveBuffer+0x50>)
 8001b36:	4808      	ldr	r0, [pc, #32]	@ (8001b58 <SD_ReceiveBuffer+0x58>)
 8001b38:	f00d ffe8 	bl	800fb0c <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done);
 8001b3c:	bf00      	nop
 8001b3e:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <SD_ReceiveBuffer+0x54>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0fb      	beq.n	8001b3e <SD_ReceiveBuffer+0x3e>
#else
    for (uint16_t i = 0; i < len; i++) {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 8001b46:	bf00      	nop
 8001b48:	bf00      	nop
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000998 	.word	0x20000998
 8001b54:	20000990 	.word	0x20000990
 8001b58:	200002a0 	.word	0x200002a0

08001b5c <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8001b62:	f00a fa97 	bl	800c094 <HAL_GetTick>
 8001b66:	4603      	mov	r3, r0
 8001b68:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001b6c:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 8001b6e:	f7ff ff91 	bl	8001a94 <SD_ReceiveByte>
 8001b72:	4603      	mov	r3, r0
 8001b74:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8001b76:	78fb      	ldrb	r3, [r7, #3]
 8001b78:	2bff      	cmp	r3, #255	@ 0xff
 8001b7a:	d101      	bne.n	8001b80 <SD_WaitReady+0x24>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	e006      	b.n	8001b8e <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8001b80:	f00a fa88 	bl	800c094 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d8f0      	bhi.n	8001b6e <SD_WaitReady+0x12>
    return SD_ERROR;
 8001b8c:	2301      	movs	r3, #1
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b084      	sub	sp, #16
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	6039      	str	r1, [r7, #0]
 8001ba0:	71fb      	strb	r3, [r7, #7]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8001ba6:	23ff      	movs	r3, #255	@ 0xff
 8001ba8:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8001baa:	f7ff ffd7 	bl	8001b5c <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff ff5a 	bl	8001a70 <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	0e1b      	lsrs	r3, r3, #24
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff ff54 	bl	8001a70 <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	0c1b      	lsrs	r3, r3, #16
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff4e 	bl	8001a70 <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	0a1b      	lsrs	r3, r3, #8
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff ff48 	bl	8001a70 <SD_TransmitByte>
    SD_TransmitByte(arg);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff43 	bl	8001a70 <SD_TransmitByte>
    SD_TransmitByte(crc);
 8001bea:	79bb      	ldrb	r3, [r7, #6]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff3f 	bl	8001a70 <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 8001bf2:	f7ff ff4f 	bl	8001a94 <SD_ReceiveByte>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 8001bfa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	da05      	bge.n	8001c0e <SD_SendCommand+0x78>
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	3b01      	subs	r3, #1
 8001c06:	73fb      	strb	r3, [r7, #15]
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1f1      	bne.n	8001bf2 <SD_SendCommand+0x5c>

    return response;
 8001c0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <sd_is_sdhc>:

static uint8_t sdhc = 0;
uint8_t sd_is_sdhc(void) {
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
    return sdhc;
 8001c1c:	4b03      	ldr	r3, [pc, #12]	@ (8001c2c <sd_is_sdhc+0x14>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000994 	.word	0x20000994

08001c30 <SD_SPI_Init>:
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8001c36:	2201      	movs	r2, #1
 8001c38:	2180      	movs	r1, #128	@ 0x80
 8001c3a:	4873      	ldr	r0, [pc, #460]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001c3c:	f00b f98a 	bl	800cf54 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 8001c40:	2300      	movs	r3, #0
 8001c42:	73fb      	strb	r3, [r7, #15]
 8001c44:	e005      	b.n	8001c52 <SD_SPI_Init+0x22>
 8001c46:	20ff      	movs	r0, #255	@ 0xff
 8001c48:	f7ff ff12 	bl	8001a70 <SD_TransmitByte>
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	73fb      	strb	r3, [r7, #15]
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	2b09      	cmp	r3, #9
 8001c56:	d9f6      	bls.n	8001c46 <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2180      	movs	r1, #128	@ 0x80
 8001c5c:	486a      	ldr	r0, [pc, #424]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001c5e:	f00b f979 	bl	800cf54 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8001c62:	2295      	movs	r2, #149	@ 0x95
 8001c64:	2100      	movs	r1, #0
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff ff95 	bl	8001b96 <SD_SendCommand>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8001c70:	2201      	movs	r2, #1
 8001c72:	2180      	movs	r1, #128	@ 0x80
 8001c74:	4864      	ldr	r0, [pc, #400]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001c76:	f00b f96d 	bl	800cf54 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001c7a:	20ff      	movs	r0, #255	@ 0xff
 8001c7c:	f7ff fef8 	bl	8001a70 <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8001c80:	7bbb      	ldrb	r3, [r7, #14]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d001      	beq.n	8001c8a <SD_SPI_Init+0x5a>
 8001c86:	2301      	movs	r3, #1
 8001c88:	e0ba      	b.n	8001e00 <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2180      	movs	r1, #128	@ 0x80
 8001c8e:	485e      	ldr	r0, [pc, #376]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001c90:	f00b f960 	bl	800cf54 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8001c94:	2287      	movs	r2, #135	@ 0x87
 8001c96:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001c9a:	2008      	movs	r0, #8
 8001c9c:	f7ff ff7b 	bl	8001b96 <SD_SendCommand>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	e00c      	b.n	8001cc4 <SD_SPI_Init+0x94>
 8001caa:	7bfc      	ldrb	r4, [r7, #15]
 8001cac:	f7ff fef2 	bl	8001a94 <SD_ReceiveByte>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f104 0310 	add.w	r3, r4, #16
 8001cb8:	443b      	add	r3, r7
 8001cba:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	73fb      	strb	r3, [r7, #15]
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d9ef      	bls.n	8001caa <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 8001cca:	2201      	movs	r2, #1
 8001ccc:	2180      	movs	r1, #128	@ 0x80
 8001cce:	484e      	ldr	r0, [pc, #312]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001cd0:	f00b f940 	bl	800cf54 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001cd4:	20ff      	movs	r0, #255	@ 0xff
 8001cd6:	f7ff fecb 	bl	8001a70 <SD_TransmitByte>

    sdhc = 0;
 8001cda:	4b4c      	ldr	r3, [pc, #304]	@ (8001e0c <SD_SPI_Init+0x1dc>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 8001ce0:	f00a f9d8 	bl	800c094 <HAL_GetTick>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001cea:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001cec:	7bbb      	ldrb	r3, [r7, #14]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d15a      	bne.n	8001da8 <SD_SPI_Init+0x178>
 8001cf2:	79bb      	ldrb	r3, [r7, #6]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d157      	bne.n	8001da8 <SD_SPI_Init+0x178>
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	2baa      	cmp	r3, #170	@ 0xaa
 8001cfc:	d154      	bne.n	8001da8 <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 8001cfe:	2200      	movs	r2, #0
 8001d00:	2180      	movs	r1, #128	@ 0x80
 8001d02:	4841      	ldr	r0, [pc, #260]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001d04:	f00b f926 	bl	800cf54 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8001d08:	22ff      	movs	r2, #255	@ 0xff
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	2037      	movs	r0, #55	@ 0x37
 8001d0e:	f7ff ff42 	bl	8001b96 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 8001d12:	22ff      	movs	r2, #255	@ 0xff
 8001d14:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d18:	2029      	movs	r0, #41	@ 0x29
 8001d1a:	f7ff ff3c 	bl	8001b96 <SD_SendCommand>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8001d22:	2201      	movs	r2, #1
 8001d24:	2180      	movs	r1, #128	@ 0x80
 8001d26:	4838      	ldr	r0, [pc, #224]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001d28:	f00b f914 	bl	800cf54 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8001d2c:	20ff      	movs	r0, #255	@ 0xff
 8001d2e:	f7ff fe9f 	bl	8001a70 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8001d32:	7bbb      	ldrb	r3, [r7, #14]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <SD_SPI_Init+0x114>
 8001d38:	f00a f9ac 	bl	800c094 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d8dc      	bhi.n	8001cfe <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 8001d44:	7bbb      	ldrb	r3, [r7, #14]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <SD_SPI_Init+0x11e>
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e058      	b.n	8001e00 <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2180      	movs	r1, #128	@ 0x80
 8001d52:	482d      	ldr	r0, [pc, #180]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001d54:	f00b f8fe 	bl	800cf54 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8001d58:	22ff      	movs	r2, #255	@ 0xff
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	203a      	movs	r0, #58	@ 0x3a
 8001d5e:	f7ff ff1a 	bl	8001b96 <SD_SendCommand>
 8001d62:	4603      	mov	r3, r0
 8001d64:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 8001d66:	2300      	movs	r3, #0
 8001d68:	73fb      	strb	r3, [r7, #15]
 8001d6a:	e00c      	b.n	8001d86 <SD_SPI_Init+0x156>
 8001d6c:	7bfc      	ldrb	r4, [r7, #15]
 8001d6e:	f7ff fe91 	bl	8001a94 <SD_ReceiveByte>
 8001d72:	4603      	mov	r3, r0
 8001d74:	461a      	mov	r2, r3
 8001d76:	f104 0310 	add.w	r3, r4, #16
 8001d7a:	443b      	add	r3, r7
 8001d7c:	f803 2c10 	strb.w	r2, [r3, #-16]
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	3301      	adds	r3, #1
 8001d84:	73fb      	strb	r3, [r7, #15]
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d9ef      	bls.n	8001d6c <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	2180      	movs	r1, #128	@ 0x80
 8001d90:	481d      	ldr	r0, [pc, #116]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001d92:	f00b f8df 	bl	800cf54 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 8001d96:	783b      	ldrb	r3, [r7, #0]
 8001d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d02a      	beq.n	8001df6 <SD_SPI_Init+0x1c6>
 8001da0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <SD_SPI_Init+0x1dc>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001da6:	e026      	b.n	8001df6 <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 8001da8:	2200      	movs	r2, #0
 8001daa:	2180      	movs	r1, #128	@ 0x80
 8001dac:	4816      	ldr	r0, [pc, #88]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001dae:	f00b f8d1 	bl	800cf54 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8001db2:	22ff      	movs	r2, #255	@ 0xff
 8001db4:	2100      	movs	r1, #0
 8001db6:	2037      	movs	r0, #55	@ 0x37
 8001db8:	f7ff feed 	bl	8001b96 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 8001dbc:	22ff      	movs	r2, #255	@ 0xff
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	2029      	movs	r0, #41	@ 0x29
 8001dc2:	f7ff fee8 	bl	8001b96 <SD_SendCommand>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8001dca:	2201      	movs	r2, #1
 8001dcc:	2180      	movs	r1, #128	@ 0x80
 8001dce:	480e      	ldr	r0, [pc, #56]	@ (8001e08 <SD_SPI_Init+0x1d8>)
 8001dd0:	f00b f8c0 	bl	800cf54 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8001dd4:	20ff      	movs	r0, #255	@ 0xff
 8001dd6:	f7ff fe4b 	bl	8001a70 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8001dda:	7bbb      	ldrb	r3, [r7, #14]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <SD_SPI_Init+0x1bc>
 8001de0:	f00a f958 	bl	800c094 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d8dd      	bhi.n	8001da8 <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 8001dec:	7bbb      	ldrb	r3, [r7, #14]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d002      	beq.n	8001df8 <SD_SPI_Init+0x1c8>
 8001df2:	2301      	movs	r3, #1
 8001df4:	e004      	b.n	8001e00 <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001df6:	bf00      	nop
    }

    card_initialized = 1;
 8001df8:	4b05      	ldr	r3, [pc, #20]	@ (8001e10 <SD_SPI_Init+0x1e0>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd90      	pop	{r4, r7, pc}
 8001e08:	40020800 	.word	0x40020800
 8001e0c:	20000994 	.word	0x20000994
 8001e10:	20000995 	.word	0x20000995

08001e14 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <SD_ReadBlocks+0x16>
 8001e26:	2301      	movs	r3, #1
 8001e28:	e054      	b.n	8001ed4 <SD_ReadBlocks+0xc0>

    if (count == 1) {
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d14b      	bne.n	8001ec8 <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 8001e30:	4b2a      	ldr	r3, [pc, #168]	@ (8001edc <SD_ReadBlocks+0xc8>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d102      	bne.n	8001e3e <SD_ReadBlocks+0x2a>
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	025b      	lsls	r3, r3, #9
 8001e3c:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2180      	movs	r1, #128	@ 0x80
 8001e42:	4827      	ldr	r0, [pc, #156]	@ (8001ee0 <SD_ReadBlocks+0xcc>)
 8001e44:	f00b f886 	bl	800cf54 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 8001e48:	22ff      	movs	r2, #255	@ 0xff
 8001e4a:	68b9      	ldr	r1, [r7, #8]
 8001e4c:	2011      	movs	r0, #17
 8001e4e:	f7ff fea2 	bl	8001b96 <SD_SendCommand>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d006      	beq.n	8001e66 <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 8001e58:	2201      	movs	r2, #1
 8001e5a:	2180      	movs	r1, #128	@ 0x80
 8001e5c:	4820      	ldr	r0, [pc, #128]	@ (8001ee0 <SD_ReadBlocks+0xcc>)
 8001e5e:	f00b f879 	bl	800cf54 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e036      	b.n	8001ed4 <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001e66:	f00a f915 	bl	800c094 <HAL_GetTick>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	33c8      	adds	r3, #200	@ 0xc8
 8001e6e:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8001e70:	f7ff fe10 	bl	8001a94 <SD_ReceiveByte>
 8001e74:	4603      	mov	r3, r0
 8001e76:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001e78:	7cfb      	ldrb	r3, [r7, #19]
 8001e7a:	2bfe      	cmp	r3, #254	@ 0xfe
 8001e7c:	d006      	beq.n	8001e8c <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 8001e7e:	f00a f909 	bl	800c094 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d8f2      	bhi.n	8001e70 <SD_ReadBlocks+0x5c>
 8001e8a:	e000      	b.n	8001e8e <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 8001e8c:	bf00      	nop
        if (token != 0xFE) {
 8001e8e:	7cfb      	ldrb	r3, [r7, #19]
 8001e90:	2bfe      	cmp	r3, #254	@ 0xfe
 8001e92:	d006      	beq.n	8001ea2 <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 8001e94:	2201      	movs	r2, #1
 8001e96:	2180      	movs	r1, #128	@ 0x80
 8001e98:	4811      	ldr	r0, [pc, #68]	@ (8001ee0 <SD_ReadBlocks+0xcc>)
 8001e9a:	f00b f85b 	bl	800cf54 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e018      	b.n	8001ed4 <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 8001ea2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f7ff fe2a 	bl	8001b00 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 8001eac:	f7ff fdf2 	bl	8001a94 <SD_ReceiveByte>
        SD_ReceiveByte();
 8001eb0:	f7ff fdf0 	bl	8001a94 <SD_ReceiveByte>
        SD_CS_HIGH();
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	2180      	movs	r1, #128	@ 0x80
 8001eb8:	4809      	ldr	r0, [pc, #36]	@ (8001ee0 <SD_ReadBlocks+0xcc>)
 8001eba:	f00b f84b 	bl	800cf54 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8001ebe:	20ff      	movs	r0, #255	@ 0xff
 8001ec0:	f7ff fdd6 	bl	8001a70 <SD_TransmitByte>
        return SD_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e005      	b.n	8001ed4 <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	68b9      	ldr	r1, [r7, #8]
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f000 f809 	bl	8001ee4 <SD_ReadMultiBlocks>
 8001ed2:	4603      	mov	r3, r0
    }
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000994 	.word	0x20000994
 8001ee0:	40020800 	.word	0x40020800

08001ee4 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <SD_ReadMultiBlocks+0x16>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e058      	b.n	8001fac <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 8001efa:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb4 <SD_ReadMultiBlocks+0xd0>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d102      	bne.n	8001f08 <SD_ReadMultiBlocks+0x24>
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	025b      	lsls	r3, r3, #9
 8001f06:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2180      	movs	r1, #128	@ 0x80
 8001f0c:	482a      	ldr	r0, [pc, #168]	@ (8001fb8 <SD_ReadMultiBlocks+0xd4>)
 8001f0e:	f00b f821 	bl	800cf54 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8001f12:	22ff      	movs	r2, #255	@ 0xff
 8001f14:	68b9      	ldr	r1, [r7, #8]
 8001f16:	2012      	movs	r0, #18
 8001f18:	f7ff fe3d 	bl	8001b96 <SD_SendCommand>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d031      	beq.n	8001f86 <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 8001f22:	2201      	movs	r2, #1
 8001f24:	2180      	movs	r1, #128	@ 0x80
 8001f26:	4824      	ldr	r0, [pc, #144]	@ (8001fb8 <SD_ReadMultiBlocks+0xd4>)
 8001f28:	f00b f814 	bl	800cf54 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e03d      	b.n	8001fac <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001f30:	f00a f8b0 	bl	800c094 <HAL_GetTick>
 8001f34:	4603      	mov	r3, r0
 8001f36:	33c8      	adds	r3, #200	@ 0xc8
 8001f38:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 8001f3a:	f7ff fdab 	bl	8001a94 <SD_ReceiveByte>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001f42:	7cfb      	ldrb	r3, [r7, #19]
 8001f44:	2bfe      	cmp	r3, #254	@ 0xfe
 8001f46:	d006      	beq.n	8001f56 <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 8001f48:	f00a f8a4 	bl	800c094 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d8f2      	bhi.n	8001f3a <SD_ReadMultiBlocks+0x56>
 8001f54:	e000      	b.n	8001f58 <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 8001f56:	bf00      	nop

        if (token != 0xFE) {
 8001f58:	7cfb      	ldrb	r3, [r7, #19]
 8001f5a:	2bfe      	cmp	r3, #254	@ 0xfe
 8001f5c:	d006      	beq.n	8001f6c <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 8001f5e:	2201      	movs	r2, #1
 8001f60:	2180      	movs	r1, #128	@ 0x80
 8001f62:	4815      	ldr	r0, [pc, #84]	@ (8001fb8 <SD_ReadMultiBlocks+0xd4>)
 8001f64:	f00a fff6 	bl	800cf54 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e01f      	b.n	8001fac <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8001f6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f7ff fdc5 	bl	8001b00 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 8001f76:	f7ff fd8d 	bl	8001a94 <SD_ReceiveByte>
        SD_ReceiveByte();
 8001f7a:	f7ff fd8b 	bl	8001a94 <SD_ReceiveByte>

        buff += 512;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001f84:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	1e5a      	subs	r2, r3, #1
 8001f8a:	607a      	str	r2, [r7, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1cf      	bne.n	8001f30 <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 8001f90:	22ff      	movs	r2, #255	@ 0xff
 8001f92:	2100      	movs	r1, #0
 8001f94:	200c      	movs	r0, #12
 8001f96:	f7ff fdfe 	bl	8001b96 <SD_SendCommand>
    SD_CS_HIGH();
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	2180      	movs	r1, #128	@ 0x80
 8001f9e:	4806      	ldr	r0, [pc, #24]	@ (8001fb8 <SD_ReadMultiBlocks+0xd4>)
 8001fa0:	f00a ffd8 	bl	800cf54 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 8001fa4:	20ff      	movs	r0, #255	@ 0xff
 8001fa6:	f7ff fd63 	bl	8001a70 <SD_TransmitByte>

    return SD_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000994 	.word	0x20000994
 8001fb8:	40020800 	.word	0x40020800

08001fbc <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <SD_WriteBlocks+0x16>
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e051      	b.n	8002076 <SD_WriteBlocks+0xba>

    if (count == 1) {
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d148      	bne.n	800206a <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 8001fd8:	4b29      	ldr	r3, [pc, #164]	@ (8002080 <SD_WriteBlocks+0xc4>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d102      	bne.n	8001fe6 <SD_WriteBlocks+0x2a>
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	025b      	lsls	r3, r3, #9
 8001fe4:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2180      	movs	r1, #128	@ 0x80
 8001fea:	4826      	ldr	r0, [pc, #152]	@ (8002084 <SD_WriteBlocks+0xc8>)
 8001fec:	f00a ffb2 	bl	800cf54 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 8001ff0:	22ff      	movs	r2, #255	@ 0xff
 8001ff2:	68b9      	ldr	r1, [r7, #8]
 8001ff4:	2018      	movs	r0, #24
 8001ff6:	f7ff fdce 	bl	8001b96 <SD_SendCommand>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d006      	beq.n	800200e <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 8002000:	2201      	movs	r2, #1
 8002002:	2180      	movs	r1, #128	@ 0x80
 8002004:	481f      	ldr	r0, [pc, #124]	@ (8002084 <SD_WriteBlocks+0xc8>)
 8002006:	f00a ffa5 	bl	800cf54 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e033      	b.n	8002076 <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 800200e:	20fe      	movs	r0, #254	@ 0xfe
 8002010:	f7ff fd2e 	bl	8001a70 <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 8002014:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f7ff fd53 	bl	8001ac4 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 800201e:	20ff      	movs	r0, #255	@ 0xff
 8002020:	f7ff fd26 	bl	8001a70 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8002024:	20ff      	movs	r0, #255	@ 0xff
 8002026:	f7ff fd23 	bl	8001a70 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 800202a:	f7ff fd33 	bl	8001a94 <SD_ReceiveByte>
 800202e:	4603      	mov	r3, r0
 8002030:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8002032:	7dfb      	ldrb	r3, [r7, #23]
 8002034:	f003 031f 	and.w	r3, r3, #31
 8002038:	2b05      	cmp	r3, #5
 800203a:	d006      	beq.n	800204a <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 800203c:	2201      	movs	r2, #1
 800203e:	2180      	movs	r1, #128	@ 0x80
 8002040:	4810      	ldr	r0, [pc, #64]	@ (8002084 <SD_WriteBlocks+0xc8>)
 8002042:	f00a ff87 	bl	800cf54 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e015      	b.n	8002076 <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 800204a:	bf00      	nop
 800204c:	f7ff fd22 	bl	8001a94 <SD_ReceiveByte>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d0fa      	beq.n	800204c <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 8002056:	2201      	movs	r2, #1
 8002058:	2180      	movs	r1, #128	@ 0x80
 800205a:	480a      	ldr	r0, [pc, #40]	@ (8002084 <SD_WriteBlocks+0xc8>)
 800205c:	f00a ff7a 	bl	800cf54 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8002060:	20ff      	movs	r0, #255	@ 0xff
 8002062:	f7ff fd05 	bl	8001a70 <SD_TransmitByte>

        return SD_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	e005      	b.n	8002076 <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68b9      	ldr	r1, [r7, #8]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 f80a 	bl	8002088 <SD_WriteMultiBlocks>
 8002074:	4603      	mov	r3, r0
    }
}
 8002076:	4618      	mov	r0, r3
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000994 	.word	0x20000994
 8002084:	40020800 	.word	0x40020800

08002088 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <SD_WriteMultiBlocks+0x16>
 800209a:	2301      	movs	r3, #1
 800209c:	e059      	b.n	8002152 <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 800209e:	4b2f      	ldr	r3, [pc, #188]	@ (800215c <SD_WriteMultiBlocks+0xd4>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d102      	bne.n	80020ac <SD_WriteMultiBlocks+0x24>
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	025b      	lsls	r3, r3, #9
 80020aa:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 80020ac:	2200      	movs	r2, #0
 80020ae:	2180      	movs	r1, #128	@ 0x80
 80020b0:	482b      	ldr	r0, [pc, #172]	@ (8002160 <SD_WriteMultiBlocks+0xd8>)
 80020b2:	f00a ff4f 	bl	800cf54 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 80020b6:	22ff      	movs	r2, #255	@ 0xff
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	2019      	movs	r0, #25
 80020bc:	f7ff fd6b 	bl	8001b96 <SD_SendCommand>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d02e      	beq.n	8002124 <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 80020c6:	2201      	movs	r2, #1
 80020c8:	2180      	movs	r1, #128	@ 0x80
 80020ca:	4825      	ldr	r0, [pc, #148]	@ (8002160 <SD_WriteMultiBlocks+0xd8>)
 80020cc:	f00a ff42 	bl	800cf54 <HAL_GPIO_WritePin>
        return SD_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e03e      	b.n	8002152 <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 80020d4:	20fc      	movs	r0, #252	@ 0xfc
 80020d6:	f7ff fccb 	bl	8001a70 <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 80020da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	f7ff fcf0 	bl	8001ac4 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 80020e4:	20ff      	movs	r0, #255	@ 0xff
 80020e6:	f7ff fcc3 	bl	8001a70 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 80020ea:	20ff      	movs	r0, #255	@ 0xff
 80020ec:	f7ff fcc0 	bl	8001a70 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 80020f0:	f7ff fcd0 	bl	8001a94 <SD_ReceiveByte>
 80020f4:	4603      	mov	r3, r0
 80020f6:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 80020f8:	7dfb      	ldrb	r3, [r7, #23]
 80020fa:	f003 031f 	and.w	r3, r3, #31
 80020fe:	2b05      	cmp	r3, #5
 8002100:	d006      	beq.n	8002110 <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 8002102:	2201      	movs	r2, #1
 8002104:	2180      	movs	r1, #128	@ 0x80
 8002106:	4816      	ldr	r0, [pc, #88]	@ (8002160 <SD_WriteMultiBlocks+0xd8>)
 8002108:	f00a ff24 	bl	800cf54 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e020      	b.n	8002152 <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 8002110:	bf00      	nop
 8002112:	f7ff fcbf 	bl	8001a94 <SD_ReceiveByte>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0fa      	beq.n	8002112 <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002122:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	1e5a      	subs	r2, r3, #1
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1d2      	bne.n	80020d4 <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 800212e:	20fd      	movs	r0, #253	@ 0xfd
 8002130:	f7ff fc9e 	bl	8001a70 <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 8002134:	bf00      	nop
 8002136:	f7ff fcad 	bl	8001a94 <SD_ReceiveByte>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0fa      	beq.n	8002136 <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 8002140:	2201      	movs	r2, #1
 8002142:	2180      	movs	r1, #128	@ 0x80
 8002144:	4806      	ldr	r0, [pc, #24]	@ (8002160 <SD_WriteMultiBlocks+0xd8>)
 8002146:	f00a ff05 	bl	800cf54 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 800214a:	20ff      	movs	r0, #255	@ 0xff
 800214c:	f7ff fc90 	bl	8001a70 <SD_TransmitByte>

    return SD_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000994 	.word	0x20000994
 8002160:	40020800 	.word	0x40020800

08002164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002174:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002178:	6453      	str	r3, [r2, #68]	@ 0x44
 800217a:	4b0d      	ldr	r3, [pc, #52]	@ (80021b0 <HAL_MspInit+0x4c>)
 800217c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	603b      	str	r3, [r7, #0]
 800218a:	4b09      	ldr	r3, [pc, #36]	@ (80021b0 <HAL_MspInit+0x4c>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	4a08      	ldr	r2, [pc, #32]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002194:	6413      	str	r3, [r2, #64]	@ 0x40
 8002196:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_MspInit+0x4c>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40023800 	.word	0x40023800

080021b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	@ 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a47      	ldr	r2, [pc, #284]	@ (80022f0 <HAL_SPI_MspInit+0x13c>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	f040 8087 	bne.w	80022e6 <HAL_SPI_MspInit+0x132>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	4b45      	ldr	r3, [pc, #276]	@ (80022f4 <HAL_SPI_MspInit+0x140>)
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	4a44      	ldr	r2, [pc, #272]	@ (80022f4 <HAL_SPI_MspInit+0x140>)
 80021e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80021e8:	4b42      	ldr	r3, [pc, #264]	@ (80022f4 <HAL_SPI_MspInit+0x140>)
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	4b3e      	ldr	r3, [pc, #248]	@ (80022f4 <HAL_SPI_MspInit+0x140>)
 80021fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fc:	4a3d      	ldr	r2, [pc, #244]	@ (80022f4 <HAL_SPI_MspInit+0x140>)
 80021fe:	f043 0302 	orr.w	r3, r3, #2
 8002202:	6313      	str	r3, [r2, #48]	@ 0x30
 8002204:	4b3b      	ldr	r3, [pc, #236]	@ (80022f4 <HAL_SPI_MspInit+0x140>)
 8002206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002210:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002222:	2305      	movs	r3, #5
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	4832      	ldr	r0, [pc, #200]	@ (80022f8 <HAL_SPI_MspInit+0x144>)
 800222e:	f00a fc11 	bl	800ca54 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002232:	4b32      	ldr	r3, [pc, #200]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002234:	4a32      	ldr	r2, [pc, #200]	@ (8002300 <HAL_SPI_MspInit+0x14c>)
 8002236:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002238:	4b30      	ldr	r3, [pc, #192]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 800223a:	2200      	movs	r2, #0
 800223c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800223e:	4b2f      	ldr	r3, [pc, #188]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002244:	4b2d      	ldr	r3, [pc, #180]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002246:	2200      	movs	r2, #0
 8002248:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800224a:	4b2c      	ldr	r3, [pc, #176]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 800224c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002250:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002252:	4b2a      	ldr	r3, [pc, #168]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002254:	2200      	movs	r2, #0
 8002256:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002258:	4b28      	ldr	r3, [pc, #160]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800225e:	4b27      	ldr	r3, [pc, #156]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002260:	2200      	movs	r2, #0
 8002262:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002264:	4b25      	ldr	r3, [pc, #148]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002266:	2200      	movs	r2, #0
 8002268:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800226a:	4b24      	ldr	r3, [pc, #144]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 800226c:	2200      	movs	r2, #0
 800226e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002270:	4822      	ldr	r0, [pc, #136]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002272:	f00a f851 	bl	800c318 <HAL_DMA_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 800227c:	f7ff f964 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a1e      	ldr	r2, [pc, #120]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002284:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002286:	4a1d      	ldr	r2, [pc, #116]	@ (80022fc <HAL_SPI_MspInit+0x148>)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800228c:	4b1d      	ldr	r3, [pc, #116]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 800228e:	4a1e      	ldr	r2, [pc, #120]	@ (8002308 <HAL_SPI_MspInit+0x154>)
 8002290:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002292:	4b1c      	ldr	r3, [pc, #112]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 8002294:	2200      	movs	r2, #0
 8002296:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 800229a:	2240      	movs	r2, #64	@ 0x40
 800229c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800229e:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022a4:	4b17      	ldr	r3, [pc, #92]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022aa:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022b2:	4b14      	ldr	r3, [pc, #80]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80022b8:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80022ca:	480e      	ldr	r0, [pc, #56]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022cc:	f00a f824 	bl	800c318 <HAL_DMA_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <HAL_SPI_MspInit+0x126>
    {
      Error_Handler();
 80022d6:	f7ff f937 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a09      	ldr	r2, [pc, #36]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022de:	649a      	str	r2, [r3, #72]	@ 0x48
 80022e0:	4a08      	ldr	r2, [pc, #32]	@ (8002304 <HAL_SPI_MspInit+0x150>)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80022e6:	bf00      	nop
 80022e8:	3728      	adds	r7, #40	@ 0x28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40003800 	.word	0x40003800
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40020400 	.word	0x40020400
 80022fc:	200002f8 	.word	0x200002f8
 8002300:	40026058 	.word	0x40026058
 8002304:	20000358 	.word	0x20000358
 8002308:	40026070 	.word	0x40026070

0800230c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a12      	ldr	r2, [pc, #72]	@ (8002364 <HAL_TIM_Base_MspInit+0x58>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d11d      	bne.n	800235a <HAL_TIM_Base_MspInit+0x4e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <HAL_TIM_Base_MspInit+0x5c>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	4a10      	ldr	r2, [pc, #64]	@ (8002368 <HAL_TIM_Base_MspInit+0x5c>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6453      	str	r3, [r2, #68]	@ 0x44
 800232e:	4b0e      	ldr	r3, [pc, #56]	@ (8002368 <HAL_TIM_Base_MspInit+0x5c>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	2018      	movs	r0, #24
 8002340:	f009 ffb3 	bl	800c2aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002344:	2018      	movs	r0, #24
 8002346:	f009 ffcc 	bl	800c2e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800234a:	2200      	movs	r2, #0
 800234c:	2100      	movs	r1, #0
 800234e:	2019      	movs	r0, #25
 8002350:	f009 ffab 	bl	800c2aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002354:	2019      	movs	r0, #25
 8002356:	f009 ffc4 	bl	800c2e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800235a:	bf00      	nop
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40010000 	.word	0x40010000
 8002368:	40023800 	.word	0x40023800

0800236c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002370:	bf00      	nop
 8002372:	e7fd      	b.n	8002370 <NMI_Handler+0x4>

08002374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002378:	bf00      	nop
 800237a:	e7fd      	b.n	8002378 <HardFault_Handler+0x4>

0800237c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002380:	bf00      	nop
 8002382:	e7fd      	b.n	8002380 <MemManage_Handler+0x4>

08002384 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002388:	bf00      	nop
 800238a:	e7fd      	b.n	8002388 <BusFault_Handler+0x4>

0800238c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <UsageFault_Handler+0x4>

08002394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023a2:	b480      	push	{r7}
 80023a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023c2:	f009 fe53 	bl	800c06c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023d0:	4802      	ldr	r0, [pc, #8]	@ (80023dc <DMA1_Stream3_IRQHandler+0x10>)
 80023d2:	f00a f8a7 	bl	800c524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	200002f8 	.word	0x200002f8

080023e0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80023e4:	4802      	ldr	r0, [pc, #8]	@ (80023f0 <DMA1_Stream4_IRQHandler+0x10>)
 80023e6:	f00a f89d 	bl	800c524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000358 	.word	0x20000358

080023f4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80023fa:	f00d ffe3 	bl	80103c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200003b8 	.word	0x200003b8

08002408 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800240e:	f00d ffd9 	bl	80103c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200003b8 	.word	0x200003b8

0800241c <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002422:	2300      	movs	r3, #0
 8002424:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 8002426:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <BSP_I2C1_Init+0x58>)
 8002428:	4a13      	ldr	r2, [pc, #76]	@ (8002478 <BSP_I2C1_Init+0x5c>)
 800242a:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 800242c:	4b13      	ldr	r3, [pc, #76]	@ (800247c <BSP_I2C1_Init+0x60>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	4912      	ldr	r1, [pc, #72]	@ (800247c <BSP_I2C1_Init+0x60>)
 8002434:	600a      	str	r2, [r1, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d117      	bne.n	800246a <BSP_I2C1_Init+0x4e>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 800243a:	480e      	ldr	r0, [pc, #56]	@ (8002474 <BSP_I2C1_Init+0x58>)
 800243c:	f00b fd88 	bl	800df50 <HAL_I2C_GetState>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d111      	bne.n	800246a <BSP_I2C1_Init+0x4e>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 8002446:	480b      	ldr	r0, [pc, #44]	@ (8002474 <BSP_I2C1_Init+0x58>)
 8002448:	f000 f936 	bl	80026b8 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10b      	bne.n	800246a <BSP_I2C1_Init+0x4e>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8002452:	4808      	ldr	r0, [pc, #32]	@ (8002474 <BSP_I2C1_Init+0x58>)
 8002454:	f000 f8fc 	bl	8002650 <MX_I2C1_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800245e:	f06f 0307 	mvn.w	r3, #7
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	e001      	b.n	800246a <BSP_I2C1_Init+0x4e>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 800246a:	687b      	ldr	r3, [r7, #4]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000b98 	.word	0x20000b98
 8002478:	40005400 	.word	0x40005400
 800247c:	20000bec 	.word	0x20000bec

08002480 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002486:	2300      	movs	r3, #0
 8002488:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 800248a:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <BSP_I2C1_DeInit+0x48>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d014      	beq.n	80024bc <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 8002492:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <BSP_I2C1_DeInit+0x48>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	3b01      	subs	r3, #1
 8002498:	4a0b      	ldr	r2, [pc, #44]	@ (80024c8 <BSP_I2C1_DeInit+0x48>)
 800249a:	6013      	str	r3, [r2, #0]
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <BSP_I2C1_DeInit+0x48>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10b      	bne.n	80024bc <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 80024a4:	4809      	ldr	r0, [pc, #36]	@ (80024cc <BSP_I2C1_DeInit+0x4c>)
 80024a6:	f000 f951 	bl	800274c <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 80024aa:	4808      	ldr	r0, [pc, #32]	@ (80024cc <BSP_I2C1_DeInit+0x4c>)
 80024ac:	f00a feb0 	bl	800d210 <HAL_I2C_DeInit>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80024b6:	f06f 0307 	mvn.w	r3, #7
 80024ba:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 80024bc:	687b      	ldr	r3, [r7, #4]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000bec 	.word	0x20000bec
 80024cc:	20000b98 	.word	0x20000b98

080024d0 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	@ 0x28
 80024d4:	af04      	add	r7, sp, #16
 80024d6:	60ba      	str	r2, [r7, #8]
 80024d8:	461a      	mov	r2, r3
 80024da:	4603      	mov	r3, r0
 80024dc:	81fb      	strh	r3, [r7, #14]
 80024de:	460b      	mov	r3, r1
 80024e0:	81bb      	strh	r3, [r7, #12]
 80024e2:	4613      	mov	r3, r2
 80024e4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80024e6:	2300      	movs	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80024ea:	89ba      	ldrh	r2, [r7, #12]
 80024ec:	89f9      	ldrh	r1, [r7, #14]
 80024ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024f2:	9302      	str	r3, [sp, #8]
 80024f4:	88fb      	ldrh	r3, [r7, #6]
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	2301      	movs	r3, #1
 80024fe:	480c      	ldr	r0, [pc, #48]	@ (8002530 <BSP_I2C1_WriteReg+0x60>)
 8002500:	f00b f9fa 	bl	800d8f8 <HAL_I2C_Mem_Write>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00c      	beq.n	8002524 <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 800250a:	4809      	ldr	r0, [pc, #36]	@ (8002530 <BSP_I2C1_WriteReg+0x60>)
 800250c:	f00b fd2e 	bl	800df6c <HAL_I2C_GetError>
 8002510:	4603      	mov	r3, r0
 8002512:	2b04      	cmp	r3, #4
 8002514:	d103      	bne.n	800251e <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002516:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	e002      	b.n	8002524 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800251e:	f06f 0303 	mvn.w	r3, #3
 8002522:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002524:	697b      	ldr	r3, [r7, #20]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000b98 	.word	0x20000b98

08002534 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	@ 0x28
 8002538:	af04      	add	r7, sp, #16
 800253a:	60ba      	str	r2, [r7, #8]
 800253c:	461a      	mov	r2, r3
 800253e:	4603      	mov	r3, r0
 8002540:	81fb      	strh	r3, [r7, #14]
 8002542:	460b      	mov	r3, r1
 8002544:	81bb      	strh	r3, [r7, #12]
 8002546:	4613      	mov	r3, r2
 8002548:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 800254e:	89ba      	ldrh	r2, [r7, #12]
 8002550:	89f9      	ldrh	r1, [r7, #14]
 8002552:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002556:	9302      	str	r3, [sp, #8]
 8002558:	88fb      	ldrh	r3, [r7, #6]
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	2301      	movs	r3, #1
 8002562:	480c      	ldr	r0, [pc, #48]	@ (8002594 <BSP_I2C1_ReadReg+0x60>)
 8002564:	f00b fac2 	bl	800daec <HAL_I2C_Mem_Read>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00c      	beq.n	8002588 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 800256e:	4809      	ldr	r0, [pc, #36]	@ (8002594 <BSP_I2C1_ReadReg+0x60>)
 8002570:	f00b fcfc 	bl	800df6c <HAL_I2C_GetError>
 8002574:	4603      	mov	r3, r0
 8002576:	2b04      	cmp	r3, #4
 8002578:	d103      	bne.n	8002582 <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800257a:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800257e:	617b      	str	r3, [r7, #20]
 8002580:	e002      	b.n	8002588 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002582:	f06f 0303 	mvn.w	r3, #3
 8002586:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002588:	697b      	ldr	r3, [r7, #20]
}
 800258a:	4618      	mov	r0, r3
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	20000b98 	.word	0x20000b98

08002598 <BSP_I2C1_Send>:
  * @param  DevAddr: Device address on Bus.
  * @param  pData: Data pointer
  * @param  Length: Data length
  * @retval BSP status
  */
int32_t BSP_I2C1_Send(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af02      	add	r7, sp, #8
 800259e:	4603      	mov	r3, r0
 80025a0:	6039      	str	r1, [r7, #0]
 80025a2:	80fb      	strh	r3, [r7, #6]
 80025a4:	4613      	mov	r3, r2
 80025a6:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]

  if (HAL_I2C_Master_Transmit(&hi2c1, DevAddr, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80025ac:	88bb      	ldrh	r3, [r7, #4]
 80025ae:	88f9      	ldrh	r1, [r7, #6]
 80025b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025b4:	9200      	str	r2, [sp, #0]
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	480b      	ldr	r0, [pc, #44]	@ (80025e8 <BSP_I2C1_Send+0x50>)
 80025ba:	f00a fe6d 	bl	800d298 <HAL_I2C_Master_Transmit>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00c      	beq.n	80025de <BSP_I2C1_Send+0x46>
  {
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 80025c4:	4808      	ldr	r0, [pc, #32]	@ (80025e8 <BSP_I2C1_Send+0x50>)
 80025c6:	f00b fcd1 	bl	800df6c <HAL_I2C_GetError>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d003      	beq.n	80025d8 <BSP_I2C1_Send+0x40>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80025d0:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	e002      	b.n	80025de <BSP_I2C1_Send+0x46>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80025d8:	f06f 0303 	mvn.w	r3, #3
 80025dc:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80025de:	68fb      	ldr	r3, [r7, #12]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000b98 	.word	0x20000b98

080025ec <BSP_I2C1_Recv>:
  * @param  DevAddr: Device address on Bus.
  * @param  pData: Data pointer
  * @param  Length: Data length
  * @retval BSP status
  */
int32_t BSP_I2C1_Recv(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	4603      	mov	r3, r0
 80025f4:	6039      	str	r1, [r7, #0]
 80025f6:	80fb      	strh	r3, [r7, #6]
 80025f8:	4613      	mov	r3, r2
 80025fa:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]

  if (HAL_I2C_Master_Receive(&hi2c1, DevAddr, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8002600:	88bb      	ldrh	r3, [r7, #4]
 8002602:	88f9      	ldrh	r1, [r7, #6]
 8002604:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002608:	9200      	str	r2, [sp, #0]
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	480b      	ldr	r0, [pc, #44]	@ (800263c <BSP_I2C1_Recv+0x50>)
 800260e:	f00a ff41 	bl	800d494 <HAL_I2C_Master_Receive>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d00c      	beq.n	8002632 <BSP_I2C1_Recv+0x46>
  {
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 8002618:	4808      	ldr	r0, [pc, #32]	@ (800263c <BSP_I2C1_Recv+0x50>)
 800261a:	f00b fca7 	bl	800df6c <HAL_I2C_GetError>
 800261e:	4603      	mov	r3, r0
 8002620:	2b04      	cmp	r3, #4
 8002622:	d003      	beq.n	800262c <BSP_I2C1_Recv+0x40>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002624:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	e002      	b.n	8002632 <BSP_I2C1_Recv+0x46>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800262c:	f06f 0303 	mvn.w	r3, #3
 8002630:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20000b98 	.word	0x20000b98

08002640 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002644:	f009 fd26 	bl	800c094 <HAL_GetTick>
 8002648:	4603      	mov	r3, r0
}
 800264a:	4618      	mov	r0, r3
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a14      	ldr	r2, [pc, #80]	@ (80026b0 <MX_I2C1_Init+0x60>)
 8002660:	601a      	str	r2, [r3, #0]
  hi2c->Init.ClockSpeed = 100000;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a13      	ldr	r2, [pc, #76]	@ (80026b4 <MX_I2C1_Init+0x64>)
 8002666:	605a      	str	r2, [r3, #4]
  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  hi2c->Init.OwnAddress1 = 0;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	60da      	str	r2, [r3, #12]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800267a:	611a      	str	r2, [r3, #16]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2 = 0;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f00a fc77 	bl	800cf88 <HAL_I2C_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_I2C1_Init+0x54>
  {
    ret = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40005400 	.word	0x40005400
 80026b4:	000186a0 	.word	0x000186a0

080026b8 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c0:	2300      	movs	r3, #0
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002744 <I2C1_MspInit+0x8c>)
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002744 <I2C1_MspInit+0x8c>)
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002744 <I2C1_MspInit+0x8c>)
 80026d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 80026dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026e2:	2312      	movs	r3, #18
 80026e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ea:	2303      	movs	r3, #3
 80026ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 80026ee:	2304      	movs	r3, #4
 80026f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4619      	mov	r1, r3
 80026f8:	4813      	ldr	r0, [pc, #76]	@ (8002748 <I2C1_MspInit+0x90>)
 80026fa:	f00a f9ab 	bl	800ca54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 80026fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002702:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002704:	2312      	movs	r3, #18
 8002706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002708:	2300      	movs	r3, #0
 800270a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270c:	2303      	movs	r3, #3
 800270e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 8002710:	2304      	movs	r3, #4
 8002712:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002714:	f107 0314 	add.w	r3, r7, #20
 8002718:	4619      	mov	r1, r3
 800271a:	480b      	ldr	r0, [pc, #44]	@ (8002748 <I2C1_MspInit+0x90>)
 800271c:	f00a f99a 	bl	800ca54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002720:	2300      	movs	r3, #0
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <I2C1_MspInit+0x8c>)
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	4a06      	ldr	r2, [pc, #24]	@ (8002744 <I2C1_MspInit+0x8c>)
 800272a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800272e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002730:	4b04      	ldr	r3, [pc, #16]	@ (8002744 <I2C1_MspInit+0x8c>)
 8002732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002734:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 800273c:	bf00      	nop
 800273e:	3728      	adds	r7, #40	@ 0x28
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40023800 	.word	0x40023800
 8002748:	40020400 	.word	0x40020400

0800274c <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002754:	4b09      	ldr	r3, [pc, #36]	@ (800277c <I2C1_MspDeInit+0x30>)
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	4a08      	ldr	r2, [pc, #32]	@ (800277c <I2C1_MspDeInit+0x30>)
 800275a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800275e:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8002760:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002764:	4806      	ldr	r0, [pc, #24]	@ (8002780 <I2C1_MspDeInit+0x34>)
 8002766:	f00a faf9 	bl	800cd5c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 800276a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800276e:	4804      	ldr	r0, [pc, #16]	@ (8002780 <I2C1_MspDeInit+0x34>)
 8002770:	f00a faf4 	bl	800cd5c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8002774:	bf00      	nop
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40023800 	.word	0x40023800
 8002780:	40020400 	.word	0x40020400

08002784 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	e00a      	b.n	80027ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002796:	f3af 8000 	nop.w
 800279a:	4601      	mov	r1, r0
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	1c5a      	adds	r2, r3, #1
 80027a0:	60ba      	str	r2, [r7, #8]
 80027a2:	b2ca      	uxtb	r2, r1
 80027a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	3301      	adds	r3, #1
 80027aa:	617b      	str	r3, [r7, #20]
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	dbf0      	blt.n	8002796 <_read+0x12>
  }

  return len;
 80027b4:	687b      	ldr	r3, [r7, #4]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <_close>:
  }
  return len;
}

int _close(int file)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027e6:	605a      	str	r2, [r3, #4]
  return 0;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <_isatty>:

int _isatty(int file)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027fe:	2301      	movs	r3, #1
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002830:	4a14      	ldr	r2, [pc, #80]	@ (8002884 <_sbrk+0x5c>)
 8002832:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <_sbrk+0x60>)
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800283c:	4b13      	ldr	r3, [pc, #76]	@ (800288c <_sbrk+0x64>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d102      	bne.n	800284a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002844:	4b11      	ldr	r3, [pc, #68]	@ (800288c <_sbrk+0x64>)
 8002846:	4a12      	ldr	r2, [pc, #72]	@ (8002890 <_sbrk+0x68>)
 8002848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800284a:	4b10      	ldr	r3, [pc, #64]	@ (800288c <_sbrk+0x64>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4413      	add	r3, r2
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	429a      	cmp	r2, r3
 8002856:	d207      	bcs.n	8002868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002858:	f012 fb38 	bl	8014ecc <__errno>
 800285c:	4603      	mov	r3, r0
 800285e:	220c      	movs	r2, #12
 8002860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002862:	f04f 33ff 	mov.w	r3, #4294967295
 8002866:	e009      	b.n	800287c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002868:	4b08      	ldr	r3, [pc, #32]	@ (800288c <_sbrk+0x64>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800286e:	4b07      	ldr	r3, [pc, #28]	@ (800288c <_sbrk+0x64>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	4a05      	ldr	r2, [pc, #20]	@ (800288c <_sbrk+0x64>)
 8002878:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800287a:	68fb      	ldr	r3, [r7, #12]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	20018000 	.word	0x20018000
 8002888:	00000400 	.word	0x00000400
 800288c:	20000bf0 	.word	0x20000bf0
 8002890:	200011c8 	.word	0x200011c8

08002894 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002898:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <SystemInit+0x20>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800289e:	4a05      	ldr	r2, [pc, #20]	@ (80028b4 <SystemInit+0x20>)
 80028a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028bc:	f7ff ffea 	bl	8002894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028c0:	480c      	ldr	r0, [pc, #48]	@ (80028f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028c2:	490d      	ldr	r1, [pc, #52]	@ (80028f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028c4:	4a0d      	ldr	r2, [pc, #52]	@ (80028fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c8:	e002      	b.n	80028d0 <LoopCopyDataInit>

080028ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ce:	3304      	adds	r3, #4

080028d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d4:	d3f9      	bcc.n	80028ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002900 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002904 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028dc:	e001      	b.n	80028e2 <LoopFillZerobss>

080028de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028e0:	3204      	adds	r2, #4

080028e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e4:	d3fb      	bcc.n	80028de <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80028e6:	f012 faf7 	bl	8014ed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ea:	f7fe fb8f 	bl	800100c <main>
  bx  lr    
 80028ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80028f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f8:	20000284 	.word	0x20000284
  ldr r2, =_sidata
 80028fc:	080178a0 	.word	0x080178a0
  ldr r2, =_sbss
 8002900:	20000284 	.word	0x20000284
  ldr r4, =_ebss
 8002904:	200011c8 	.word	0x200011c8

08002908 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002908:	e7fe      	b.n	8002908 <ADC_IRQHandler>
	...

0800290c <LIS2DUXS12_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_RegisterBusIO(LIS2DUXS12_Object_t *pObj, LIS2DUXS12_IO_t *pIO)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DUXS12_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d103      	bne.n	8002928 <LIS2DUXS12_RegisterBusIO+0x1c>
  {
    ret = LIS2DUXS12_ERROR;
 8002920:	f04f 33ff 	mov.w	r3, #4294967295
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	e088      	b.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	7b1a      	ldrb	r2, [r3, #12]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	691a      	ldr	r2, [r3, #16]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	695a      	ldr	r2, [r3, #20]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	699a      	ldr	r2, [r3, #24]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	619a      	str	r2, [r3, #24]
    pObj->IO.Delay     = pIO->Delay;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	69da      	ldr	r2, [r3, #28]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	61da      	str	r2, [r3, #28]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a36      	ldr	r2, [pc, #216]	@ (8002a44 <LIS2DUXS12_RegisterBusIO+0x138>)
 800296c:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a35      	ldr	r2, [pc, #212]	@ (8002a48 <LIS2DUXS12_RegisterBusIO+0x13c>)
 8002972:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	69da      	ldr	r2, [r3, #28]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d103      	bne.n	8002992 <LIS2DUXS12_RegisterBusIO+0x86>
    {
      ret = LIS2DUXS12_ERROR;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	e053      	b.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
    }
    else if (pObj->IO.Init() != LIS2DUXS12_OK)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4798      	blx	r3
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <LIS2DUXS12_RegisterBusIO+0x9a>
    {
      ret = LIS2DUXS12_ERROR;
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	e049      	b.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
    }
    else
    {
      if (pObj->IO.BusType == LIS2DUXS12_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d11c      	bne.n	80029e8 <LIS2DUXS12_RegisterBusIO+0xdc>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d140      	bne.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
        {
          /* Exit from deep power down only the first time in SPI mode */
          if (LIS2DUXS12_ExitDeepPowerDownSPI(pObj) != LIS2DUXS12_OK)
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f8f4 	bl	8002ba6 <LIS2DUXS12_ExitDeepPowerDownSPI>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <LIS2DUXS12_RegisterBusIO+0xbe>
          {
            ret = LIS2DUXS12_ERROR;
 80029c4:	f04f 33ff 	mov.w	r3, #4294967295
 80029c8:	60fb      	str	r3, [r7, #12]
          }
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x50;
 80029ca:	2350      	movs	r3, #80	@ 0x50
 80029cc:	72fb      	strb	r3, [r7, #11]

          if (LIS2DUXS12_Write_Reg(pObj, LIS2DUXS12_CTRL1, data) != LIS2DUXS12_OK)
 80029ce:	7afb      	ldrb	r3, [r7, #11]
 80029d0:	461a      	mov	r2, r3
 80029d2:	2110      	movs	r1, #16
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 fbf6 	bl	80031c6 <LIS2DUXS12_Write_Reg>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d02c      	beq.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
          {
            ret = LIS2DUXS12_ERROR;
 80029e0:	f04f 33ff 	mov.w	r3, #4294967295
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	e028      	b.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
          }
        }
      }
      else if (pObj->IO.BusType == LIS2DUXS12_SPI_4WIRES_BUS)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d10e      	bne.n	8002a0e <LIS2DUXS12_RegisterBusIO+0x102>
      {
        /* Exit from deep power down only the first time in SPI mode */
        if (pObj->is_initialized == 0U)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d11f      	bne.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
        {
          if (LIS2DUXS12_ExitDeepPowerDownSPI(pObj) != LIS2DUXS12_OK)
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f8d3 	bl	8002ba6 <LIS2DUXS12_ExitDeepPowerDownSPI>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d019      	beq.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
          {
            ret = LIS2DUXS12_ERROR;
 8002a06:	f04f 33ff 	mov.w	r3, #4294967295
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	e015      	b.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
          }
        }
      }
      else if (pObj->IO.BusType == LIS2DUXS12_I2C_BUS)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d10e      	bne.n	8002a34 <LIS2DUXS12_RegisterBusIO+0x128>
      {
        /* Exit from deep power down only the first time in I2C mode */
        if (pObj->is_initialized == 0U)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10c      	bne.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
        {
          if (LIS2DUXS12_ExitDeepPowerDownI2C(pObj) != LIS2DUXS12_OK)
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f8ab 	bl	8002b7c <LIS2DUXS12_ExitDeepPowerDownI2C>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d006      	beq.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
          {
            ret = LIS2DUXS12_ERROR;
 8002a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	e002      	b.n	8002a3a <LIS2DUXS12_RegisterBusIO+0x12e>
          }
        }
      }
      else
      {
        ret = LIS2DUXS12_ERROR;
 8002a34:	f04f 33ff 	mov.w	r3, #4294967295
 8002a38:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	08003681 	.word	0x08003681
 8002a48:	080036b7 	.word	0x080036b7

08002a4c <LIS2DUXS12_Init>:
  * @brief  Initialize the LIS2DUXS12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_Init(LIS2DUXS12_Object_t *pObj)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  lis2duxs12_i3c_cfg_t val;

  if(pObj->IO.BusType != LIS2DUXS12_I3C_BUS)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d01f      	beq.n	8002a9c <LIS2DUXS12_Init+0x50>
  {
    /* Disable I3C */
    if (lis2duxs12_i3c_configure_get(&(pObj->Ctx), &val) != LIS2DUXS12_OK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3320      	adds	r3, #32
 8002a60:	f107 0214 	add.w	r2, r7, #20
 8002a64:	4611      	mov	r1, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	f001 fb0a 	bl	8004080 <lis2duxs12_i3c_configure_get>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <LIS2DUXS12_Init+0x2c>
    {
      return LIS2DUXS12_ERROR;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
 8002a76:	e05c      	b.n	8002b32 <LIS2DUXS12_Init+0xe6>
    }
    val.asf_on = PROPERTY_ENABLE;
 8002a78:	7d7b      	ldrb	r3, [r7, #21]
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	757b      	strb	r3, [r7, #21]
    if (lis2duxs12_i3c_configure_set(&(pObj->Ctx), &val) != LIS2DUXS12_OK)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3320      	adds	r3, #32
 8002a84:	f107 0214 	add.w	r2, r7, #20
 8002a88:	4611      	mov	r1, r2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f001 fac0 	bl	8004010 <lis2duxs12_i3c_configure_set>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <LIS2DUXS12_Init+0x50>
    {
      return LIS2DUXS12_ERROR;
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9a:	e04a      	b.n	8002b32 <LIS2DUXS12_Init+0xe6>
    }
  }

  /* Set main memory bank */
  if (LIS2DUXS12_Set_Mem_Bank(pObj, (uint8_t)LIS2DUXS12_MAIN_MEM_BANK) != LIS2DUXS12_OK)
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fbac 	bl	80031fc <LIS2DUXS12_Set_Mem_Bank>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <LIS2DUXS12_Init+0x64>
  {
    return LIS2DUXS12_ERROR;
 8002aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8002aae:	e040      	b.n	8002b32 <LIS2DUXS12_Init+0xe6>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. Enable BDU. */
  if (lis2duxs12_init_set(&(pObj->Ctx), LIS2DUXS12_SENSOR_ONLY_ON) != LIS2DUXS12_OK)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3320      	adds	r3, #32
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 fec4 	bl	8003844 <lis2duxs12_init_set>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d002      	beq.n	8002ac8 <LIS2DUXS12_Init+0x7c>
  {
    return LIS2DUXS12_ERROR;
 8002ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac6:	e034      	b.n	8002b32 <LIS2DUXS12_Init+0xe6>
  }

  /* FIFO mode selection */
  lis2duxs12_fifo_mode_t fifo_mode =
 8002ac8:	f107 030c 	add.w	r3, r7, #12
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	809a      	strh	r2, [r3, #4]
    .operation = LIS2DUXS12_BYPASS_MODE,
    .store     = LIS2DUXS12_FIFO_1X,
    .watermark = 0,
  };

  if (lis2duxs12_fifo_mode_set(&(pObj->Ctx), fifo_mode) != LIS2DUXS12_OK)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f103 0020 	add.w	r0, r3, #32
 8002ad8:	f107 030c 	add.w	r3, r7, #12
 8002adc:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002ae0:	f001 fb33 	bl	800414a <lis2duxs12_fifo_mode_set>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <LIS2DUXS12_Init+0xa4>
  {
    return LIS2DUXS12_ERROR;
 8002aea:	f04f 33ff 	mov.w	r3, #4294967295
 8002aee:	e020      	b.n	8002b32 <LIS2DUXS12_Init+0xe6>
  }

  /* Select default output data rate */
  pObj->acc_odr = 100.0f;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a12      	ldr	r2, [pc, #72]	@ (8002b3c <LIS2DUXS12_Init+0xf0>)
 8002af4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Select default high performance mode (when disabled) */
  pObj->power_mode = LIS2DUXS12_HIGH_PERFORMANCE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2202      	movs	r2, #2
 8002afa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Output data rate: power down, full scale: 2g */
  lis2duxs12_md_t mode =
 8002afe:	f107 0308 	add.w	r3, r7, #8
 8002b02:	2100      	movs	r1, #0
 8002b04:	460a      	mov	r2, r1
 8002b06:	801a      	strh	r2, [r3, #0]
 8002b08:	460a      	mov	r2, r1
 8002b0a:	709a      	strb	r2, [r3, #2]
  {
    .odr = LIS2DUXS12_OFF,
    .fs  = LIS2DUXS12_2g,
  };

  if (lis2duxs12_mode_set(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3320      	adds	r3, #32
 8002b10:	f107 0208 	add.w	r2, r7, #8
 8002b14:	4611      	mov	r1, r2
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 ffe2 	bl	8003ae0 <lis2duxs12_mode_set>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <LIS2DUXS12_Init+0xdc>
  {
    return LIS2DUXS12_ERROR;
 8002b22:	f04f 33ff 	mov.w	r3, #4294967295
 8002b26:	e004      	b.n	8002b32 <LIS2DUXS12_Init+0xe6>
  }

  pObj->is_initialized = 1;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LIS2DUXS12_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	42c80000 	.word	0x42c80000

08002b40 <LIS2DUXS12_DeInit>:
  * @brief  Deinitialize the LIS2DUXS12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_DeInit(LIS2DUXS12_Object_t *pObj)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2DUXS12_ACC_Disable(pObj) != LIS2DUXS12_OK)
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 f8ad 	bl	8002ca8 <LIS2DUXS12_ACC_Disable>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d002      	beq.n	8002b5a <LIS2DUXS12_DeInit+0x1a>
  {
    return LIS2DUXS12_ERROR;
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295
 8002b58:	e00c      	b.n	8002b74 <LIS2DUXS12_DeInit+0x34>
  }

  /* Reset output data rate */
  pObj->acc_odr = 0.0f;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set low power mode (when disabled) */
  pObj->power_mode = LIS2DUXS12_LOW_POWER;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  pObj->is_initialized = 0;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LIS2DUXS12_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <LIS2DUXS12_ExitDeepPowerDownI2C>:
  * @brief  Exit from deep power down in I2C
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ExitDeepPowerDownI2C(LIS2DUXS12_Object_t *pObj)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint8_t val;

  /* Perform dummy read in order to exit from deep power down in I2C mode.
   * NOTE: No return value check - expected first read fail. */
  (void)lis2duxs12_device_id_get(&(pObj->Ctx), &val);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3320      	adds	r3, #32
 8002b88:	f107 020f 	add.w	r2, r7, #15
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 fe46 	bl	8003820 <lis2duxs12_device_id_get>

  /* Wait for 25 ms based on datasheet */
  pObj->Ctx.mdelay(25);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b98:	2019      	movs	r0, #25
 8002b9a:	4798      	blx	r3

  return LIS2DUXS12_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <LIS2DUXS12_ExitDeepPowerDownSPI>:
  * @brief  Exit from deep power down in SPI
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ExitDeepPowerDownSPI(LIS2DUXS12_Object_t *pObj)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  /* Write IF_WAKE_UP register to exit from deep power down in SPI mode*/
  (void)lis2duxs12_exit_deep_power_down(&(pObj->Ctx));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3320      	adds	r3, #32
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f001 f960 	bl	8003e78 <lis2duxs12_exit_deep_power_down>

  /* Wait for 25 ms based on datasheet */
  pObj->Ctx.mdelay(25);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bbc:	2019      	movs	r0, #25
 8002bbe:	4798      	blx	r3

  return LIS2DUXS12_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <LIS2DUXS12_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ReadID(LIS2DUXS12_Object_t *pObj, uint8_t *Id)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	6039      	str	r1, [r7, #0]
  uint8_t val;

  if (lis2duxs12_device_id_get(&(pObj->Ctx), &val) != LIS2DUXS12_OK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3320      	adds	r3, #32
 8002bd8:	f107 020f 	add.w	r2, r7, #15
 8002bdc:	4611      	mov	r1, r2
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fe1e 	bl	8003820 <lis2duxs12_device_id_get>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <LIS2DUXS12_ReadID+0x26>
  {
    return LIS2DUXS12_ERROR;
 8002bea:	f04f 33ff 	mov.w	r3, #4294967295
 8002bee:	e003      	b.n	8002bf8 <LIS2DUXS12_ReadID+0x2e>
  }

  *Id = val;
 8002bf0:	7bfa      	ldrb	r2, [r7, #15]
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	701a      	strb	r2, [r3, #0]

  return LIS2DUXS12_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <LIS2DUXS12_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2DUXS12 sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_GetCapabilities(LIS2DUXS12_Object_t *pObj, LIS2DUXS12_Capabilities_t *Capabilities)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc        = 1;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro       = 0;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	2200      	movs	r2, #0
 8002c14:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto    = 0;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower   = 1;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS  = 0;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	2200      	movs	r2, #0
 8002c26:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS   = 16;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2210      	movs	r2, #16
 8002c2c:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS   = 0;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2200      	movs	r2, #0
 8002c32:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr = 0.0f;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	f04f 0200 	mov.w	r2, #0
 8002c3a:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr  = 800.0f;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	4a06      	ldr	r2, [pc, #24]	@ (8002c58 <LIS2DUXS12_GetCapabilities+0x58>)
 8002c40:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr  = 0.0f;
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	619a      	str	r2, [r3, #24]
  return LIS2DUXS12_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	44480000 	.word	0x44480000

08002c5c <LIS2DUXS12_ACC_Enable>:
  * @brief  Enable the LIS2DUXS12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_Enable(LIS2DUXS12_Object_t *pObj)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <LIS2DUXS12_ACC_Enable+0x16>
  {
    return LIS2DUXS12_OK;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e016      	b.n	8002ca0 <LIS2DUXS12_ACC_Enable+0x44>
  }

  /* Output data rate selection. */
  if (LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled(pObj, pObj->acc_odr, pObj->power_mode) != LIS2DUXS12_OK)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c7e:	4619      	mov	r1, r3
 8002c80:	eeb0 0a67 	vmov.f32	s0, s15
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 fadb 	bl	8003240 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <LIS2DUXS12_ACC_Enable+0x3a>
  {
    return LIS2DUXS12_ERROR;
 8002c90:	f04f 33ff 	mov.w	r3, #4294967295
 8002c94:	e004      	b.n	8002ca0 <LIS2DUXS12_ACC_Enable+0x44>
  }

  pObj->acc_is_enabled = 1;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LIS2DUXS12_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <LIS2DUXS12_ACC_Disable>:
  * @brief  Disable the LIS2DUXS12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_Disable(LIS2DUXS12_Object_t *pObj)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  float_t Odr;
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <LIS2DUXS12_ACC_Disable+0x16>
  {
    return LIS2DUXS12_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e046      	b.n	8002d4c <LIS2DUXS12_ACC_Disable+0xa4>
  }

  if (LIS2DUXS12_ACC_GetOutputDataRate(pObj, &Odr) != LIS2DUXS12_OK)
 8002cbe:	f107 030c 	add.w	r3, r7, #12
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f893 	bl	8002df0 <LIS2DUXS12_ACC_GetOutputDataRate>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <LIS2DUXS12_ACC_Disable+0x2e>
  {
    return LIS2DUXS12_ERROR;
 8002cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd4:	e03a      	b.n	8002d4c <LIS2DUXS12_ACC_Disable+0xa4>
  }

  if (Odr == 800.0f)
 8002cd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cda:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002d54 <LIS2DUXS12_ACC_Disable+0xac>
 8002cde:	eef4 7a47 	vcmp.f32	s15, s14
 8002ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce6:	d10e      	bne.n	8002d06 <LIS2DUXS12_ACC_Disable+0x5e>
  {
    if (LIS2DUXS12_ACC_SetOutputDataRate(pObj, 400.0f) != LIS2DUXS12_OK)
 8002ce8:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 8002d58 <LIS2DUXS12_ACC_Disable+0xb0>
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f94b 	bl	8002f88 <LIS2DUXS12_ACC_SetOutputDataRate>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d002      	beq.n	8002cfe <LIS2DUXS12_ACC_Disable+0x56>
    {
      return LIS2DUXS12_ERROR;
 8002cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfc:	e026      	b.n	8002d4c <LIS2DUXS12_ACC_Disable+0xa4>
    }

    /* Wait for 3 ms based on datasheet */
    pObj->Ctx.mdelay(3);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d02:	2003      	movs	r0, #3
 8002d04:	4798      	blx	r3
  }

  /* Output data rate selection - power down. */
  lis2duxs12_md_t mode;

  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3320      	adds	r3, #32
 8002d0a:	f107 0208 	add.w	r2, r7, #8
 8002d0e:	4611      	mov	r1, r2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 ffa1 	bl	8003c58 <lis2duxs12_mode_get>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <LIS2DUXS12_ACC_Disable+0x7a>
  {
    return LIS2DUXS12_ERROR;
 8002d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d20:	e014      	b.n	8002d4c <LIS2DUXS12_ACC_Disable+0xa4>
  }

  mode.odr = LIS2DUXS12_OFF;
 8002d22:	2300      	movs	r3, #0
 8002d24:	723b      	strb	r3, [r7, #8]

  if (lis2duxs12_mode_set(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	3320      	adds	r3, #32
 8002d2a:	f107 0208 	add.w	r2, r7, #8
 8002d2e:	4611      	mov	r1, r2
 8002d30:	4618      	mov	r0, r3
 8002d32:	f000 fed5 	bl	8003ae0 <lis2duxs12_mode_set>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <LIS2DUXS12_ACC_Disable+0x9a>
  {
    return LIS2DUXS12_ERROR;
 8002d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d40:	e004      	b.n	8002d4c <LIS2DUXS12_ACC_Disable+0xa4>
  }

  pObj->acc_is_enabled = 0;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LIS2DUXS12_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	44480000 	.word	0x44480000
 8002d58:	43c80000 	.word	0x43c80000

08002d5c <LIS2DUXS12_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_GetSensitivity(LIS2DUXS12_Object_t *pObj, float_t *Sensitivity)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DUXS12_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
  lis2duxs12_md_t mode;

  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3320      	adds	r3, #32
 8002d6e:	f107 0208 	add.w	r2, r7, #8
 8002d72:	4611      	mov	r1, r2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 ff6f 	bl	8003c58 <lis2duxs12_mode_get>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d002      	beq.n	8002d86 <LIS2DUXS12_ACC_GetSensitivity+0x2a>
  {
    return LIS2DUXS12_ERROR;
 8002d80:	f04f 33ff 	mov.w	r3, #4294967295
 8002d84:	e026      	b.n	8002dd4 <LIS2DUXS12_ACC_GetSensitivity+0x78>
  }

  switch (mode.fs)
 8002d86:	7a7b      	ldrb	r3, [r7, #9]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d81b      	bhi.n	8002dc4 <LIS2DUXS12_ACC_GetSensitivity+0x68>
 8002d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d94 <LIS2DUXS12_ACC_GetSensitivity+0x38>)
 8002d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d92:	bf00      	nop
 8002d94:	08002da5 	.word	0x08002da5
 8002d98:	08002dad 	.word	0x08002dad
 8002d9c:	08002db5 	.word	0x08002db5
 8002da0:	08002dbd 	.word	0x08002dbd
  {
    case LIS2DUXS12_2g:
      *Sensitivity = LIS2DUXS12_ACC_SENSITIVITY_FOR_FS_2G;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	4a0d      	ldr	r2, [pc, #52]	@ (8002ddc <LIS2DUXS12_ACC_GetSensitivity+0x80>)
 8002da8:	601a      	str	r2, [r3, #0]
      break;
 8002daa:	e012      	b.n	8002dd2 <LIS2DUXS12_ACC_GetSensitivity+0x76>

    case LIS2DUXS12_4g:
      *Sensitivity = LIS2DUXS12_ACC_SENSITIVITY_FOR_FS_4G;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	4a0c      	ldr	r2, [pc, #48]	@ (8002de0 <LIS2DUXS12_ACC_GetSensitivity+0x84>)
 8002db0:	601a      	str	r2, [r3, #0]
      break;
 8002db2:	e00e      	b.n	8002dd2 <LIS2DUXS12_ACC_GetSensitivity+0x76>

    case LIS2DUXS12_8g:
      *Sensitivity = LIS2DUXS12_ACC_SENSITIVITY_FOR_FS_8G;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	4a0b      	ldr	r2, [pc, #44]	@ (8002de4 <LIS2DUXS12_ACC_GetSensitivity+0x88>)
 8002db8:	601a      	str	r2, [r3, #0]
      break;
 8002dba:	e00a      	b.n	8002dd2 <LIS2DUXS12_ACC_GetSensitivity+0x76>

    case LIS2DUXS12_16g:
      *Sensitivity = LIS2DUXS12_ACC_SENSITIVITY_FOR_FS_16G;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002de8 <LIS2DUXS12_ACC_GetSensitivity+0x8c>)
 8002dc0:	601a      	str	r2, [r3, #0]
      break;
 8002dc2:	e006      	b.n	8002dd2 <LIS2DUXS12_ACC_GetSensitivity+0x76>

    default:
      *Sensitivity = -1.0f;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	4a09      	ldr	r2, [pc, #36]	@ (8002dec <LIS2DUXS12_ACC_GetSensitivity+0x90>)
 8002dc8:	601a      	str	r2, [r3, #0]
      ret = LIS2DUXS12_ERROR;
 8002dca:	f04f 33ff 	mov.w	r3, #4294967295
 8002dce:	60fb      	str	r3, [r7, #12]
      break;
 8002dd0:	bf00      	nop
  }

  return ret;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	3d79db23 	.word	0x3d79db23
 8002de0:	3df9db23 	.word	0x3df9db23
 8002de4:	3e79db23 	.word	0x3e79db23
 8002de8:	3ef9db23 	.word	0x3ef9db23
 8002dec:	bf800000 	.word	0xbf800000

08002df0 <LIS2DUXS12_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_GetOutputDataRate(LIS2DUXS12_Object_t *pObj, float_t *Odr)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DUXS12_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60fb      	str	r3, [r7, #12]
  lis2duxs12_md_t mode;

  /* Read actual output data rate from sensor. */
  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	3320      	adds	r3, #32
 8002e02:	f107 0208 	add.w	r2, r7, #8
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f000 ff25 	bl	8003c58 <lis2duxs12_mode_get>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d002      	beq.n	8002e1a <LIS2DUXS12_ACC_GetOutputDataRate+0x2a>
  {
    return LIS2DUXS12_ERROR;
 8002e14:	f04f 33ff 	mov.w	r3, #4294967295
 8002e18:	e09b      	b.n	8002f52 <LIS2DUXS12_ACC_GetOutputDataRate+0x162>
  }

  switch (mode.odr)
 8002e1a:	7a3b      	ldrb	r3, [r7, #8]
 8002e1c:	2b2f      	cmp	r3, #47	@ 0x2f
 8002e1e:	f200 8090 	bhi.w	8002f42 <LIS2DUXS12_ACC_GetOutputDataRate+0x152>
 8002e22:	a201      	add	r2, pc, #4	@ (adr r2, 8002e28 <LIS2DUXS12_ACC_GetOutputDataRate+0x38>)
 8002e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e28:	08002ee9 	.word	0x08002ee9
 8002e2c:	08002ef3 	.word	0x08002ef3
 8002e30:	08002efb 	.word	0x08002efb
 8002e34:	08002f13 	.word	0x08002f13
 8002e38:	08002f03 	.word	0x08002f03
 8002e3c:	08002f0b 	.word	0x08002f0b
 8002e40:	08002f13 	.word	0x08002f13
 8002e44:	08002f1b 	.word	0x08002f1b
 8002e48:	08002f23 	.word	0x08002f23
 8002e4c:	08002f2b 	.word	0x08002f2b
 8002e50:	08002f33 	.word	0x08002f33
 8002e54:	08002f3b 	.word	0x08002f3b
 8002e58:	08002f43 	.word	0x08002f43
 8002e5c:	08002f43 	.word	0x08002f43
 8002e60:	08002f43 	.word	0x08002f43
 8002e64:	08002f43 	.word	0x08002f43
 8002e68:	08002f43 	.word	0x08002f43
 8002e6c:	08002f43 	.word	0x08002f43
 8002e70:	08002f43 	.word	0x08002f43
 8002e74:	08002f43 	.word	0x08002f43
 8002e78:	08002f03 	.word	0x08002f03
 8002e7c:	08002f0b 	.word	0x08002f0b
 8002e80:	08002f13 	.word	0x08002f13
 8002e84:	08002f1b 	.word	0x08002f1b
 8002e88:	08002f23 	.word	0x08002f23
 8002e8c:	08002f2b 	.word	0x08002f2b
 8002e90:	08002f33 	.word	0x08002f33
 8002e94:	08002f3b 	.word	0x08002f3b
 8002e98:	08002f43 	.word	0x08002f43
 8002e9c:	08002f43 	.word	0x08002f43
 8002ea0:	08002f43 	.word	0x08002f43
 8002ea4:	08002f43 	.word	0x08002f43
 8002ea8:	08002f43 	.word	0x08002f43
 8002eac:	08002f43 	.word	0x08002f43
 8002eb0:	08002f43 	.word	0x08002f43
 8002eb4:	08002f43 	.word	0x08002f43
 8002eb8:	08002f43 	.word	0x08002f43
 8002ebc:	08002f43 	.word	0x08002f43
 8002ec0:	08002f43 	.word	0x08002f43
 8002ec4:	08002f43 	.word	0x08002f43
 8002ec8:	08002f43 	.word	0x08002f43
 8002ecc:	08002f43 	.word	0x08002f43
 8002ed0:	08002f43 	.word	0x08002f43
 8002ed4:	08002f43 	.word	0x08002f43
 8002ed8:	08002f43 	.word	0x08002f43
 8002edc:	08002f43 	.word	0x08002f43
 8002ee0:	08002ee9 	.word	0x08002ee9
 8002ee4:	08002ee9 	.word	0x08002ee9
  {
    case LIS2DUXS12_OFF:
    case LIS2DUXS12_TRIG_PIN:
    case LIS2DUXS12_TRIG_SW:
      *Odr = 0.0f;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	f04f 0200 	mov.w	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
      break;
 8002ef0:	e02e      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_1Hz6_ULP:
      *Odr = 1.6f;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	4a19      	ldr	r2, [pc, #100]	@ (8002f5c <LIS2DUXS12_ACC_GetOutputDataRate+0x16c>)
 8002ef6:	601a      	str	r2, [r3, #0]
      break;
 8002ef8:	e02a      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_3Hz_ULP:
      *Odr = 3.0f;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	4a18      	ldr	r2, [pc, #96]	@ (8002f60 <LIS2DUXS12_ACC_GetOutputDataRate+0x170>)
 8002efe:	601a      	str	r2, [r3, #0]
      break;
 8002f00:	e026      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_6Hz_LP:
    case LIS2DUXS12_6Hz_HP:
      *Odr = 6.0f;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	4a17      	ldr	r2, [pc, #92]	@ (8002f64 <LIS2DUXS12_ACC_GetOutputDataRate+0x174>)
 8002f06:	601a      	str	r2, [r3, #0]
      break;
 8002f08:	e022      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_12Hz5_LP:
    case LIS2DUXS12_12Hz5_HP:
      *Odr = 12.5f;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	4a16      	ldr	r2, [pc, #88]	@ (8002f68 <LIS2DUXS12_ACC_GetOutputDataRate+0x178>)
 8002f0e:	601a      	str	r2, [r3, #0]
      break;
 8002f10:	e01e      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_25Hz_ULP:
    case LIS2DUXS12_25Hz_LP:
    case LIS2DUXS12_25Hz_HP:
      *Odr = 25.0f;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	4a15      	ldr	r2, [pc, #84]	@ (8002f6c <LIS2DUXS12_ACC_GetOutputDataRate+0x17c>)
 8002f16:	601a      	str	r2, [r3, #0]
      break;
 8002f18:	e01a      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_50Hz_LP:
    case LIS2DUXS12_50Hz_HP:
      *Odr = 50.0f;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	4a14      	ldr	r2, [pc, #80]	@ (8002f70 <LIS2DUXS12_ACC_GetOutputDataRate+0x180>)
 8002f1e:	601a      	str	r2, [r3, #0]
      break;
 8002f20:	e016      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_100Hz_LP:
    case LIS2DUXS12_100Hz_HP:
      *Odr = 100.0f;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	4a13      	ldr	r2, [pc, #76]	@ (8002f74 <LIS2DUXS12_ACC_GetOutputDataRate+0x184>)
 8002f26:	601a      	str	r2, [r3, #0]
      break;
 8002f28:	e012      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_200Hz_LP:
    case LIS2DUXS12_200Hz_HP:
      *Odr = 200.0f;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	4a12      	ldr	r2, [pc, #72]	@ (8002f78 <LIS2DUXS12_ACC_GetOutputDataRate+0x188>)
 8002f2e:	601a      	str	r2, [r3, #0]
      break;
 8002f30:	e00e      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_400Hz_LP:
    case LIS2DUXS12_400Hz_HP:
      *Odr = 400.0f;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	4a11      	ldr	r2, [pc, #68]	@ (8002f7c <LIS2DUXS12_ACC_GetOutputDataRate+0x18c>)
 8002f36:	601a      	str	r2, [r3, #0]
      break;
 8002f38:	e00a      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    case LIS2DUXS12_800Hz_LP:
    case LIS2DUXS12_800Hz_HP:
      *Odr = 800.0f;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	4a10      	ldr	r2, [pc, #64]	@ (8002f80 <LIS2DUXS12_ACC_GetOutputDataRate+0x190>)
 8002f3e:	601a      	str	r2, [r3, #0]
      break;
 8002f40:	e006      	b.n	8002f50 <LIS2DUXS12_ACC_GetOutputDataRate+0x160>

    default:
      *Odr = -1.0f;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	4a0f      	ldr	r2, [pc, #60]	@ (8002f84 <LIS2DUXS12_ACC_GetOutputDataRate+0x194>)
 8002f46:	601a      	str	r2, [r3, #0]
      ret = LIS2DUXS12_ERROR;
 8002f48:	f04f 33ff 	mov.w	r3, #4294967295
 8002f4c:	60fb      	str	r3, [r7, #12]
      break;
 8002f4e:	bf00      	nop
  }

  return ret;
 8002f50:	68fb      	ldr	r3, [r7, #12]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	3fcccccd 	.word	0x3fcccccd
 8002f60:	40400000 	.word	0x40400000
 8002f64:	40c00000 	.word	0x40c00000
 8002f68:	41480000 	.word	0x41480000
 8002f6c:	41c80000 	.word	0x41c80000
 8002f70:	42480000 	.word	0x42480000
 8002f74:	42c80000 	.word	0x42c80000
 8002f78:	43480000 	.word	0x43480000
 8002f7c:	43c80000 	.word	0x43c80000
 8002f80:	44480000 	.word	0x44480000
 8002f84:	bf800000 	.word	0xbf800000

08002f88 <LIS2DUXS12_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_SetOutputDataRate(LIS2DUXS12_Object_t *pObj, float_t Odr)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	ed87 0a00 	vstr	s0, [r7]
  /* By default we use high performance mode */
  return LIS2DUXS12_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LIS2DUXS12_HIGH_PERFORMANCE);
 8002f94:	2102      	movs	r1, #2
 8002f96:	ed97 0a00 	vldr	s0, [r7]
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f805 	bl	8002faa <LIS2DUXS12_ACC_SetOutputDataRate_With_Mode>
 8002fa0:	4603      	mov	r3, r0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <LIS2DUXS12_ACC_SetOutputDataRate_With_Mode>:
  * @param  Odr the output data rate value to be set
  * @param  Power the ultra low power option
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_SetOutputDataRate_With_Mode(LIS2DUXS12_Object_t *pObj, float_t Odr, LIS2DUXS12_Power_Mode_t Power)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60f8      	str	r0, [r7, #12]
 8002fb2:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	71fb      	strb	r3, [r7, #7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d108      	bne.n	8002fd6 <LIS2DUXS12_ACC_SetOutputDataRate_With_Mode+0x2c>
  {
    return LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled(pObj, Odr, Power);
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	ed97 0a02 	vldr	s0, [r7, #8]
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 f937 	bl	8003240 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	e007      	b.n	8002fe6 <LIS2DUXS12_ACC_SetOutputDataRate_With_Mode+0x3c>
  }
  else
  {
    return LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled(pObj, Odr, Power);
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	4619      	mov	r1, r3
 8002fda:	ed97 0a02 	vldr	s0, [r7, #8]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 faac 	bl	800353c <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled>
 8002fe4:	4603      	mov	r3, r0
  }
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
	...

08002ff0 <LIS2DUXS12_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_GetFullScale(LIS2DUXS12_Object_t *pObj, int32_t *FullScale)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DUXS12_OK;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
  lis2duxs12_md_t mode;

  /* Read actual full scale selection from sensor. */
  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	3320      	adds	r3, #32
 8003002:	f107 0208 	add.w	r2, r7, #8
 8003006:	4611      	mov	r1, r2
 8003008:	4618      	mov	r0, r3
 800300a:	f000 fe25 	bl	8003c58 <lis2duxs12_mode_get>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <LIS2DUXS12_ACC_GetFullScale+0x2a>
  {
    return LIS2DUXS12_ERROR;
 8003014:	f04f 33ff 	mov.w	r3, #4294967295
 8003018:	e027      	b.n	800306a <LIS2DUXS12_ACC_GetFullScale+0x7a>
  }

  switch (mode.fs)
 800301a:	7a7b      	ldrb	r3, [r7, #9]
 800301c:	2b03      	cmp	r3, #3
 800301e:	d81b      	bhi.n	8003058 <LIS2DUXS12_ACC_GetFullScale+0x68>
 8003020:	a201      	add	r2, pc, #4	@ (adr r2, 8003028 <LIS2DUXS12_ACC_GetFullScale+0x38>)
 8003022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003026:	bf00      	nop
 8003028:	08003039 	.word	0x08003039
 800302c:	08003041 	.word	0x08003041
 8003030:	08003049 	.word	0x08003049
 8003034:	08003051 	.word	0x08003051
  {
    case LIS2DUXS12_2g:
      *FullScale =  2;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2202      	movs	r2, #2
 800303c:	601a      	str	r2, [r3, #0]
      break;
 800303e:	e013      	b.n	8003068 <LIS2DUXS12_ACC_GetFullScale+0x78>

    case LIS2DUXS12_4g:
      *FullScale =  4;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2204      	movs	r2, #4
 8003044:	601a      	str	r2, [r3, #0]
      break;
 8003046:	e00f      	b.n	8003068 <LIS2DUXS12_ACC_GetFullScale+0x78>

    case LIS2DUXS12_8g:
      *FullScale =  8;
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	2208      	movs	r2, #8
 800304c:	601a      	str	r2, [r3, #0]
      break;
 800304e:	e00b      	b.n	8003068 <LIS2DUXS12_ACC_GetFullScale+0x78>

    case LIS2DUXS12_16g:
      *FullScale = 16;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	2210      	movs	r2, #16
 8003054:	601a      	str	r2, [r3, #0]
      break;
 8003056:	e007      	b.n	8003068 <LIS2DUXS12_ACC_GetFullScale+0x78>

    default:
      *FullScale = -1;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	f04f 32ff 	mov.w	r2, #4294967295
 800305e:	601a      	str	r2, [r3, #0]
      ret = LIS2DUXS12_ERROR;
 8003060:	f04f 33ff 	mov.w	r3, #4294967295
 8003064:	60fb      	str	r3, [r7, #12]
      break;
 8003066:	bf00      	nop
  }

  return ret;
 8003068:	68fb      	ldr	r3, [r7, #12]
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop

08003074 <LIS2DUXS12_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_SetFullScale(LIS2DUXS12_Object_t *pObj, int32_t FullScale)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  lis2duxs12_md_t mode;

  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3320      	adds	r3, #32
 8003082:	f107 020c 	add.w	r2, r7, #12
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f000 fde5 	bl	8003c58 <lis2duxs12_mode_get>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <LIS2DUXS12_ACC_SetFullScale+0x26>
  {
    return LIS2DUXS12_ERROR;
 8003094:	f04f 33ff 	mov.w	r3, #4294967295
 8003098:	e01f      	b.n	80030da <LIS2DUXS12_ACC_SetFullScale+0x66>
  }

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  mode.fs = (FullScale <= 2) ? LIS2DUXS12_2g
            : (FullScale <= 4) ? LIS2DUXS12_4g
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	2b02      	cmp	r3, #2
 800309e:	dd0b      	ble.n	80030b8 <LIS2DUXS12_ACC_SetFullScale+0x44>
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	dd06      	ble.n	80030b4 <LIS2DUXS12_ACC_SetFullScale+0x40>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	dc01      	bgt.n	80030b0 <LIS2DUXS12_ACC_SetFullScale+0x3c>
 80030ac:	2302      	movs	r3, #2
 80030ae:	e004      	b.n	80030ba <LIS2DUXS12_ACC_SetFullScale+0x46>
 80030b0:	2303      	movs	r3, #3
 80030b2:	e002      	b.n	80030ba <LIS2DUXS12_ACC_SetFullScale+0x46>
 80030b4:	2301      	movs	r3, #1
 80030b6:	e000      	b.n	80030ba <LIS2DUXS12_ACC_SetFullScale+0x46>
 80030b8:	2300      	movs	r3, #0
  mode.fs = (FullScale <= 2) ? LIS2DUXS12_2g
 80030ba:	737b      	strb	r3, [r7, #13]
            : (FullScale <= 8) ? LIS2DUXS12_8g
            :                    LIS2DUXS12_16g;

  if (lis2duxs12_mode_set(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3320      	adds	r3, #32
 80030c0:	f107 020c 	add.w	r2, r7, #12
 80030c4:	4611      	mov	r1, r2
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 fd0a 	bl	8003ae0 <lis2duxs12_mode_set>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d002      	beq.n	80030d8 <LIS2DUXS12_ACC_SetFullScale+0x64>
  {
    return LIS2DUXS12_ERROR;
 80030d2:	f04f 33ff 	mov.w	r3, #4294967295
 80030d6:	e000      	b.n	80030da <LIS2DUXS12_ACC_SetFullScale+0x66>
  }

  return LIS2DUXS12_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <LIS2DUXS12_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_GetAxesRaw(LIS2DUXS12_Object_t *pObj, LIS2DUXS12_AxesRaw_t *Value)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b088      	sub	sp, #32
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
 80030ea:	6039      	str	r1, [r7, #0]
  lis2duxs12_md_t mode;
  lis2duxs12_xl_data_t data;

  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3320      	adds	r3, #32
 80030f0:	f107 021c 	add.w	r2, r7, #28
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fdae 	bl	8003c58 <lis2duxs12_mode_get>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <LIS2DUXS12_ACC_GetAxesRaw+0x26>
  {
    return LIS2DUXS12_ERROR;
 8003102:	f04f 33ff 	mov.w	r3, #4294967295
 8003106:	e01b      	b.n	8003140 <LIS2DUXS12_ACC_GetAxesRaw+0x5e>
  }

  if (lis2duxs12_xl_data_get(&(pObj->Ctx), &mode, &data) != LIS2DUXS12_OK)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3320      	adds	r3, #32
 800310c:	f107 0208 	add.w	r2, r7, #8
 8003110:	f107 011c 	add.w	r1, r7, #28
 8003114:	4618      	mov	r0, r3
 8003116:	f000 fecf 	bl	8003eb8 <lis2duxs12_xl_data_get>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d002      	beq.n	8003126 <LIS2DUXS12_ACC_GetAxesRaw+0x44>
  {
    return LIS2DUXS12_ERROR;
 8003120:	f04f 33ff 	mov.w	r3, #4294967295
 8003124:	e00c      	b.n	8003140 <LIS2DUXS12_ACC_GetAxesRaw+0x5e>
  }

  Value->x = data.raw[0];
 8003126:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	801a      	strh	r2, [r3, #0]
  Value->y = data.raw[1];
 800312e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	805a      	strh	r2, [r3, #2]
  Value->z = data.raw[2];
 8003136:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	809a      	strh	r2, [r3, #4]

  return LIS2DUXS12_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3720      	adds	r7, #32
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <LIS2DUXS12_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_ACC_GetAxes(LIS2DUXS12_Object_t *pObj, LIS2DUXS12_Axes_t *Acceleration)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b088      	sub	sp, #32
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  lis2duxs12_md_t mode;
  lis2duxs12_xl_data_t data;

  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3320      	adds	r3, #32
 8003156:	f107 021c 	add.w	r2, r7, #28
 800315a:	4611      	mov	r1, r2
 800315c:	4618      	mov	r0, r3
 800315e:	f000 fd7b 	bl	8003c58 <lis2duxs12_mode_get>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d002      	beq.n	800316e <LIS2DUXS12_ACC_GetAxes+0x26>
  {
    return LIS2DUXS12_ERROR;
 8003168:	f04f 33ff 	mov.w	r3, #4294967295
 800316c:	e027      	b.n	80031be <LIS2DUXS12_ACC_GetAxes+0x76>
  }

  if (lis2duxs12_xl_data_get(&(pObj->Ctx), &mode, &data) != LIS2DUXS12_OK)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3320      	adds	r3, #32
 8003172:	f107 0208 	add.w	r2, r7, #8
 8003176:	f107 011c 	add.w	r1, r7, #28
 800317a:	4618      	mov	r0, r3
 800317c:	f000 fe9c 	bl	8003eb8 <lis2duxs12_xl_data_get>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d002      	beq.n	800318c <LIS2DUXS12_ACC_GetAxes+0x44>
  {
    return LIS2DUXS12_ERROR;
 8003186:	f04f 33ff 	mov.w	r3, #4294967295
 800318a:	e018      	b.n	80031be <LIS2DUXS12_ACC_GetAxes+0x76>
  }

  Acceleration->x = (int32_t)data.mg[0];
 800318c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003190:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003194:	ee17 2a90 	vmov	r2, s15
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)data.mg[1];
 800319c:	edd7 7a03 	vldr	s15, [r7, #12]
 80031a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031a4:	ee17 2a90 	vmov	r2, s15
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)data.mg[2];
 80031ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80031b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031b4:	ee17 2a90 	vmov	r2, s15
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	609a      	str	r2, [r3, #8]

  return LIS2DUXS12_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3720      	adds	r7, #32
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <LIS2DUXS12_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_Write_Reg(LIS2DUXS12_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	70fb      	strb	r3, [r7, #3]
 80031d2:	4613      	mov	r3, r2
 80031d4:	70bb      	strb	r3, [r7, #2]
  if (lis2duxs12_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2DUXS12_OK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f103 0020 	add.w	r0, r3, #32
 80031dc:	1cba      	adds	r2, r7, #2
 80031de:	78f9      	ldrb	r1, [r7, #3]
 80031e0:	2301      	movs	r3, #1
 80031e2:	f000 faa0 	bl	8003726 <lis2duxs12_write_reg>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d002      	beq.n	80031f2 <LIS2DUXS12_Write_Reg+0x2c>
  {
    return LIS2DUXS12_ERROR;
 80031ec:	f04f 33ff 	mov.w	r3, #4294967295
 80031f0:	e000      	b.n	80031f4 <LIS2DUXS12_Write_Reg+0x2e>
  }

  return LIS2DUXS12_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <LIS2DUXS12_Set_Mem_Bank>:
  * @param  Val the value of memory bank in reg FUNC_CFG_ACCESS
  *         0 - LIS2DUXS12_MAIN_MEM_BANK, 1 - LIS2DUXS12_EMBED_FUNC_MEM_BANK
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DUXS12_Set_Mem_Bank(LIS2DUXS12_Object_t *pObj, uint8_t Val)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LIS2DUXS12_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	60fb      	str	r3, [r7, #12]
  lis2duxs12_mem_bank_t reg;

  reg = (Val == 1U) ? LIS2DUXS12_EMBED_FUNC_MEM_BANK
        :               LIS2DUXS12_MAIN_MEM_BANK;
 800320c:	78fb      	ldrb	r3, [r7, #3]
 800320e:	2b01      	cmp	r3, #1
 8003210:	bf0c      	ite	eq
 8003212:	2301      	moveq	r3, #1
 8003214:	2300      	movne	r3, #0
 8003216:	b2db      	uxtb	r3, r3
  reg = (Val == 1U) ? LIS2DUXS12_EMBED_FUNC_MEM_BANK
 8003218:	72fb      	strb	r3, [r7, #11]

  if (lis2duxs12_mem_bank_set(&(pObj->Ctx), reg) != LIS2DUXS12_OK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3320      	adds	r3, #32
 800321e:	7afa      	ldrb	r2, [r7, #11]
 8003220:	4611      	mov	r1, r2
 8003222:	4618      	mov	r0, r3
 8003224:	f000 ff6b 	bl	80040fe <lis2duxs12_mem_bank_set>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d002      	beq.n	8003234 <LIS2DUXS12_Set_Mem_Bank+0x38>
  {
    ret = LIS2DUXS12_ERROR;
 800322e:	f04f 33ff 	mov.w	r3, #4294967295
 8003232:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003234:	68fb      	ldr	r3, [r7, #12]
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled>:
  * @param  Power the ultra low power option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled(LIS2DUXS12_Object_t *pObj, float_t Odr,
    LIS2DUXS12_Power_Mode_t Power)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	ed87 0a02 	vstr	s0, [r7, #8]
 800324c:	460b      	mov	r3, r1
 800324e:	71fb      	strb	r3, [r7, #7]
  lis2duxs12_md_t mode;

  if (lis2duxs12_mode_get(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	3320      	adds	r3, #32
 8003254:	f107 0214 	add.w	r2, r7, #20
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f000 fcfc 	bl	8003c58 <lis2duxs12_mode_get>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c>
  {
    return LIS2DUXS12_ERROR;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	e142      	b.n	80034f2 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2b2>
  }

  if (Power == LIS2DUXS12_ULTRA_LOW_POWER)
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d118      	bne.n	80032a4 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x64>
  {
    mode.odr = (Odr <= 1.6f) ? LIS2DUXS12_1Hz6_ULP
               : (Odr <= 3.0f) ? LIS2DUXS12_3Hz_ULP
 8003272:	edd7 7a02 	vldr	s15, [r7, #8]
 8003276:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 80034fc <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2bc>
 800327a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800327e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003282:	d801      	bhi.n	8003288 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x48>
 8003284:	2301      	movs	r3, #1
 8003286:	e00b      	b.n	80032a0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x60>
 8003288:	edd7 7a02 	vldr	s15, [r7, #8]
 800328c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8003290:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003298:	d801      	bhi.n	800329e <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x5e>
 800329a:	2302      	movs	r3, #2
 800329c:	e000      	b.n	80032a0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x60>
 800329e:	2303      	movs	r3, #3
    mode.odr = (Odr <= 1.6f) ? LIS2DUXS12_1Hz6_ULP
 80032a0:	753b      	strb	r3, [r7, #20]
 80032a2:	e0a4      	b.n	80033ee <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ae>
               :                 LIS2DUXS12_25Hz_ULP;
  }
  else if (Power == LIS2DUXS12_LOW_POWER)
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d14f      	bne.n	800334a <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x10a>
  {
    mode.odr = (Odr <=   6.0f) ? LIS2DUXS12_6Hz_LP
               : (Odr <=  12.5f) ? LIS2DUXS12_12Hz5_LP
 80032aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80032ae:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 80032b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ba:	d801      	bhi.n	80032c0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x80>
 80032bc:	2304      	movs	r3, #4
 80032be:	e042      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 80032c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80032c4:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80032c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d0:	d801      	bhi.n	80032d6 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x96>
 80032d2:	2305      	movs	r3, #5
 80032d4:	e037      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 80032d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80032da:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80032de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e6:	d801      	bhi.n	80032ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0xac>
 80032e8:	2306      	movs	r3, #6
 80032ea:	e02c      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 80032ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80032f0:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8003500 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c0>
 80032f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fc:	d801      	bhi.n	8003302 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0xc2>
 80032fe:	2307      	movs	r3, #7
 8003300:	e021      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 8003302:	edd7 7a02 	vldr	s15, [r7, #8]
 8003306:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8003504 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c4>
 800330a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800330e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003312:	d801      	bhi.n	8003318 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0xd8>
 8003314:	2308      	movs	r3, #8
 8003316:	e016      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 8003318:	edd7 7a02 	vldr	s15, [r7, #8]
 800331c:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8003508 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c8>
 8003320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003328:	d801      	bhi.n	800332e <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0xee>
 800332a:	2309      	movs	r3, #9
 800332c:	e00b      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 800332e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003332:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 800350c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2cc>
 8003336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800333a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333e:	d801      	bhi.n	8003344 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x104>
 8003340:	230a      	movs	r3, #10
 8003342:	e000      	b.n	8003346 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x106>
 8003344:	230b      	movs	r3, #11
    mode.odr = (Odr <=   6.0f) ? LIS2DUXS12_6Hz_LP
 8003346:	753b      	strb	r3, [r7, #20]
 8003348:	e051      	b.n	80033ee <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ae>
               : (Odr <= 100.0f) ? LIS2DUXS12_100Hz_LP
               : (Odr <= 200.0f) ? LIS2DUXS12_200Hz_LP
               : (Odr <= 400.0f) ? LIS2DUXS12_400Hz_LP
               :                   LIS2DUXS12_800Hz_LP;
  }
  else if (Power == LIS2DUXS12_HIGH_PERFORMANCE)
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	2b02      	cmp	r3, #2
 800334e:	d14e      	bne.n	80033ee <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ae>
  {
    mode.odr = (Odr <=   6.0f) ? LIS2DUXS12_6Hz_HP
               : (Odr <=  12.5f) ? LIS2DUXS12_12Hz5_HP
 8003350:	edd7 7a02 	vldr	s15, [r7, #8]
 8003354:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8003358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800335c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003360:	d801      	bhi.n	8003366 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x126>
 8003362:	2314      	movs	r3, #20
 8003364:	e042      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 8003366:	edd7 7a02 	vldr	s15, [r7, #8]
 800336a:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800336e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003376:	d801      	bhi.n	800337c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x13c>
 8003378:	2315      	movs	r3, #21
 800337a:	e037      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 800337c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003380:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8003384:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338c:	d801      	bhi.n	8003392 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x152>
 800338e:	2316      	movs	r3, #22
 8003390:	e02c      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 8003392:	edd7 7a02 	vldr	s15, [r7, #8]
 8003396:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8003500 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c0>
 800339a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800339e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a2:	d801      	bhi.n	80033a8 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x168>
 80033a4:	2317      	movs	r3, #23
 80033a6:	e021      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 80033a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80033ac:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003504 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c4>
 80033b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b8:	d801      	bhi.n	80033be <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x17e>
 80033ba:	2318      	movs	r3, #24
 80033bc:	e016      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 80033be:	edd7 7a02 	vldr	s15, [r7, #8]
 80033c2:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8003508 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2c8>
 80033c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ce:	d801      	bhi.n	80033d4 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x194>
 80033d0:	2319      	movs	r3, #25
 80033d2:	e00b      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 80033d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033d8:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800350c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2cc>
 80033dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e4:	d801      	bhi.n	80033ea <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1aa>
 80033e6:	231a      	movs	r3, #26
 80033e8:	e000      	b.n	80033ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ac>
 80033ea:	231b      	movs	r3, #27
    mode.odr = (Odr <=   6.0f) ? LIS2DUXS12_6Hz_HP
 80033ec:	753b      	strb	r3, [r7, #20]
  else
  {
    /* Do nothing */
  }

  if (lis2duxs12_mode_set(&(pObj->Ctx), &mode) != LIS2DUXS12_OK)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	3320      	adds	r3, #32
 80033f2:	f107 0214 	add.w	r2, r7, #20
 80033f6:	4611      	mov	r1, r2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 fb71 	bl	8003ae0 <lis2duxs12_mode_set>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x1ca>
  {
    return LIS2DUXS12_ERROR;
 8003404:	f04f 33ff 	mov.w	r3, #4294967295
 8003408:	e073      	b.n	80034f2 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2b2>
  }

  /* Store the current Odr value */
  pObj->acc_odr = (mode.odr == LIS2DUXS12_1Hz6_ULP) ?   1.6f
 800340a:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_3Hz_ULP)  ?   3.0f
 800340c:	2b01      	cmp	r3, #1
 800340e:	d05b      	beq.n	80034c8 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x288>
 8003410:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_6Hz_LP)   ?   6.0f
 8003412:	2b02      	cmp	r3, #2
 8003414:	d056      	beq.n	80034c4 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x284>
 8003416:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_6Hz_HP)   ?   6.0f
 8003418:	2b04      	cmp	r3, #4
 800341a:	d051      	beq.n	80034c0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x280>
 800341c:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_12Hz5_LP) ?  12.5f
 800341e:	2b14      	cmp	r3, #20
 8003420:	d04c      	beq.n	80034bc <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x27c>
 8003422:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_12Hz5_HP) ?  12.5f
 8003424:	2b05      	cmp	r3, #5
 8003426:	d047      	beq.n	80034b8 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x278>
 8003428:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_25Hz_ULP) ?  25.0f
 800342a:	2b15      	cmp	r3, #21
 800342c:	d042      	beq.n	80034b4 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x274>
 800342e:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_25Hz_LP)  ?  25.0f
 8003430:	2b03      	cmp	r3, #3
 8003432:	d03d      	beq.n	80034b0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x270>
 8003434:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_25Hz_HP)  ?  25.0f
 8003436:	2b06      	cmp	r3, #6
 8003438:	d038      	beq.n	80034ac <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x26c>
 800343a:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_50Hz_LP)  ?  50.0f
 800343c:	2b16      	cmp	r3, #22
 800343e:	d033      	beq.n	80034a8 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x268>
 8003440:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_50Hz_HP)  ?  50.0f
 8003442:	2b07      	cmp	r3, #7
 8003444:	d02e      	beq.n	80034a4 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x264>
 8003446:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_100Hz_LP) ? 100.0f
 8003448:	2b17      	cmp	r3, #23
 800344a:	d029      	beq.n	80034a0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x260>
 800344c:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_100Hz_HP) ? 100.0f
 800344e:	2b08      	cmp	r3, #8
 8003450:	d024      	beq.n	800349c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x25c>
 8003452:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_200Hz_LP) ? 200.0f
 8003454:	2b18      	cmp	r3, #24
 8003456:	d01f      	beq.n	8003498 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x258>
 8003458:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_200Hz_HP) ? 200.0f
 800345a:	2b09      	cmp	r3, #9
 800345c:	d01a      	beq.n	8003494 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x254>
 800345e:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_400Hz_LP) ? 400.0f
 8003460:	2b19      	cmp	r3, #25
 8003462:	d015      	beq.n	8003490 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x250>
 8003464:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_400Hz_HP) ? 400.0f
 8003466:	2b0a      	cmp	r3, #10
 8003468:	d010      	beq.n	800348c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x24c>
 800346a:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_800Hz_LP) ? 800.0f
 800346c:	2b1a      	cmp	r3, #26
 800346e:	d00b      	beq.n	8003488 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x248>
 8003470:	7d3b      	ldrb	r3, [r7, #20]
                  : (mode.odr == LIS2DUXS12_800Hz_HP) ? 800.0f
 8003472:	2b0b      	cmp	r3, #11
 8003474:	d006      	beq.n	8003484 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x244>
 8003476:	7d3b      	ldrb	r3, [r7, #20]
                  :                                     -1.0f;
 8003478:	2b1b      	cmp	r3, #27
 800347a:	d101      	bne.n	8003480 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x240>
 800347c:	4b24      	ldr	r3, [pc, #144]	@ (8003510 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2d0>)
 800347e:	e024      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
 8003480:	4b24      	ldr	r3, [pc, #144]	@ (8003514 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2d4>)
 8003482:	e022      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_800Hz_HP) ? 800.0f
 8003484:	4b22      	ldr	r3, [pc, #136]	@ (8003510 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2d0>)
 8003486:	e020      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_800Hz_LP) ? 800.0f
 8003488:	4b23      	ldr	r3, [pc, #140]	@ (8003518 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2d8>)
 800348a:	e01e      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_400Hz_HP) ? 400.0f
 800348c:	4b22      	ldr	r3, [pc, #136]	@ (8003518 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2d8>)
 800348e:	e01c      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_400Hz_LP) ? 400.0f
 8003490:	4b22      	ldr	r3, [pc, #136]	@ (800351c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2dc>)
 8003492:	e01a      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_200Hz_HP) ? 200.0f
 8003494:	4b21      	ldr	r3, [pc, #132]	@ (800351c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2dc>)
 8003496:	e018      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_200Hz_LP) ? 200.0f
 8003498:	4b21      	ldr	r3, [pc, #132]	@ (8003520 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e0>)
 800349a:	e016      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_100Hz_HP) ? 100.0f
 800349c:	4b20      	ldr	r3, [pc, #128]	@ (8003520 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e0>)
 800349e:	e014      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_100Hz_LP) ? 100.0f
 80034a0:	4b20      	ldr	r3, [pc, #128]	@ (8003524 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e4>)
 80034a2:	e012      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_50Hz_HP)  ?  50.0f
 80034a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003524 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e4>)
 80034a6:	e010      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_50Hz_LP)  ?  50.0f
 80034a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003528 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e8>)
 80034aa:	e00e      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_25Hz_HP)  ?  25.0f
 80034ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003528 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e8>)
 80034ae:	e00c      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_25Hz_LP)  ?  25.0f
 80034b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003528 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2e8>)
 80034b2:	e00a      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_25Hz_ULP) ?  25.0f
 80034b4:	4b1d      	ldr	r3, [pc, #116]	@ (800352c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2ec>)
 80034b6:	e008      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_12Hz5_HP) ?  12.5f
 80034b8:	4b1c      	ldr	r3, [pc, #112]	@ (800352c <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2ec>)
 80034ba:	e006      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_12Hz5_LP) ?  12.5f
 80034bc:	4b1c      	ldr	r3, [pc, #112]	@ (8003530 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2f0>)
 80034be:	e004      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_6Hz_HP)   ?   6.0f
 80034c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003530 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2f0>)
 80034c2:	e002      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_6Hz_LP)   ?   6.0f
 80034c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003534 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2f4>)
 80034c6:	e000      	b.n	80034ca <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x28a>
                  : (mode.odr == LIS2DUXS12_3Hz_ULP)  ?   3.0f
 80034c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003538 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2f8>)
  pObj->acc_odr = (mode.odr == LIS2DUXS12_1Hz6_ULP) ?   1.6f
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	6353      	str	r3, [r2, #52]	@ 0x34

  if (pObj->acc_odr == -1.0f)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80034d4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80034d8:	eef4 7a47 	vcmp.f32	s15, s14
 80034dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e0:	d102      	bne.n	80034e8 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2a8>
  {
    return LIS2DUXS12_ERROR;
 80034e2:	f04f 33ff 	mov.w	r3, #4294967295
 80034e6:	e004      	b.n	80034f2 <LIS2DUXS12_ACC_SetOutputDataRate_When_Enabled+0x2b2>
  }

  /* Store the current Power value */
  pObj->power_mode = Power;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	79fa      	ldrb	r2, [r7, #7]
 80034ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return LIS2DUXS12_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3718      	adds	r7, #24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	3fcccccd 	.word	0x3fcccccd
 8003500:	42480000 	.word	0x42480000
 8003504:	42c80000 	.word	0x42c80000
 8003508:	43480000 	.word	0x43480000
 800350c:	43c80000 	.word	0x43c80000
 8003510:	44480000 	.word	0x44480000
 8003514:	bf800000 	.word	0xbf800000
 8003518:	43c80000 	.word	0x43c80000
 800351c:	43480000 	.word	0x43480000
 8003520:	42c80000 	.word	0x42c80000
 8003524:	42480000 	.word	0x42480000
 8003528:	41c80000 	.word	0x41c80000
 800352c:	41480000 	.word	0x41480000
 8003530:	40c00000 	.word	0x40c00000
 8003534:	40400000 	.word	0x40400000
 8003538:	3fcccccd 	.word	0x3fcccccd

0800353c <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled>:
  * @param  Power the ultra low power option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled(LIS2DUXS12_Object_t *pObj, float_t Odr,
    LIS2DUXS12_Power_Mode_t Power)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	ed87 0a02 	vstr	s0, [r7, #8]
 8003548:	460b      	mov	r3, r1
 800354a:	71fb      	strb	r3, [r7, #7]
  /* Store the new Odr value */
  if (Power == LIS2DUXS12_ULTRA_LOW_POWER)
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d11a      	bne.n	8003588 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x4c>
  {
    pObj->acc_odr = (Odr <= 1.5f) ? 1.5f
                    : (Odr <= 3.0f) ? 3.0f
 8003552:	edd7 7a02 	vldr	s15, [r7, #8]
 8003556:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800355a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	d802      	bhi.n	800356a <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x2e>
 8003564:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003568:	e00b      	b.n	8003582 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x46>
                    :                25.0f;
 800356a:	edd7 7a02 	vldr	s15, [r7, #8]
 800356e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8003572:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357a:	d801      	bhi.n	8003580 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x44>
 800357c:	4b33      	ldr	r3, [pc, #204]	@ (800364c <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x110>)
 800357e:	e000      	b.n	8003582 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x46>
 8003580:	4b33      	ldr	r3, [pc, #204]	@ (8003650 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x114>)
    pObj->acc_odr = (Odr <= 1.5f) ? 1.5f
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	6353      	str	r3, [r2, #52]	@ 0x34
 8003586:	e055      	b.n	8003634 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf8>
  }
  else if ((Power == LIS2DUXS12_LOW_POWER) || (Power == LIS2DUXS12_HIGH_PERFORMANCE))
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d002      	beq.n	8003594 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x58>
 800358e:	79fb      	ldrb	r3, [r7, #7]
 8003590:	2b02      	cmp	r3, #2
 8003592:	d14f      	bne.n	8003634 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf8>
  {
    pObj->acc_odr = (Odr <=   6.0f) ?   6.0f
                    : (Odr <=  12.5f) ?  12.5f
 8003594:	edd7 7a02 	vldr	s15, [r7, #8]
 8003598:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 800359c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a4:	d801      	bhi.n	80035aa <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x6e>
 80035a6:	4b2b      	ldr	r3, [pc, #172]	@ (8003654 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x118>)
 80035a8:	e042      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
                    : (Odr <=  25.0f) ?  25.0f
 80035aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80035ae:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80035b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ba:	d801      	bhi.n	80035c0 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x84>
 80035bc:	4b26      	ldr	r3, [pc, #152]	@ (8003658 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x11c>)
 80035be:	e037      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
                    : (Odr <=  50.0f) ?  50.0f
 80035c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80035c4:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80035c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d0:	d801      	bhi.n	80035d6 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x9a>
 80035d2:	4b1f      	ldr	r3, [pc, #124]	@ (8003650 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x114>)
 80035d4:	e02c      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
                    : (Odr <= 100.0f) ? 100.0f
 80035d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80035da:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800365c <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x120>
 80035de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e6:	d801      	bhi.n	80035ec <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xb0>
 80035e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003660 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x124>)
 80035ea:	e021      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
                    : (Odr <= 200.0f) ? 200.0f
 80035ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80035f0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8003664 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x128>
 80035f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fc:	d801      	bhi.n	8003602 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xc6>
 80035fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003668 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x12c>)
 8003600:	e016      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
                    : (Odr <= 400.0f) ? 400.0f
 8003602:	edd7 7a02 	vldr	s15, [r7, #8]
 8003606:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800366c <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x130>
 800360a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800360e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003612:	d801      	bhi.n	8003618 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xdc>
 8003614:	4b16      	ldr	r3, [pc, #88]	@ (8003670 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x134>)
 8003616:	e00b      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
                    :                   800.0f;
 8003618:	edd7 7a02 	vldr	s15, [r7, #8]
 800361c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003674 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x138>
 8003620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003628:	d801      	bhi.n	800362e <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf2>
 800362a:	4b13      	ldr	r3, [pc, #76]	@ (8003678 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x13c>)
 800362c:	e000      	b.n	8003630 <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0xf4>
 800362e:	4b13      	ldr	r3, [pc, #76]	@ (800367c <LIS2DUXS12_ACC_SetOutputDataRate_When_Disabled+0x140>)
    pObj->acc_odr = (Odr <=   6.0f) ?   6.0f
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	6353      	str	r3, [r2, #52]	@ 0x34
  {
    /* Do nothing */
  }

  /* Store the new Power value */
  pObj->power_mode = Power;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	79fa      	ldrb	r2, [r7, #7]
 8003638:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return LIS2DUXS12_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3714      	adds	r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40400000 	.word	0x40400000
 8003650:	41c80000 	.word	0x41c80000
 8003654:	40c00000 	.word	0x40c00000
 8003658:	41480000 	.word	0x41480000
 800365c:	42480000 	.word	0x42480000
 8003660:	42480000 	.word	0x42480000
 8003664:	42c80000 	.word	0x42c80000
 8003668:	42c80000 	.word	0x42c80000
 800366c:	43480000 	.word	0x43480000
 8003670:	43480000 	.word	0x43480000
 8003674:	43c80000 	.word	0x43c80000
 8003678:	43c80000 	.word	0x43c80000
 800367c:	44480000 	.word	0x44480000

08003680 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003680:	b590      	push	{r4, r7, lr}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	607a      	str	r2, [r7, #4]
 800368a:	461a      	mov	r2, r3
 800368c:	460b      	mov	r3, r1
 800368e:	72fb      	strb	r3, [r7, #11]
 8003690:	4613      	mov	r3, r2
 8003692:	813b      	strh	r3, [r7, #8]
  LIS2DUXS12_Object_t *pObj = (LIS2DUXS12_Object_t *)Handle;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	695c      	ldr	r4, [r3, #20]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	7b1b      	ldrb	r3, [r3, #12]
 80036a0:	4618      	mov	r0, r3
 80036a2:	7afb      	ldrb	r3, [r7, #11]
 80036a4:	b299      	uxth	r1, r3
 80036a6:	893b      	ldrh	r3, [r7, #8]
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	47a0      	blx	r4
 80036ac:	4603      	mov	r3, r0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	371c      	adds	r7, #28
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd90      	pop	{r4, r7, pc}

080036b6 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80036b6:	b590      	push	{r4, r7, lr}
 80036b8:	b087      	sub	sp, #28
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	60f8      	str	r0, [r7, #12]
 80036be:	607a      	str	r2, [r7, #4]
 80036c0:	461a      	mov	r2, r3
 80036c2:	460b      	mov	r3, r1
 80036c4:	72fb      	strb	r3, [r7, #11]
 80036c6:	4613      	mov	r3, r2
 80036c8:	813b      	strh	r3, [r7, #8]
  LIS2DUXS12_Object_t *pObj = (LIS2DUXS12_Object_t *)Handle;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	691c      	ldr	r4, [r3, #16]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	7b1b      	ldrb	r3, [r3, #12]
 80036d6:	4618      	mov	r0, r3
 80036d8:	7afb      	ldrb	r3, [r7, #11]
 80036da:	b299      	uxth	r1, r3
 80036dc:	893b      	ldrh	r3, [r7, #8]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	47a0      	blx	r4
 80036e2:	4603      	mov	r3, r0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	371c      	adds	r7, #28
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd90      	pop	{r4, r7, pc}

080036ec <lis2duxs12_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lis2duxs12_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                                   uint16_t len)
{
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	461a      	mov	r2, r3
 80036f8:	460b      	mov	r3, r1
 80036fa:	72fb      	strb	r3, [r7, #11]
 80036fc:	4613      	mov	r3, r2
 80036fe:	813b      	strh	r3, [r7, #8]
  if (ctx == NULL)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d102      	bne.n	800370c <lis2duxs12_read_reg+0x20>
  {
    return -1;
 8003706:	f04f 33ff 	mov.w	r3, #4294967295
 800370a:	e008      	b.n	800371e <lis2duxs12_read_reg+0x32>
  }

  return ctx->read_reg(ctx->handle, reg, data, len);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	685c      	ldr	r4, [r3, #4]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	68d8      	ldr	r0, [r3, #12]
 8003714:	893b      	ldrh	r3, [r7, #8]
 8003716:	7af9      	ldrb	r1, [r7, #11]
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	47a0      	blx	r4
 800371c:	4603      	mov	r3, r0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bd90      	pop	{r4, r7, pc}

08003726 <lis2duxs12_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lis2duxs12_write_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                                    uint16_t len)
{
 8003726:	b590      	push	{r4, r7, lr}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	60f8      	str	r0, [r7, #12]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	461a      	mov	r2, r3
 8003732:	460b      	mov	r3, r1
 8003734:	72fb      	strb	r3, [r7, #11]
 8003736:	4613      	mov	r3, r2
 8003738:	813b      	strh	r3, [r7, #8]
  if (ctx == NULL)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d102      	bne.n	8003746 <lis2duxs12_write_reg+0x20>
  {
    return -1;
 8003740:	f04f 33ff 	mov.w	r3, #4294967295
 8003744:	e008      	b.n	8003758 <lis2duxs12_write_reg+0x32>
  }

  return ctx->write_reg(ctx->handle, reg, data, len);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681c      	ldr	r4, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	68d8      	ldr	r0, [r3, #12]
 800374e:	893b      	ldrh	r3, [r7, #8]
 8003750:	7af9      	ldrb	r1, [r7, #11]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	47a0      	blx	r4
 8003756:	4603      	mov	r3, r0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	bd90      	pop	{r4, r7, pc}

08003760 <lis2duxs12_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lis2duxs12_from_fs2g_to_mg(int16_t lsb)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	80fb      	strh	r3, [r7, #6]
  return (float_t)lsb * 0.061f;
 800376a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800376e:	ee07 3a90 	vmov	s15, r3
 8003772:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003776:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800378c <lis2duxs12_from_fs2g_to_mg+0x2c>
 800377a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800377e:	eeb0 0a67 	vmov.f32	s0, s15
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr
 800378c:	3d79db23 	.word	0x3d79db23

08003790 <lis2duxs12_from_fs4g_to_mg>:

float_t lis2duxs12_from_fs4g_to_mg(int16_t lsb)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	80fb      	strh	r3, [r7, #6]
  return (float_t)lsb * 0.122f;
 800379a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800379e:	ee07 3a90 	vmov	s15, r3
 80037a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037a6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80037bc <lis2duxs12_from_fs4g_to_mg+0x2c>
 80037aa:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80037ae:	eeb0 0a67 	vmov.f32	s0, s15
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	3df9db23 	.word	0x3df9db23

080037c0 <lis2duxs12_from_fs8g_to_mg>:

float_t lis2duxs12_from_fs8g_to_mg(int16_t lsb)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	80fb      	strh	r3, [r7, #6]
  return (float_t)lsb * 0.244f;
 80037ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037ce:	ee07 3a90 	vmov	s15, r3
 80037d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037d6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80037ec <lis2duxs12_from_fs8g_to_mg+0x2c>
 80037da:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80037de:	eeb0 0a67 	vmov.f32	s0, s15
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	3e79db23 	.word	0x3e79db23

080037f0 <lis2duxs12_from_fs16g_to_mg>:

float_t lis2duxs12_from_fs16g_to_mg(int16_t lsb)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	80fb      	strh	r3, [r7, #6]
  return (float_t)lsb * 0.488f;
 80037fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037fe:	ee07 3a90 	vmov	s15, r3
 8003802:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003806:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800381c <lis2duxs12_from_fs16g_to_mg+0x2c>
 800380a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800380e:	eeb0 0a67 	vmov.f32	s0, s15
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	3ef9db23 	.word	0x3ef9db23

08003820 <lis2duxs12_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_device_id_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_WHO_AM_I, val, 1);
 800382a:	2301      	movs	r3, #1
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	210f      	movs	r1, #15
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f7ff ff5b 	bl	80036ec <lis2duxs12_read_reg>
 8003836:	60f8      	str	r0, [r7, #12]

  return ret;
 8003838:	68fb      	ldr	r3, [r7, #12]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
	...

08003844 <lis2duxs12_init_set>:
  * @param  val   configures the bus operating mode.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_init_set(const stmdev_ctx_t *ctx, lis2duxs12_init_t val)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	460b      	mov	r3, r1
 800384e:	70fb      	strb	r3, [r7, #3]
  lis2duxs12_ctrl1_t ctrl1;
  lis2duxs12_ctrl4_t ctrl4;
  lis2duxs12_status_t status;
  uint8_t cnt = 0;
 8003850:	2300      	movs	r3, #0
 8003852:	77fb      	strb	r3, [r7, #31]
  int32_t ret = 0;
 8003854:	2300      	movs	r3, #0
 8003856:	61bb      	str	r3, [r7, #24]

  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL1, (uint8_t *)&ctrl1, 1);
 8003858:	f107 0214 	add.w	r2, r7, #20
 800385c:	2301      	movs	r3, #1
 800385e:	2110      	movs	r1, #16
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f7ff ff43 	bl	80036ec <lis2duxs12_read_reg>
 8003866:	4602      	mov	r2, r0
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	4413      	add	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 800386e:	f107 0210 	add.w	r2, r7, #16
 8003872:	2301      	movs	r3, #1
 8003874:	2113      	movs	r1, #19
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f7ff ff38 	bl	80036ec <lis2duxs12_read_reg>
 800387c:	4602      	mov	r2, r0
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	4413      	add	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
  switch (val)
 8003884:	78fb      	ldrb	r3, [r7, #3]
 8003886:	2b03      	cmp	r3, #3
 8003888:	f200 80ca 	bhi.w	8003a20 <lis2duxs12_init_set+0x1dc>
 800388c:	a201      	add	r2, pc, #4	@ (adr r2, 8003894 <lis2duxs12_init_set+0x50>)
 800388e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003892:	bf00      	nop
 8003894:	08003995 	.word	0x08003995
 8003898:	080038a5 	.word	0x080038a5
 800389c:	0800391f 	.word	0x0800391f
 80038a0:	080039db 	.word	0x080039db
  {
    case LIS2DUXS12_BOOT:
      ctrl4.boot = PROPERTY_ENABLE;
 80038a4:	7c3b      	ldrb	r3, [r7, #16]
 80038a6:	f043 0301 	orr.w	r3, r3, #1
 80038aa:	743b      	strb	r3, [r7, #16]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 80038ac:	f107 0210 	add.w	r2, r7, #16
 80038b0:	2301      	movs	r3, #1
 80038b2:	2113      	movs	r1, #19
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ff36 	bl	8003726 <lis2duxs12_write_reg>
 80038ba:	4602      	mov	r2, r0
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	4413      	add	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
      if (ret != 0)
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f040 80bb 	bne.w	8003a40 <lis2duxs12_init_set+0x1fc>
        break;
      }

      do
      {
        ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 80038ca:	f107 0210 	add.w	r2, r7, #16
 80038ce:	2301      	movs	r3, #1
 80038d0:	2113      	movs	r1, #19
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7ff ff0a 	bl	80036ec <lis2duxs12_read_reg>
 80038d8:	61b8      	str	r0, [r7, #24]
        if (ret != 0)
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d113      	bne.n	8003908 <lis2duxs12_init_set+0xc4>
        {
          break;
        }

        /* boot procedure ended correctly */
        if (ctrl4.boot == 0U)
 80038e0:	7c3b      	ldrb	r3, [r7, #16]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00f      	beq.n	800390c <lis2duxs12_init_set+0xc8>
        {
          break;
        }

        if (ctx->mdelay != NULL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d003      	beq.n	80038fc <lis2duxs12_init_set+0xb8>
        {
          ctx->mdelay(25); /* 25 ms of boot time */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	2019      	movs	r0, #25
 80038fa:	4798      	blx	r3
        }
      } while (cnt++ < 5U);
 80038fc:	7ffb      	ldrb	r3, [r7, #31]
 80038fe:	1c5a      	adds	r2, r3, #1
 8003900:	77fa      	strb	r2, [r7, #31]
 8003902:	2b04      	cmp	r3, #4
 8003904:	d9e1      	bls.n	80038ca <lis2duxs12_init_set+0x86>
 8003906:	e002      	b.n	800390e <lis2duxs12_init_set+0xca>
          break;
 8003908:	bf00      	nop
 800390a:	e000      	b.n	800390e <lis2duxs12_init_set+0xca>
          break;
 800390c:	bf00      	nop

      if (cnt >= 5U)
 800390e:	7ffb      	ldrb	r3, [r7, #31]
 8003910:	2b04      	cmp	r3, #4
 8003912:	f240 8097 	bls.w	8003a44 <lis2duxs12_init_set+0x200>
      {
        ret = -1;  /* boot procedure failed */
 8003916:	f04f 33ff 	mov.w	r3, #4294967295
 800391a:	61bb      	str	r3, [r7, #24]
      }
      break;
 800391c:	e092      	b.n	8003a44 <lis2duxs12_init_set+0x200>
    case LIS2DUXS12_RESET:
      ctrl1.sw_reset = PROPERTY_ENABLE;
 800391e:	7d3b      	ldrb	r3, [r7, #20]
 8003920:	f043 0320 	orr.w	r3, r3, #32
 8003924:	753b      	strb	r3, [r7, #20]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL1, (uint8_t *)&ctrl1, 1);
 8003926:	f107 0214 	add.w	r2, r7, #20
 800392a:	2301      	movs	r3, #1
 800392c:	2110      	movs	r1, #16
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff fef9 	bl	8003726 <lis2duxs12_write_reg>
 8003934:	4602      	mov	r2, r0
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	4413      	add	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
      if (ret != 0)
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	2b00      	cmp	r3, #0
 8003940:	f040 8082 	bne.w	8003a48 <lis2duxs12_init_set+0x204>
        break;
      }

      do
      {
        ret = lis2duxs12_status_get(ctx, &status);
 8003944:	f107 030c 	add.w	r3, r7, #12
 8003948:	4619      	mov	r1, r3
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f884 	bl	8003a58 <lis2duxs12_status_get>
 8003950:	61b8      	str	r0, [r7, #24]
        if (ret != 0)
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d113      	bne.n	8003980 <lis2duxs12_init_set+0x13c>
        {
          break;
        }

        /* sw-reset procedure ended correctly */
        if (status.sw_reset == 0U)
 8003958:	7b3b      	ldrb	r3, [r7, #12]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00f      	beq.n	8003984 <lis2duxs12_init_set+0x140>
        {
          break;
        }

        if (ctx->mdelay != NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <lis2duxs12_init_set+0x130>
        {
          ctx->mdelay(1); /* should be 50 us */
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2001      	movs	r0, #1
 8003972:	4798      	blx	r3
        }
      } while (cnt++ < 5U);
 8003974:	7ffb      	ldrb	r3, [r7, #31]
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	77fa      	strb	r2, [r7, #31]
 800397a:	2b04      	cmp	r3, #4
 800397c:	d9e2      	bls.n	8003944 <lis2duxs12_init_set+0x100>
 800397e:	e002      	b.n	8003986 <lis2duxs12_init_set+0x142>
          break;
 8003980:	bf00      	nop
 8003982:	e000      	b.n	8003986 <lis2duxs12_init_set+0x142>
          break;
 8003984:	bf00      	nop

      if (cnt >= 5U)
 8003986:	7ffb      	ldrb	r3, [r7, #31]
 8003988:	2b04      	cmp	r3, #4
 800398a:	d95f      	bls.n	8003a4c <lis2duxs12_init_set+0x208>
      {
        ret = -1;  /* sw-reset procedure failed */
 800398c:	f04f 33ff 	mov.w	r3, #4294967295
 8003990:	61bb      	str	r3, [r7, #24]
      }
      break;
 8003992:	e05b      	b.n	8003a4c <lis2duxs12_init_set+0x208>
    case LIS2DUXS12_SENSOR_ONLY_ON:
      /* no embedded funcs are used */
      ctrl4.emb_func_en = PROPERTY_DISABLE;
 8003994:	7c3b      	ldrb	r3, [r7, #16]
 8003996:	f023 0310 	bic.w	r3, r3, #16
 800399a:	743b      	strb	r3, [r7, #16]
      ctrl4.bdu = PROPERTY_ENABLE;
 800399c:	7c3b      	ldrb	r3, [r7, #16]
 800399e:	f043 0320 	orr.w	r3, r3, #32
 80039a2:	743b      	strb	r3, [r7, #16]
      ctrl1.if_add_inc = PROPERTY_ENABLE;
 80039a4:	7d3b      	ldrb	r3, [r7, #20]
 80039a6:	f043 0310 	orr.w	r3, r3, #16
 80039aa:	753b      	strb	r3, [r7, #20]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 80039ac:	f107 0210 	add.w	r2, r7, #16
 80039b0:	2301      	movs	r3, #1
 80039b2:	2113      	movs	r1, #19
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7ff feb6 	bl	8003726 <lis2duxs12_write_reg>
 80039ba:	4602      	mov	r2, r0
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	4413      	add	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL1, (uint8_t *)&ctrl1, 1);
 80039c2:	f107 0214 	add.w	r2, r7, #20
 80039c6:	2301      	movs	r3, #1
 80039c8:	2110      	movs	r1, #16
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7ff feab 	bl	8003726 <lis2duxs12_write_reg>
 80039d0:	4602      	mov	r2, r0
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	4413      	add	r3, r2
 80039d6:	61bb      	str	r3, [r7, #24]
      break;
 80039d8:	e039      	b.n	8003a4e <lis2duxs12_init_set+0x20a>
    case LIS2DUXS12_SENSOR_EMB_FUNC_ON:
      /* complete configuration is used */
      ctrl4.emb_func_en = PROPERTY_ENABLE;
 80039da:	7c3b      	ldrb	r3, [r7, #16]
 80039dc:	f043 0310 	orr.w	r3, r3, #16
 80039e0:	743b      	strb	r3, [r7, #16]
      ctrl4.bdu = PROPERTY_ENABLE;
 80039e2:	7c3b      	ldrb	r3, [r7, #16]
 80039e4:	f043 0320 	orr.w	r3, r3, #32
 80039e8:	743b      	strb	r3, [r7, #16]
      ctrl1.if_add_inc = PROPERTY_ENABLE;
 80039ea:	7d3b      	ldrb	r3, [r7, #20]
 80039ec:	f043 0310 	orr.w	r3, r3, #16
 80039f0:	753b      	strb	r3, [r7, #20]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 80039f2:	f107 0210 	add.w	r2, r7, #16
 80039f6:	2301      	movs	r3, #1
 80039f8:	2113      	movs	r1, #19
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff fe93 	bl	8003726 <lis2duxs12_write_reg>
 8003a00:	4602      	mov	r2, r0
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	4413      	add	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL1, (uint8_t *)&ctrl1, 1);
 8003a08:	f107 0214 	add.w	r2, r7, #20
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	2110      	movs	r1, #16
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7ff fe88 	bl	8003726 <lis2duxs12_write_reg>
 8003a16:	4602      	mov	r2, r0
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
      break;
 8003a1e:	e016      	b.n	8003a4e <lis2duxs12_init_set+0x20a>
    default:
      ctrl1.sw_reset = PROPERTY_ENABLE;
 8003a20:	7d3b      	ldrb	r3, [r7, #20]
 8003a22:	f043 0320 	orr.w	r3, r3, #32
 8003a26:	753b      	strb	r3, [r7, #20]
      ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL1, (uint8_t *)&ctrl1, 1);
 8003a28:	f107 0214 	add.w	r2, r7, #20
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	2110      	movs	r1, #16
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7ff fe78 	bl	8003726 <lis2duxs12_write_reg>
 8003a36:	4602      	mov	r2, r0
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
      break;
 8003a3e:	e006      	b.n	8003a4e <lis2duxs12_init_set+0x20a>
        break;
 8003a40:	bf00      	nop
 8003a42:	e004      	b.n	8003a4e <lis2duxs12_init_set+0x20a>
      break;
 8003a44:	bf00      	nop
 8003a46:	e002      	b.n	8003a4e <lis2duxs12_init_set+0x20a>
        break;
 8003a48:	bf00      	nop
 8003a4a:	e000      	b.n	8003a4e <lis2duxs12_init_set+0x20a>
      break;
 8003a4c:	bf00      	nop
  }
  return ret;
 8003a4e:	69bb      	ldr	r3, [r7, #24]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3720      	adds	r7, #32
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <lis2duxs12_status_get>:
  * @param  val   the status of the device.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_status_get(const stmdev_ctx_t *ctx, lis2duxs12_status_t *val)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  lis2duxs12_status_register_t status_register;
  lis2duxs12_ctrl1_t ctrl1;
  lis2duxs12_ctrl4_t ctrl4;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_STATUS,
 8003a62:	f107 0210 	add.w	r2, r7, #16
 8003a66:	2301      	movs	r3, #1
 8003a68:	2125      	movs	r1, #37	@ 0x25
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7ff fe3e 	bl	80036ec <lis2duxs12_read_reg>
 8003a70:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&status_register, 1);
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL1, (uint8_t *)&ctrl1, 1);
 8003a72:	f107 020c 	add.w	r2, r7, #12
 8003a76:	2301      	movs	r3, #1
 8003a78:	2110      	movs	r1, #16
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7ff fe36 	bl	80036ec <lis2duxs12_read_reg>
 8003a80:	4602      	mov	r2, r0
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	4413      	add	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 8003a88:	f107 0208 	add.w	r2, r7, #8
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	2113      	movs	r1, #19
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff fe2b 	bl	80036ec <lis2duxs12_read_reg>
 8003a96:	4602      	mov	r2, r0
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]

  val->sw_reset = ctrl1.sw_reset;
 8003a9e:	7b3b      	ldrb	r3, [r7, #12]
 8003aa0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003aa4:	b2d9      	uxtb	r1, r3
 8003aa6:	683a      	ldr	r2, [r7, #0]
 8003aa8:	7813      	ldrb	r3, [r2, #0]
 8003aaa:	f361 0300 	bfi	r3, r1, #0, #1
 8003aae:	7013      	strb	r3, [r2, #0]
  val->boot     = ctrl4.boot;
 8003ab0:	7a3b      	ldrb	r3, [r7, #8]
 8003ab2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003ab6:	b2d9      	uxtb	r1, r3
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	7813      	ldrb	r3, [r2, #0]
 8003abc:	f361 0341 	bfi	r3, r1, #1, #1
 8003ac0:	7013      	strb	r3, [r2, #0]
  val->drdy     = status_register.drdy;
 8003ac2:	7c3b      	ldrb	r3, [r7, #16]
 8003ac4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003ac8:	b2d9      	uxtb	r1, r3
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	7813      	ldrb	r3, [r2, #0]
 8003ace:	f361 0382 	bfi	r3, r1, #2, #1
 8003ad2:	7013      	strb	r3, [r2, #0]

  return ret;
 8003ad4:	697b      	ldr	r3, [r7, #20]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3718      	adds	r7, #24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
	...

08003ae0 <lis2duxs12_mode_set>:
  * @param  val   set the sensor FS and ODR.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_mode_set(const stmdev_ctx_t *ctx, const lis2duxs12_md_t *val)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  lis2duxs12_ctrl3_t ctrl3;
  lis2duxs12_ctrl5_t ctrl5;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL5, (uint8_t *)&ctrl5, 1);
 8003aea:	f107 020c 	add.w	r2, r7, #12
 8003aee:	2301      	movs	r3, #1
 8003af0:	2114      	movs	r1, #20
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7ff fdfa 	bl	80036ec <lis2duxs12_read_reg>
 8003af8:	6178      	str	r0, [r7, #20]

  ctrl5.odr = (uint8_t)val->odr & 0xFU;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	b2da      	uxtb	r2, r3
 8003b04:	7b3b      	ldrb	r3, [r7, #12]
 8003b06:	f362 1307 	bfi	r3, r2, #4, #4
 8003b0a:	733b      	strb	r3, [r7, #12]
  ctrl5.fs = (uint8_t)val->fs;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	785b      	ldrb	r3, [r3, #1]
 8003b10:	f003 0303 	and.w	r3, r3, #3
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	7b3b      	ldrb	r3, [r7, #12]
 8003b18:	f362 0301 	bfi	r3, r2, #0, #2
 8003b1c:	733b      	strb	r3, [r7, #12]

  /* set the bandwidth */
  switch (val->odr)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b06      	cmp	r3, #6
 8003b24:	d859      	bhi.n	8003bda <lis2duxs12_mode_set+0xfa>
 8003b26:	a201      	add	r2, pc, #4	@ (adr r2, 8003b2c <lis2duxs12_mode_set+0x4c>)
 8003b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2c:	08003b49 	.word	0x08003b49
 8003b30:	08003b49 	.word	0x08003b49
 8003b34:	08003b49 	.word	0x08003b49
 8003b38:	08003b49 	.word	0x08003b49
 8003b3c:	08003b53 	.word	0x08003b53
 8003b40:	08003b6f 	.word	0x08003b6f
 8003b44:	08003b9b 	.word	0x08003b9b
    /* no anti-aliasing filter present */
    case LIS2DUXS12_OFF:
    case LIS2DUXS12_1Hz6_ULP:
    case LIS2DUXS12_3Hz_ULP:
    case LIS2DUXS12_25Hz_ULP:
      ctrl5.bw = 0x0;
 8003b48:	7b3b      	ldrb	r3, [r7, #12]
 8003b4a:	f023 030c 	bic.w	r3, r3, #12
 8003b4e:	733b      	strb	r3, [r7, #12]
      break;
 8003b50:	e04d      	b.n	8003bee <lis2duxs12_mode_set+0x10e>

    /* low-power mode with ODR < 50 Hz */
    case LIS2DUXS12_6Hz_LP:
      switch (val->bw)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	789b      	ldrb	r3, [r3, #2]
 8003b56:	2b03      	cmp	r3, #3
 8003b58:	d003      	beq.n	8003b62 <lis2duxs12_mode_set+0x82>
        default:
        case LIS2DUXS12_ODR_div_2:
        case LIS2DUXS12_ODR_div_4:
        case LIS2DUXS12_ODR_div_8:
          /* value not allowed */
          ret = -1;
 8003b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5e:	617b      	str	r3, [r7, #20]
          break;
 8003b60:	e004      	b.n	8003b6c <lis2duxs12_mode_set+0x8c>
        case LIS2DUXS12_ODR_div_16:
          ctrl5.bw = 0x3;
 8003b62:	7b3b      	ldrb	r3, [r7, #12]
 8003b64:	f043 030c 	orr.w	r3, r3, #12
 8003b68:	733b      	strb	r3, [r7, #12]
          break;
 8003b6a:	bf00      	nop
      }
      break;
 8003b6c:	e03f      	b.n	8003bee <lis2duxs12_mode_set+0x10e>
    case LIS2DUXS12_12Hz5_LP:
      switch (val->bw)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	789b      	ldrb	r3, [r3, #2]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d005      	beq.n	8003b82 <lis2duxs12_mode_set+0xa2>
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d009      	beq.n	8003b8e <lis2duxs12_mode_set+0xae>
      {
        default:
        case LIS2DUXS12_ODR_div_2:
        case LIS2DUXS12_ODR_div_4:
          /* value not allowed */
          ret = -1;
 8003b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b7e:	617b      	str	r3, [r7, #20]
          break;
 8003b80:	e00a      	b.n	8003b98 <lis2duxs12_mode_set+0xb8>
        case LIS2DUXS12_ODR_div_8:
          ctrl5.bw = 0x2;
 8003b82:	7b3b      	ldrb	r3, [r7, #12]
 8003b84:	2202      	movs	r2, #2
 8003b86:	f362 0383 	bfi	r3, r2, #2, #2
 8003b8a:	733b      	strb	r3, [r7, #12]
          break;
 8003b8c:	e004      	b.n	8003b98 <lis2duxs12_mode_set+0xb8>
        case LIS2DUXS12_ODR_div_16:
          ctrl5.bw = 0x3;
 8003b8e:	7b3b      	ldrb	r3, [r7, #12]
 8003b90:	f043 030c 	orr.w	r3, r3, #12
 8003b94:	733b      	strb	r3, [r7, #12]
          break;
 8003b96:	bf00      	nop
      }
      break;
 8003b98:	e029      	b.n	8003bee <lis2duxs12_mode_set+0x10e>
    case LIS2DUXS12_25Hz_LP:
      switch (val->bw)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	789b      	ldrb	r3, [r3, #2]
 8003b9e:	2b03      	cmp	r3, #3
 8003ba0:	d015      	beq.n	8003bce <lis2duxs12_mode_set+0xee>
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	dc03      	bgt.n	8003bae <lis2duxs12_mode_set+0xce>
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d005      	beq.n	8003bb6 <lis2duxs12_mode_set+0xd6>
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d009      	beq.n	8003bc2 <lis2duxs12_mode_set+0xe2>
      {
        default:
        case LIS2DUXS12_ODR_div_2:
          /* value not allowed */
          ret = -1;
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	617b      	str	r3, [r7, #20]
          break;
 8003bb4:	e010      	b.n	8003bd8 <lis2duxs12_mode_set+0xf8>
        case LIS2DUXS12_ODR_div_4:
          ctrl5.bw = 0x1;
 8003bb6:	7b3b      	ldrb	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f362 0383 	bfi	r3, r2, #2, #2
 8003bbe:	733b      	strb	r3, [r7, #12]
          break;
 8003bc0:	e00a      	b.n	8003bd8 <lis2duxs12_mode_set+0xf8>
        case LIS2DUXS12_ODR_div_8:
          ctrl5.bw = 0x2;
 8003bc2:	7b3b      	ldrb	r3, [r7, #12]
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	f362 0383 	bfi	r3, r2, #2, #2
 8003bca:	733b      	strb	r3, [r7, #12]
          break;
 8003bcc:	e004      	b.n	8003bd8 <lis2duxs12_mode_set+0xf8>
        case LIS2DUXS12_ODR_div_16:
          ctrl5.bw = 0x3;
 8003bce:	7b3b      	ldrb	r3, [r7, #12]
 8003bd0:	f043 030c 	orr.w	r3, r3, #12
 8003bd4:	733b      	strb	r3, [r7, #12]
          break;
 8003bd6:	bf00      	nop
      }
      break;
 8003bd8:	e009      	b.n	8003bee <lis2duxs12_mode_set+0x10e>
    case LIS2DUXS12_100Hz_HP:
    case LIS2DUXS12_200Hz_HP:
    case LIS2DUXS12_400Hz_HP:
    case LIS2DUXS12_800Hz_HP:
    default:
      ctrl5.bw = (uint8_t)val->bw;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	789b      	ldrb	r3, [r3, #2]
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	7b3b      	ldrb	r3, [r7, #12]
 8003be6:	f362 0383 	bfi	r3, r2, #2, #2
 8003bea:	733b      	strb	r3, [r7, #12]
      break;
 8003bec:	bf00      	nop
  }

  if (ret != 0)
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <lis2duxs12_mode_set+0x118>
  {
    return ret;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	e02b      	b.n	8003c50 <lis2duxs12_mode_set+0x170>
  }

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL3, (uint8_t *)&ctrl3, 1);
 8003bf8:	f107 0210 	add.w	r2, r7, #16
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	2112      	movs	r1, #18
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff fd73 	bl	80036ec <lis2duxs12_read_reg>
 8003c06:	6178      	str	r0, [r7, #20]

  ctrl3.hp_en = (((uint8_t)val->odr & 0x30U) == 0x10U) ? 1U : 0U;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d101      	bne.n	8003c18 <lis2duxs12_mode_set+0x138>
 8003c14:	2201      	movs	r2, #1
 8003c16:	e000      	b.n	8003c1a <lis2duxs12_mode_set+0x13a>
 8003c18:	2200      	movs	r2, #0
 8003c1a:	7c3b      	ldrb	r3, [r7, #16]
 8003c1c:	f362 0382 	bfi	r3, r2, #2, #1
 8003c20:	743b      	strb	r3, [r7, #16]

  if (ret == 0)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d112      	bne.n	8003c4e <lis2duxs12_mode_set+0x16e>
  {
    ret = lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL5, (uint8_t *)&ctrl5, 1);
 8003c28:	f107 020c 	add.w	r2, r7, #12
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	2114      	movs	r1, #20
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff fd78 	bl	8003726 <lis2duxs12_write_reg>
 8003c36:	6178      	str	r0, [r7, #20]
    ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL3, (uint8_t *)&ctrl3, 1);
 8003c38:	f107 0210 	add.w	r2, r7, #16
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	2112      	movs	r1, #18
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7ff fd70 	bl	8003726 <lis2duxs12_write_reg>
 8003c46:	4602      	mov	r2, r0
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003c4e:	697b      	ldr	r3, [r7, #20]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <lis2duxs12_mode_get>:
  * @param  val   get the sensor FS and ODR.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_mode_get(const stmdev_ctx_t *ctx, lis2duxs12_md_t *val)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  lis2duxs12_ctrl3_t ctrl3;
  lis2duxs12_ctrl5_t ctrl5;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL5, (uint8_t *)&ctrl5, 1);
 8003c62:	f107 020c 	add.w	r2, r7, #12
 8003c66:	2301      	movs	r3, #1
 8003c68:	2114      	movs	r1, #20
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7ff fd3e 	bl	80036ec <lis2duxs12_read_reg>
 8003c70:	6178      	str	r0, [r7, #20]
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL3, (uint8_t *)&ctrl3, 1);
 8003c72:	f107 0210 	add.w	r2, r7, #16
 8003c76:	2301      	movs	r3, #1
 8003c78:	2112      	movs	r1, #18
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7ff fd36 	bl	80036ec <lis2duxs12_read_reg>
 8003c80:	4602      	mov	r2, r0
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	4413      	add	r3, r2
 8003c86:	617b      	str	r3, [r7, #20]

  switch (ctrl5.odr)
 8003c88:	7b3b      	ldrb	r3, [r7, #12]
 8003c8a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b0f      	cmp	r3, #15
 8003c92:	f200 809b 	bhi.w	8003dcc <lis2duxs12_mode_get+0x174>
 8003c96:	a201      	add	r2, pc, #4	@ (adr r2, 8003c9c <lis2duxs12_mode_get+0x44>)
 8003c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9c:	08003cdd 	.word	0x08003cdd
 8003ca0:	08003ce5 	.word	0x08003ce5
 8003ca4:	08003ced 	.word	0x08003ced
 8003ca8:	08003cf5 	.word	0x08003cf5
 8003cac:	08003cfd 	.word	0x08003cfd
 8003cb0:	08003d15 	.word	0x08003d15
 8003cb4:	08003d2d 	.word	0x08003d2d
 8003cb8:	08003d45 	.word	0x08003d45
 8003cbc:	08003d5d 	.word	0x08003d5d
 8003cc0:	08003d75 	.word	0x08003d75
 8003cc4:	08003d8d 	.word	0x08003d8d
 8003cc8:	08003da5 	.word	0x08003da5
 8003ccc:	08003dcd 	.word	0x08003dcd
 8003cd0:	08003dcd 	.word	0x08003dcd
 8003cd4:	08003dbd 	.word	0x08003dbd
 8003cd8:	08003dc5 	.word	0x08003dc5
  {
    case 0x00:
      val->odr = LIS2DUXS12_OFF;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	701a      	strb	r2, [r3, #0]
      break;
 8003ce2:	e077      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x01:
      val->odr = LIS2DUXS12_1Hz6_ULP;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	701a      	strb	r2, [r3, #0]
      break;
 8003cea:	e073      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x02:
      val->odr = LIS2DUXS12_3Hz_ULP;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	701a      	strb	r2, [r3, #0]
      break;
 8003cf2:	e06f      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x03:
      val->odr = LIS2DUXS12_25Hz_ULP;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	2203      	movs	r2, #3
 8003cf8:	701a      	strb	r2, [r3, #0]
      break;
 8003cfa:	e06b      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x04:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_6Hz_HP : LIS2DUXS12_6Hz_LP;
 8003cfc:	7c3b      	ldrb	r3, [r7, #16]
 8003cfe:	f003 0304 	and.w	r3, r3, #4
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <lis2duxs12_mode_get+0xb4>
 8003d08:	2214      	movs	r2, #20
 8003d0a:	e000      	b.n	8003d0e <lis2duxs12_mode_get+0xb6>
 8003d0c:	2204      	movs	r2, #4
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	701a      	strb	r2, [r3, #0]
      break;
 8003d12:	e05f      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x05:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_12Hz5_HP : LIS2DUXS12_12Hz5_LP;
 8003d14:	7c3b      	ldrb	r3, [r7, #16]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <lis2duxs12_mode_get+0xcc>
 8003d20:	2215      	movs	r2, #21
 8003d22:	e000      	b.n	8003d26 <lis2duxs12_mode_get+0xce>
 8003d24:	2205      	movs	r2, #5
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	701a      	strb	r2, [r3, #0]
      break;
 8003d2a:	e053      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x06:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_25Hz_HP : LIS2DUXS12_25Hz_LP;
 8003d2c:	7c3b      	ldrb	r3, [r7, #16]
 8003d2e:	f003 0304 	and.w	r3, r3, #4
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <lis2duxs12_mode_get+0xe4>
 8003d38:	2216      	movs	r2, #22
 8003d3a:	e000      	b.n	8003d3e <lis2duxs12_mode_get+0xe6>
 8003d3c:	2206      	movs	r2, #6
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	701a      	strb	r2, [r3, #0]
      break;
 8003d42:	e047      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x07:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_50Hz_HP : LIS2DUXS12_50Hz_LP;
 8003d44:	7c3b      	ldrb	r3, [r7, #16]
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <lis2duxs12_mode_get+0xfc>
 8003d50:	2217      	movs	r2, #23
 8003d52:	e000      	b.n	8003d56 <lis2duxs12_mode_get+0xfe>
 8003d54:	2207      	movs	r2, #7
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	701a      	strb	r2, [r3, #0]
      break;
 8003d5a:	e03b      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x08:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_100Hz_HP : LIS2DUXS12_100Hz_LP;
 8003d5c:	7c3b      	ldrb	r3, [r7, #16]
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <lis2duxs12_mode_get+0x114>
 8003d68:	2218      	movs	r2, #24
 8003d6a:	e000      	b.n	8003d6e <lis2duxs12_mode_get+0x116>
 8003d6c:	2208      	movs	r2, #8
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	701a      	strb	r2, [r3, #0]
      break;
 8003d72:	e02f      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x09:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_200Hz_HP : LIS2DUXS12_200Hz_LP;
 8003d74:	7c3b      	ldrb	r3, [r7, #16]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <lis2duxs12_mode_get+0x12c>
 8003d80:	2219      	movs	r2, #25
 8003d82:	e000      	b.n	8003d86 <lis2duxs12_mode_get+0x12e>
 8003d84:	2209      	movs	r2, #9
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	701a      	strb	r2, [r3, #0]
      break;
 8003d8a:	e023      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x0A:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_400Hz_HP : LIS2DUXS12_400Hz_LP;
 8003d8c:	7c3b      	ldrb	r3, [r7, #16]
 8003d8e:	f003 0304 	and.w	r3, r3, #4
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <lis2duxs12_mode_get+0x144>
 8003d98:	221a      	movs	r2, #26
 8003d9a:	e000      	b.n	8003d9e <lis2duxs12_mode_get+0x146>
 8003d9c:	220a      	movs	r2, #10
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	701a      	strb	r2, [r3, #0]
      break;
 8003da2:	e017      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0x0B:
      val->odr = (ctrl3.hp_en == 0x1U) ? LIS2DUXS12_800Hz_HP : LIS2DUXS12_800Hz_LP;
 8003da4:	7c3b      	ldrb	r3, [r7, #16]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <lis2duxs12_mode_get+0x15c>
 8003db0:	221b      	movs	r2, #27
 8003db2:	e000      	b.n	8003db6 <lis2duxs12_mode_get+0x15e>
 8003db4:	220b      	movs	r2, #11
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	701a      	strb	r2, [r3, #0]
      break;
 8003dba:	e00b      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0xe:
      val->odr = LIS2DUXS12_TRIG_PIN;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	222e      	movs	r2, #46	@ 0x2e
 8003dc0:	701a      	strb	r2, [r3, #0]
      break;
 8003dc2:	e007      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    case 0xf:
      val->odr = LIS2DUXS12_TRIG_SW;
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	222f      	movs	r2, #47	@ 0x2f
 8003dc8:	701a      	strb	r2, [r3, #0]
      break;
 8003dca:	e003      	b.n	8003dd4 <lis2duxs12_mode_get+0x17c>
    default:
      val->odr = LIS2DUXS12_OFF;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	701a      	strb	r2, [r3, #0]
      break;
 8003dd2:	bf00      	nop
  }

  switch (ctrl5.fs)
 8003dd4:	7b3b      	ldrb	r3, [r7, #12]
 8003dd6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d81b      	bhi.n	8003e18 <lis2duxs12_mode_get+0x1c0>
 8003de0:	a201      	add	r2, pc, #4	@ (adr r2, 8003de8 <lis2duxs12_mode_get+0x190>)
 8003de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de6:	bf00      	nop
 8003de8:	08003df9 	.word	0x08003df9
 8003dec:	08003e01 	.word	0x08003e01
 8003df0:	08003e09 	.word	0x08003e09
 8003df4:	08003e11 	.word	0x08003e11
  {
    case 0:
      val->fs = LIS2DUXS12_2g;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	705a      	strb	r2, [r3, #1]
      break;
 8003dfe:	e00f      	b.n	8003e20 <lis2duxs12_mode_get+0x1c8>
    case 1:
      val->fs = LIS2DUXS12_4g;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	2201      	movs	r2, #1
 8003e04:	705a      	strb	r2, [r3, #1]
      break;
 8003e06:	e00b      	b.n	8003e20 <lis2duxs12_mode_get+0x1c8>
    case 2:
      val->fs = LIS2DUXS12_8g;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	705a      	strb	r2, [r3, #1]
      break;
 8003e0e:	e007      	b.n	8003e20 <lis2duxs12_mode_get+0x1c8>
    case 3:
      val->fs = LIS2DUXS12_16g;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2203      	movs	r2, #3
 8003e14:	705a      	strb	r2, [r3, #1]
      break;
 8003e16:	e003      	b.n	8003e20 <lis2duxs12_mode_get+0x1c8>
    default:
      val->fs = LIS2DUXS12_2g;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	705a      	strb	r2, [r3, #1]
      break;
 8003e1e:	bf00      	nop
  }

  switch (ctrl5.bw)
 8003e20:	7b3b      	ldrb	r3, [r7, #12]
 8003e22:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b03      	cmp	r3, #3
 8003e2a:	d81b      	bhi.n	8003e64 <lis2duxs12_mode_get+0x20c>
 8003e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e34 <lis2duxs12_mode_get+0x1dc>)
 8003e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e32:	bf00      	nop
 8003e34:	08003e45 	.word	0x08003e45
 8003e38:	08003e4d 	.word	0x08003e4d
 8003e3c:	08003e55 	.word	0x08003e55
 8003e40:	08003e5d 	.word	0x08003e5d
  {
    case 0:
      val->bw = LIS2DUXS12_ODR_div_2;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2200      	movs	r2, #0
 8003e48:	709a      	strb	r2, [r3, #2]
      break;
 8003e4a:	e00f      	b.n	8003e6c <lis2duxs12_mode_get+0x214>
    case 1:
      val->bw = LIS2DUXS12_ODR_div_4;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	709a      	strb	r2, [r3, #2]
      break;
 8003e52:	e00b      	b.n	8003e6c <lis2duxs12_mode_get+0x214>
    case 2:
      val->bw = LIS2DUXS12_ODR_div_8;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2202      	movs	r2, #2
 8003e58:	709a      	strb	r2, [r3, #2]
      break;
 8003e5a:	e007      	b.n	8003e6c <lis2duxs12_mode_get+0x214>
    case 3:
      val->bw = LIS2DUXS12_ODR_div_16;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2203      	movs	r2, #3
 8003e60:	709a      	strb	r2, [r3, #2]
      break;
 8003e62:	e003      	b.n	8003e6c <lis2duxs12_mode_get+0x214>
    default:
      val->bw = LIS2DUXS12_ODR_div_2;
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2200      	movs	r2, #0
 8003e68:	709a      	strb	r2, [r3, #2]
      break;
 8003e6a:	bf00      	nop
  }

  return ret;
 8003e6c:	697b      	ldr	r3, [r7, #20]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3718      	adds	r7, #24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop

08003e78 <lis2duxs12_exit_deep_power_down>:
  * @param  val      Enter soft power down in SPI case
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_exit_deep_power_down(const stmdev_ctx_t *ctx)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  lis2duxs12_en_device_config_t en_device_config = {0};
 8003e80:	2300      	movs	r3, #0
 8003e82:	723b      	strb	r3, [r7, #8]
  int32_t ret;

  en_device_config.soft_pd = PROPERTY_ENABLE;
 8003e84:	7a3b      	ldrb	r3, [r7, #8]
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	723b      	strb	r3, [r7, #8]
  ret = lis2duxs12_write_reg(ctx, LIS2DUXS12_EN_DEVICE_CONFIG, (uint8_t *)&en_device_config, 1);
 8003e8c:	f107 0208 	add.w	r2, r7, #8
 8003e90:	2301      	movs	r3, #1
 8003e92:	213e      	movs	r1, #62	@ 0x3e
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f7ff fc46 	bl	8003726 <lis2duxs12_write_reg>
 8003e9a:	60f8      	str	r0, [r7, #12]

  if (ctx->mdelay != NULL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d003      	beq.n	8003eac <lis2duxs12_exit_deep_power_down+0x34>
  {
    ctx->mdelay(25); /* See AN5812 - paragraphs 3.1.1.1 and 3.1.1.2 */
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2019      	movs	r0, #25
 8003eaa:	4798      	blx	r3
  }

  return ret;
 8003eac:	68fb      	ldr	r3, [r7, #12]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
	...

08003eb8 <lis2duxs12_xl_data_get>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_xl_data_get(const stmdev_ctx_t *ctx, const lis2duxs12_md_t *md,
                               lis2duxs12_xl_data_t *data)
{
 8003eb8:	b590      	push	{r4, r7, lr}
 8003eba:	b089      	sub	sp, #36	@ 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  uint8_t buff[6];
  int32_t ret;
  uint8_t i;
  uint8_t j;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_OUT_X_L, buff, 6);
 8003ec4:	f107 0210 	add.w	r2, r7, #16
 8003ec8:	2306      	movs	r3, #6
 8003eca:	2128      	movs	r1, #40	@ 0x28
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f7ff fc0d 	bl	80036ec <lis2duxs12_read_reg>
 8003ed2:	61b8      	str	r0, [r7, #24]

  /* acceleration conversion */
  j = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	77bb      	strb	r3, [r7, #30]
  for (i = 0U; i < 3U; i++)
 8003ed8:	2300      	movs	r3, #0
 8003eda:	77fb      	strb	r3, [r7, #31]
 8003edc:	e08f      	b.n	8003ffe <lis2duxs12_xl_data_get+0x146>
  {
    data->raw[i] = (int16_t)buff[j + 1U];
 8003ede:	7fbb      	ldrb	r3, [r7, #30]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	3320      	adds	r3, #32
 8003ee4:	443b      	add	r3, r7
 8003ee6:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8003eea:	7ffb      	ldrb	r3, [r7, #31]
 8003eec:	b211      	sxth	r1, r2
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	4413      	add	r3, r2
 8003ef6:	460a      	mov	r2, r1
 8003ef8:	809a      	strh	r2, [r3, #4]
    data->raw[i] = (data->raw[i] * 256) + (int16_t) buff[j];
 8003efa:	7ffb      	ldrb	r3, [r7, #31]
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	4413      	add	r3, r2
 8003f04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	7fba      	ldrb	r2, [r7, #30]
 8003f10:	3220      	adds	r2, #32
 8003f12:	443a      	add	r2, r7
 8003f14:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8003f18:	4413      	add	r3, r2
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	7ffb      	ldrb	r3, [r7, #31]
 8003f1e:	b211      	sxth	r1, r2
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	3304      	adds	r3, #4
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	4413      	add	r3, r2
 8003f28:	460a      	mov	r2, r1
 8003f2a:	809a      	strh	r2, [r3, #4]
    j += 2U;
 8003f2c:	7fbb      	ldrb	r3, [r7, #30]
 8003f2e:	3302      	adds	r3, #2
 8003f30:	77bb      	strb	r3, [r7, #30]
    switch (md->fs)
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	785b      	ldrb	r3, [r3, #1]
 8003f36:	2b03      	cmp	r3, #3
 8003f38:	d856      	bhi.n	8003fe8 <lis2duxs12_xl_data_get+0x130>
 8003f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f40 <lis2duxs12_xl_data_get+0x88>)
 8003f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f40:	08003f51 	.word	0x08003f51
 8003f44:	08003f77 	.word	0x08003f77
 8003f48:	08003f9d 	.word	0x08003f9d
 8003f4c:	08003fc3 	.word	0x08003fc3
    {
      case LIS2DUXS12_2g:
        data->mg[i] = lis2duxs12_from_fs2g_to_mg(data->raw[i]);
 8003f50:	7ffb      	ldrb	r3, [r7, #31]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	3304      	adds	r3, #4
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	4413      	add	r3, r2
 8003f5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003f5e:	7ffc      	ldrb	r4, [r7, #31]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff fbfd 	bl	8003760 <lis2duxs12_from_fs2g_to_mg>
 8003f66:	eef0 7a40 	vmov.f32	s15, s0
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	00a3      	lsls	r3, r4, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	edc3 7a00 	vstr	s15, [r3]
        break;
 8003f74:	e040      	b.n	8003ff8 <lis2duxs12_xl_data_get+0x140>
      case LIS2DUXS12_4g:
        data->mg[i] = lis2duxs12_from_fs4g_to_mg(data->raw[i]);
 8003f76:	7ffb      	ldrb	r3, [r7, #31]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	4413      	add	r3, r2
 8003f80:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003f84:	7ffc      	ldrb	r4, [r7, #31]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff fc02 	bl	8003790 <lis2duxs12_from_fs4g_to_mg>
 8003f8c:	eef0 7a40 	vmov.f32	s15, s0
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	00a3      	lsls	r3, r4, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	edc3 7a00 	vstr	s15, [r3]
        break;
 8003f9a:	e02d      	b.n	8003ff8 <lis2duxs12_xl_data_get+0x140>
      case LIS2DUXS12_8g:
        data->mg[i] = lis2duxs12_from_fs8g_to_mg(data->raw[i]);
 8003f9c:	7ffb      	ldrb	r3, [r7, #31]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003faa:	7ffc      	ldrb	r4, [r7, #31]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff fc07 	bl	80037c0 <lis2duxs12_from_fs8g_to_mg>
 8003fb2:	eef0 7a40 	vmov.f32	s15, s0
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	00a3      	lsls	r3, r4, #2
 8003fba:	4413      	add	r3, r2
 8003fbc:	edc3 7a00 	vstr	s15, [r3]
        break;
 8003fc0:	e01a      	b.n	8003ff8 <lis2duxs12_xl_data_get+0x140>
      case LIS2DUXS12_16g:
        data->mg[i] = lis2duxs12_from_fs16g_to_mg(data->raw[i]);
 8003fc2:	7ffb      	ldrb	r3, [r7, #31]
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	4413      	add	r3, r2
 8003fcc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003fd0:	7ffc      	ldrb	r4, [r7, #31]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff fc0c 	bl	80037f0 <lis2duxs12_from_fs16g_to_mg>
 8003fd8:	eef0 7a40 	vmov.f32	s15, s0
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	00a3      	lsls	r3, r4, #2
 8003fe0:	4413      	add	r3, r2
 8003fe2:	edc3 7a00 	vstr	s15, [r3]
        break;
 8003fe6:	e007      	b.n	8003ff8 <lis2duxs12_xl_data_get+0x140>
      default:
        data->mg[i] = 0.0f;
 8003fe8:	7ffb      	ldrb	r3, [r7, #31]
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4413      	add	r3, r2
 8003ff0:	f04f 0200 	mov.w	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
        break;
 8003ff6:	bf00      	nop
  for (i = 0U; i < 3U; i++)
 8003ff8:	7ffb      	ldrb	r3, [r7, #31]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	77fb      	strb	r3, [r7, #31]
 8003ffe:	7ffb      	ldrb	r3, [r7, #31]
 8004000:	2b02      	cmp	r3, #2
 8004002:	f67f af6c 	bls.w	8003ede <lis2duxs12_xl_data_get+0x26>
    }
  }

  return ret;
 8004006:	69bb      	ldr	r3, [r7, #24]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3724      	adds	r7, #36	@ 0x24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd90      	pop	{r4, r7, pc}

08004010 <lis2duxs12_i3c_configure_set>:
  * @param  val   configuration params
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_i3c_configure_set(const stmdev_ctx_t *ctx, const lis2duxs12_i3c_cfg_t *val)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  lis2duxs12_i3c_if_ctrl_t i3c_cfg;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_I3C_IF_CTRL, (uint8_t *)&i3c_cfg, 1);
 800401a:	f107 0208 	add.w	r2, r7, #8
 800401e:	2301      	movs	r3, #1
 8004020:	2133      	movs	r1, #51	@ 0x33
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff fb62 	bl	80036ec <lis2duxs12_read_reg>
 8004028:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d122      	bne.n	8004076 <lis2duxs12_i3c_configure_set+0x66>
  {
    i3c_cfg.bus_act_sel = (uint8_t)val->bus_act_sel;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	b2da      	uxtb	r2, r3
 800403a:	7a3b      	ldrb	r3, [r7, #8]
 800403c:	f362 0301 	bfi	r3, r2, #0, #2
 8004040:	723b      	strb	r3, [r7, #8]
    i3c_cfg.dis_drstdaa = val->drstdaa_en;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	785b      	ldrb	r3, [r3, #1]
 8004046:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800404a:	b2da      	uxtb	r2, r3
 800404c:	7a3b      	ldrb	r3, [r7, #8]
 800404e:	f362 1386 	bfi	r3, r2, #6, #1
 8004052:	723b      	strb	r3, [r7, #8]
    i3c_cfg.asf_on = val->asf_on;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	785b      	ldrb	r3, [r3, #1]
 8004058:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800405c:	b2da      	uxtb	r2, r3
 800405e:	7a3b      	ldrb	r3, [r7, #8]
 8004060:	f362 1345 	bfi	r3, r2, #5, #1
 8004064:	723b      	strb	r3, [r7, #8]
    ret = lis2duxs12_write_reg(ctx, LIS2DUXS12_I3C_IF_CTRL, (uint8_t *)&i3c_cfg, 1);
 8004066:	f107 0208 	add.w	r2, r7, #8
 800406a:	2301      	movs	r3, #1
 800406c:	2133      	movs	r1, #51	@ 0x33
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7ff fb59 	bl	8003726 <lis2duxs12_write_reg>
 8004074:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004076:	68fb      	ldr	r3, [r7, #12]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <lis2duxs12_i3c_configure_get>:
  * @param  ctx   communication interface handler.(ptr)
  * @param  val   configuration params
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */int32_t lis2duxs12_i3c_configure_get(const stmdev_ctx_t *ctx, lis2duxs12_i3c_cfg_t *val)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  lis2duxs12_i3c_if_ctrl_t i3c_cfg;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_I3C_IF_CTRL, (uint8_t *)&i3c_cfg, 1);
 800408a:	f107 0208 	add.w	r2, r7, #8
 800408e:	2301      	movs	r3, #1
 8004090:	2133      	movs	r1, #51	@ 0x33
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7ff fb2a 	bl	80036ec <lis2duxs12_read_reg>
 8004098:	60f8      	str	r0, [r7, #12]

  val->drstdaa_en = i3c_cfg.dis_drstdaa;
 800409a:	7a3b      	ldrb	r3, [r7, #8]
 800409c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80040a0:	b2d9      	uxtb	r1, r3
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	7853      	ldrb	r3, [r2, #1]
 80040a6:	f361 0341 	bfi	r3, r1, #1, #1
 80040aa:	7053      	strb	r3, [r2, #1]
  val->asf_on = i3c_cfg.asf_on;
 80040ac:	7a3b      	ldrb	r3, [r7, #8]
 80040ae:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80040b2:	b2d9      	uxtb	r1, r3
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	7853      	ldrb	r3, [r2, #1]
 80040b8:	f361 0300 	bfi	r3, r1, #0, #1
 80040bc:	7053      	strb	r3, [r2, #1]

  switch (val->bus_act_sel)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d00e      	beq.n	80040e4 <lis2duxs12_i3c_configure_get+0x64>
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	dc10      	bgt.n	80040ec <lis2duxs12_i3c_configure_get+0x6c>
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <lis2duxs12_i3c_configure_get+0x54>
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d004      	beq.n	80040dc <lis2duxs12_i3c_configure_get+0x5c>
 80040d2:	e00b      	b.n	80040ec <lis2duxs12_i3c_configure_get+0x6c>
  {
    case LIS2DUXS12_I3C_BUS_AVAIL_TIME_20US:
      val->bus_act_sel = LIS2DUXS12_I3C_BUS_AVAIL_TIME_20US;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2200      	movs	r2, #0
 80040d8:	701a      	strb	r2, [r3, #0]
      break;
 80040da:	e00b      	b.n	80040f4 <lis2duxs12_i3c_configure_get+0x74>

    case LIS2DUXS12_I3C_BUS_AVAIL_TIME_50US:
      val->bus_act_sel = LIS2DUXS12_I3C_BUS_AVAIL_TIME_50US;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	2201      	movs	r2, #1
 80040e0:	701a      	strb	r2, [r3, #0]
      break;
 80040e2:	e007      	b.n	80040f4 <lis2duxs12_i3c_configure_get+0x74>

    case LIS2DUXS12_I3C_BUS_AVAIL_TIME_1MS:
      val->bus_act_sel = LIS2DUXS12_I3C_BUS_AVAIL_TIME_1MS;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	2202      	movs	r2, #2
 80040e8:	701a      	strb	r2, [r3, #0]
      break;
 80040ea:	e003      	b.n	80040f4 <lis2duxs12_i3c_configure_get+0x74>

    case LIS2DUXS12_I3C_BUS_AVAIL_TIME_25MS:
    default:
      val->bus_act_sel = LIS2DUXS12_I3C_BUS_AVAIL_TIME_25MS;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	2203      	movs	r2, #3
 80040f0:	701a      	strb	r2, [r3, #0]
      break;
 80040f2:	bf00      	nop
  }

  return ret;
 80040f4:	68fb      	ldr	r3, [r7, #12]
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <lis2duxs12_mem_bank_set>:
  * @param  val      MAIN_MEM_BANK, EMBED_FUNC_MEM_BANK, SENSOR_HUB_MEM_BANK, STRED_MEM_BANK,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_mem_bank_set(const stmdev_ctx_t *ctx, lis2duxs12_mem_bank_t val)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b084      	sub	sp, #16
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
 8004106:	460b      	mov	r3, r1
 8004108:	70fb      	strb	r3, [r7, #3]
  lis2duxs12_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 800410a:	f107 0208 	add.w	r2, r7, #8
 800410e:	2301      	movs	r3, #1
 8004110:	213f      	movs	r1, #63	@ 0x3f
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff faea 	bl	80036ec <lis2duxs12_read_reg>
 8004118:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10f      	bne.n	8004140 <lis2duxs12_mem_bank_set+0x42>
  {
    func_cfg_access.emb_func_reg_access = ((uint8_t)val & 0x1U);
 8004120:	78fb      	ldrb	r3, [r7, #3]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	b2da      	uxtb	r2, r3
 8004128:	7a3b      	ldrb	r3, [r7, #8]
 800412a:	f362 13c7 	bfi	r3, r2, #7, #1
 800412e:	723b      	strb	r3, [r7, #8]
    ret = lis2duxs12_write_reg(ctx, LIS2DUXS12_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8004130:	f107 0208 	add.w	r2, r7, #8
 8004134:	2301      	movs	r3, #1
 8004136:	213f      	movs	r1, #63	@ 0x3f
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f7ff faf4 	bl	8003726 <lis2duxs12_write_reg>
 800413e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004140:	68fb      	ldr	r3, [r7, #12]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <lis2duxs12_fifo_mode_set>:
  * @param  val      BYPASS_MODE, FIFO_MODE, STREAM_TO_FIFO_MODE, BYPASS_TO_STREAM_MODE, STREAM_MODE, BYPASS_TO_FIFO_MODE,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2duxs12_fifo_mode_set(const stmdev_ctx_t *ctx, lis2duxs12_fifo_mode_t val)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b08a      	sub	sp, #40	@ 0x28
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	1d3b      	adds	r3, r7, #4
 8004154:	e883 0006 	stmia.w	r3, {r1, r2}
  lis2duxs12_fifo_ctrl_t fifo_ctrl;
  lis2duxs12_fifo_wtm_t fifo_wtm;
  lis2duxs12_fifo_batch_dec_t fifo_batch;
  int32_t ret;

  ret = lis2duxs12_read_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 8004158:	f107 0220 	add.w	r2, r7, #32
 800415c:	2301      	movs	r3, #1
 800415e:	2113      	movs	r1, #19
 8004160:	68f8      	ldr	r0, [r7, #12]
 8004162:	f7ff fac3 	bl	80036ec <lis2duxs12_read_reg>
 8004166:	6278      	str	r0, [r7, #36]	@ 0x24
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_FIFO_CTRL, (uint8_t *)&fifo_ctrl, 1);
 8004168:	f107 021c 	add.w	r2, r7, #28
 800416c:	2301      	movs	r3, #1
 800416e:	2115      	movs	r1, #21
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f7ff fabb 	bl	80036ec <lis2duxs12_read_reg>
 8004176:	4602      	mov	r2, r0
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	4413      	add	r3, r2
 800417c:	627b      	str	r3, [r7, #36]	@ 0x24
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_FIFO_BATCH_DEC, (uint8_t *)&fifo_batch, 1);
 800417e:	f107 0214 	add.w	r2, r7, #20
 8004182:	2301      	movs	r3, #1
 8004184:	2147      	movs	r1, #71	@ 0x47
 8004186:	68f8      	ldr	r0, [r7, #12]
 8004188:	f7ff fab0 	bl	80036ec <lis2duxs12_read_reg>
 800418c:	4602      	mov	r2, r0
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	4413      	add	r3, r2
 8004192:	627b      	str	r3, [r7, #36]	@ 0x24
  ret += lis2duxs12_read_reg(ctx, LIS2DUXS12_FIFO_WTM, (uint8_t *)&fifo_wtm, 1);
 8004194:	f107 0218 	add.w	r2, r7, #24
 8004198:	2301      	movs	r3, #1
 800419a:	2116      	movs	r1, #22
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f7ff faa5 	bl	80036ec <lis2duxs12_read_reg>
 80041a2:	4602      	mov	r2, r0
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	4413      	add	r3, r2
 80041a8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (ret == 0)
 80041aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f040 808a 	bne.w	80042c6 <lis2duxs12_fifo_mode_set+0x17c>
  {
    /* set FIFO mode */
    if (val.operation != LIS2DUXS12_FIFO_OFF)
 80041b2:	793b      	ldrb	r3, [r7, #4]
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d00e      	beq.n	80041d6 <lis2duxs12_fifo_mode_set+0x8c>
    {
      ctrl4.fifo_en = 1;
 80041b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041bc:	f043 0308 	orr.w	r3, r3, #8
 80041c0:	f887 3020 	strb.w	r3, [r7, #32]
      fifo_ctrl.fifo_mode = ((uint8_t)val.operation & 0x7U);
 80041c4:	793b      	ldrb	r3, [r7, #4]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	7f3b      	ldrb	r3, [r7, #28]
 80041ce:	f362 0302 	bfi	r3, r2, #0, #3
 80041d2:	773b      	strb	r3, [r7, #28]
 80041d4:	e005      	b.n	80041e2 <lis2duxs12_fifo_mode_set+0x98>
    }
    else
    {
      ctrl4.fifo_en = 0;
 80041d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041da:	f023 0308 	bic.w	r3, r3, #8
 80041de:	f887 3020 	strb.w	r3, [r7, #32]
    }

    /* set fifo depth (1X/2X) */
    fifo_ctrl.fifo_depth = (uint8_t)val.store;
 80041e2:	797b      	ldrb	r3, [r7, #5]
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	7f3b      	ldrb	r3, [r7, #28]
 80041ec:	f362 1386 	bfi	r3, r2, #6, #1
 80041f0:	773b      	strb	r3, [r7, #28]

    /* Set xl_only_fifo */
    fifo_wtm.xl_only_fifo = val.xl_only;
 80041f2:	79bb      	ldrb	r3, [r7, #6]
 80041f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	7e3b      	ldrb	r3, [r7, #24]
 80041fc:	f362 13c7 	bfi	r3, r2, #7, #1
 8004200:	763b      	strb	r3, [r7, #24]

    /* set batching info */
    if (val.batch.dec_ts != LIS2DUXS12_DEC_TS_OFF)
 8004202:	7a3b      	ldrb	r3, [r7, #8]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00f      	beq.n	8004228 <lis2duxs12_fifo_mode_set+0xde>
    {
      fifo_batch.dec_ts_batch = (uint8_t)val.batch.dec_ts;
 8004208:	7a3b      	ldrb	r3, [r7, #8]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	b2da      	uxtb	r2, r3
 8004210:	7d3b      	ldrb	r3, [r7, #20]
 8004212:	f362 03c4 	bfi	r3, r2, #3, #2
 8004216:	753b      	strb	r3, [r7, #20]
      fifo_batch.bdr_xl = (uint8_t)val.batch.bdr_xl;
 8004218:	7a7b      	ldrb	r3, [r7, #9]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	b2da      	uxtb	r2, r3
 8004220:	7d3b      	ldrb	r3, [r7, #20]
 8004222:	f362 0302 	bfi	r3, r2, #0, #3
 8004226:	753b      	strb	r3, [r7, #20]
    }

    fifo_ctrl.cfg_chg_en = val.cfg_change_in_fifo;
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800422e:	b2da      	uxtb	r2, r3
 8004230:	7f3b      	ldrb	r3, [r7, #28]
 8004232:	f362 13c7 	bfi	r3, r2, #7, #1
 8004236:	773b      	strb	r3, [r7, #28]

    /* set watermark */
    if (val.watermark > 0U)
 8004238:	79bb      	ldrb	r3, [r7, #6]
 800423a:	f023 0301 	bic.w	r3, r3, #1
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	d014      	beq.n	800426e <lis2duxs12_fifo_mode_set+0x124>
    {
      fifo_ctrl.stop_on_fth = (val.fifo_event == LIS2DUXS12_FIFO_EV_WTM) ? 1 : 0;
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	bf0c      	ite	eq
 8004250:	2301      	moveq	r3, #1
 8004252:	2300      	movne	r3, #0
 8004254:	b2da      	uxtb	r2, r3
 8004256:	7f3b      	ldrb	r3, [r7, #28]
 8004258:	f362 03c3 	bfi	r3, r2, #3, #1
 800425c:	773b      	strb	r3, [r7, #28]
      fifo_wtm.fth = val.watermark;
 800425e:	79bb      	ldrb	r3, [r7, #6]
 8004260:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8004264:	b2da      	uxtb	r2, r3
 8004266:	7e3b      	ldrb	r3, [r7, #24]
 8004268:	f362 0306 	bfi	r3, r2, #0, #7
 800426c:	763b      	strb	r3, [r7, #24]
    }

    ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_FIFO_BATCH_DEC, (uint8_t *)&fifo_batch, 1);
 800426e:	f107 0214 	add.w	r2, r7, #20
 8004272:	2301      	movs	r3, #1
 8004274:	2147      	movs	r1, #71	@ 0x47
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f7ff fa55 	bl	8003726 <lis2duxs12_write_reg>
 800427c:	4602      	mov	r2, r0
 800427e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004280:	4413      	add	r3, r2
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
    ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_FIFO_WTM, (uint8_t *)&fifo_wtm, 1);
 8004284:	f107 0218 	add.w	r2, r7, #24
 8004288:	2301      	movs	r3, #1
 800428a:	2116      	movs	r1, #22
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f7ff fa4a 	bl	8003726 <lis2duxs12_write_reg>
 8004292:	4602      	mov	r2, r0
 8004294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004296:	4413      	add	r3, r2
 8004298:	627b      	str	r3, [r7, #36]	@ 0x24
    ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_FIFO_CTRL, (uint8_t *)&fifo_ctrl, 1);
 800429a:	f107 021c 	add.w	r2, r7, #28
 800429e:	2301      	movs	r3, #1
 80042a0:	2115      	movs	r1, #21
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f7ff fa3f 	bl	8003726 <lis2duxs12_write_reg>
 80042a8:	4602      	mov	r2, r0
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	4413      	add	r3, r2
 80042ae:	627b      	str	r3, [r7, #36]	@ 0x24
    ret += lis2duxs12_write_reg(ctx, LIS2DUXS12_CTRL4, (uint8_t *)&ctrl4, 1);
 80042b0:	f107 0220 	add.w	r2, r7, #32
 80042b4:	2301      	movs	r3, #1
 80042b6:	2113      	movs	r1, #19
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f7ff fa34 	bl	8003726 <lis2duxs12_write_reg>
 80042be:	4602      	mov	r2, r0
 80042c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c2:	4413      	add	r3, r2
 80042c4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  return ret;
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3728      	adds	r7, #40	@ 0x28
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <LIS2MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_RegisterBusIO(LIS2MDL_Object_t *pObj, LIS2MDL_IO_t *pIO)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 80042da:	2300      	movs	r3, #0
 80042dc:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d103      	bne.n	80042ec <LIS2MDL_RegisterBusIO+0x1c>
  {
    ret = LIS2MDL_ERROR;
 80042e4:	f04f 33ff 	mov.w	r3, #4294967295
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	e067      	b.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	7b1a      	ldrb	r2, [r3, #12]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	695a      	ldr	r2, [r3, #20]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	699a      	ldr	r2, [r3, #24]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a28      	ldr	r2, [pc, #160]	@ (80043c8 <LIS2MDL_RegisterBusIO+0xf8>)
 8004328:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteMagRegWrap;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a27      	ldr	r2, [pc, #156]	@ (80043cc <LIS2MDL_RegisterBusIO+0xfc>)
 800432e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d103      	bne.n	800434e <LIS2MDL_RegisterBusIO+0x7e>
    {
      ret = LIS2MDL_ERROR;
 8004346:	f04f 33ff 	mov.w	r3, #4294967295
 800434a:	60fb      	str	r3, [r7, #12]
 800434c:	e036      	b.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
    }
    else if (pObj->IO.Init() != LIS2MDL_OK)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4798      	blx	r3
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <LIS2MDL_RegisterBusIO+0x92>
    {
      ret = LIS2MDL_ERROR;
 800435a:	f04f 33ff 	mov.w	r3, #4294967295
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	e02c      	b.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
    }
    else
    {
      if (pObj->IO.BusType != LIS2MDL_I2C_BUS) /* If the bus type is not I2C */
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d028      	beq.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
      {
        /* Disable I2C interface support and enable eventually SPI 4-Wires only the first time */
        if (pObj->is_initialized == 0U)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004370:	2b00      	cmp	r3, #0
 8004372:	d123      	bne.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
        {
          if (pObj->IO.BusType == LIS2MDL_SPI_4WIRES_BUS) /* SPI 4-Wires */
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d10d      	bne.n	8004398 <LIS2MDL_RegisterBusIO+0xc8>
          {
            /* Enable SPI 4-Wires and disable I2C support on the component */
            uint8_t data = 0x34;
 800437c:	2334      	movs	r3, #52	@ 0x34
 800437e:	72fb      	strb	r3, [r7, #11]

            if (LIS2MDL_Write_Reg(pObj, LIS2MDL_CFG_REG_C, data) != LIS2MDL_OK)
 8004380:	7afb      	ldrb	r3, [r7, #11]
 8004382:	461a      	mov	r2, r3
 8004384:	2162      	movs	r1, #98	@ 0x62
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fb1b 	bl	80049c2 <LIS2MDL_Write_Reg>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d014      	beq.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 8004392:	f04f 33ff 	mov.w	r3, #4294967295
 8004396:	e012      	b.n	80043be <LIS2MDL_RegisterBusIO+0xee>
            }
          }
          else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b03      	cmp	r3, #3
 800439e:	d101      	bne.n	80043a4 <LIS2MDL_RegisterBusIO+0xd4>
          {
            /* Do nothing, just keep I2C support on the component */
            return ret;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	e00c      	b.n	80043be <LIS2MDL_RegisterBusIO+0xee>
          }
          else
          {
            /* Disable I2C interface on the component */
            if (lis2mdl_i2c_interface_set(&(pObj->Ctx), LIS2MDL_I2C_DISABLE) != LIS2MDL_OK)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3320      	adds	r3, #32
 80043a8:	2101      	movs	r1, #1
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 ff79 	bl	80052a2 <lis2mdl_i2c_interface_set>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 80043b6:	f04f 33ff 	mov.w	r3, #4294967295
 80043ba:	e000      	b.n	80043be <LIS2MDL_RegisterBusIO+0xee>
        }
      }
    }
  }

  return ret;
 80043bc:	68fb      	ldr	r3, [r7, #12]
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	08004a19 	.word	0x08004a19
 80043cc:	08004a9b 	.word	0x08004a9b

080043d0 <LIS2MDL_Init>:
  * @brief  Initialize the LIS2MDL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Init(LIS2MDL_Object_t *pObj)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;
  lis2mdl_cfg_reg_c_t reg_c;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d144      	bne.n	800446a <LIS2MDL_Init+0x9a>
  {
    /* Read configuration from CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 80043e0:	f107 0208 	add.w	r2, r7, #8
 80043e4:	2301      	movs	r3, #1
 80043e6:	2162      	movs	r1, #98	@ 0x62
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 fb97 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <LIS2MDL_Init+0x2a>
    {
      return LIS2MDL_ERROR;
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
 80043f8:	e06c      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80043fa:	f107 020c 	add.w	r2, r7, #12
 80043fe:	2301      	movs	r3, #1
 8004400:	2160      	movs	r1, #96	@ 0x60
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 fb8a 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d002      	beq.n	8004414 <LIS2MDL_Init+0x44>
    {
      return LIS2MDL_ERROR;
 800440e:	f04f 33ff 	mov.w	r3, #4294967295
 8004412:	e05f      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }

    /* Enable BDU */
    reg_c.bdu = PROPERTY_ENABLE;
 8004414:	7a3b      	ldrb	r3, [r7, #8]
 8004416:	f043 0310 	orr.w	r3, r3, #16
 800441a:	723b      	strb	r3, [r7, #8]

    /* Self Test disabled. */
    reg_c.self_test = PROPERTY_DISABLE;
 800441c:	7a3b      	ldrb	r3, [r7, #8]
 800441e:	f023 0302 	bic.w	r3, r3, #2
 8004422:	723b      	strb	r3, [r7, #8]

    /* Operating mode selection - power down */
    reg_a.md = LIS2MDL_POWER_DOWN;
 8004424:	7b3b      	ldrb	r3, [r7, #12]
 8004426:	2202      	movs	r2, #2
 8004428:	f362 0301 	bfi	r3, r2, #0, #2
 800442c:	733b      	strb	r3, [r7, #12]

    /* Output data rate selection */
    reg_a.odr = LIS2MDL_ODR_100Hz;
 800442e:	7b3b      	ldrb	r3, [r7, #12]
 8004430:	f043 030c 	orr.w	r3, r3, #12
 8004434:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 8004436:	f107 0208 	add.w	r2, r7, #8
 800443a:	2301      	movs	r3, #1
 800443c:	2162      	movs	r1, #98	@ 0x62
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 fcab 	bl	8004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <LIS2MDL_Init+0x80>
    {
      return LIS2MDL_ERROR;
 800444a:	f04f 33ff 	mov.w	r3, #4294967295
 800444e:	e041      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8004450:	f107 020c 	add.w	r2, r7, #12
 8004454:	2301      	movs	r3, #1
 8004456:	2160      	movs	r1, #96	@ 0x60
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 fc9e 	bl	8004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d032      	beq.n	80044ca <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 8004464:	f04f 33ff 	mov.w	r3, #4294967295
 8004468:	e034      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }
  }
  else
  {
    /* Enable BDU */
    if (lis2mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2MDL_OK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	3320      	adds	r3, #32
 800446e:	2101      	movs	r1, #1
 8004470:	4618      	mov	r0, r3
 8004472:	f000 fe71 	bl	8005158 <lis2mdl_block_data_update_set>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <LIS2MDL_Init+0xb2>
    {
      return LIS2MDL_ERROR;
 800447c:	f04f 33ff 	mov.w	r3, #4294967295
 8004480:	e028      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }

    /* Operating mode selection - power down */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3320      	adds	r3, #32
 8004486:	2102      	movs	r1, #2
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fde0 	bl	800504e <lis2mdl_operating_mode_set>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d002      	beq.n	800449a <LIS2MDL_Init+0xca>
    {
      return LIS2MDL_ERROR;
 8004494:	f04f 33ff 	mov.w	r3, #4294967295
 8004498:	e01c      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }

    /* Output data rate selection */
    if (lis2mdl_data_rate_set(&(pObj->Ctx), LIS2MDL_ODR_100Hz) != LIS2MDL_OK)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3320      	adds	r3, #32
 800449e:	2103      	movs	r1, #3
 80044a0:	4618      	mov	r0, r3
 80044a2:	f000 fdfa 	bl	800509a <lis2mdl_data_rate_set>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <LIS2MDL_Init+0xe2>
    {
      return LIS2MDL_ERROR;
 80044ac:	f04f 33ff 	mov.w	r3, #4294967295
 80044b0:	e010      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }

    /* Self Test disabled. */
    if (lis2mdl_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LIS2MDL_OK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3320      	adds	r3, #32
 80044b6:	2100      	movs	r1, #0
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 fecc 	bl	8005256 <lis2mdl_self_test_set>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d002      	beq.n	80044ca <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 80044c4:	f04f 33ff 	mov.w	r3, #4294967295
 80044c8:	e004      	b.n	80044d4 <LIS2MDL_Init+0x104>
    }
  }

  pObj->is_initialized = 1;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LIS2MDL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <LIS2MDL_DeInit>:
  * @brief  Deinitialize the LIS2MDL magnetometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_DeInit(LIS2MDL_Object_t *pObj)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2MDL_MAG_Disable(pObj) != LIS2MDL_OK)
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f8a5 	bl	8004634 <LIS2MDL_MAG_Disable>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d002      	beq.n	80044f6 <LIS2MDL_DeInit+0x1a>
  {
    return LIS2MDL_ERROR;
 80044f0:	f04f 33ff 	mov.w	r3, #4294967295
 80044f4:	e004      	b.n	8004500 <LIS2MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LIS2MDL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <LIS2MDL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_ReadID(LIS2MDL_Object_t *pObj, uint8_t *Id)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	2b03      	cmp	r3, #3
 8004518:	d10b      	bne.n	8004532 <LIS2MDL_ReadID+0x2a>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_WHO_AM_I, Id, 1) != LIS2MDL_OK)
 800451a:	2301      	movs	r3, #1
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	214f      	movs	r1, #79	@ 0x4f
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 fafb 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00e      	beq.n	800454a <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 800452c:	f04f 33ff 	mov.w	r3, #4294967295
 8004530:	e00c      	b.n	800454c <LIS2MDL_ReadID+0x44>
    }
  }
  else
  {
    if (lis2mdl_device_id_get(&(pObj->Ctx), Id) != LIS2MDL_OK)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3320      	adds	r3, #32
 8004536:	6839      	ldr	r1, [r7, #0]
 8004538:	4618      	mov	r0, r3
 800453a:	f000 fe7b 	bl	8005234 <lis2mdl_device_id_get>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 8004544:	f04f 33ff 	mov.w	r3, #4294967295
 8004548:	e000      	b.n	800454c <LIS2MDL_ReadID+0x44>
    }
  }

  return LIS2MDL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <LIS2MDL_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2MDL magnetometer sensor capabilities
  * @retval Component status
  */
int32_t LIS2MDL_GetCapabilities(LIS2MDL_Object_t *pObj, LIS2MDL_Capabilities_t *Capabilities)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2200      	movs	r2, #0
 8004562:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	2200      	movs	r2, #0
 8004568:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2201      	movs	r2, #1
 800456e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2200      	movs	r2, #0
 8004574:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	2200      	movs	r2, #0
 800457a:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	2200      	movs	r2, #0
 8004580:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2232      	movs	r2, #50	@ 0x32
 8004586:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	f04f 0200 	mov.w	r2, #0
 800458e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	f04f 0200 	mov.w	r2, #0
 8004596:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	4a04      	ldr	r2, [pc, #16]	@ (80045ac <LIS2MDL_GetCapabilities+0x58>)
 800459c:	619a      	str	r2, [r3, #24]
  return LIS2MDL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr
 80045ac:	42c80000 	.word	0x42c80000

080045b0 <LIS2MDL_MAG_Enable>:
  * @brief Enable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Enable(LIS2MDL_Object_t *pObj)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d101      	bne.n	80045c6 <LIS2MDL_MAG_Enable+0x16>
  {
    return LIS2MDL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	e032      	b.n	800462c <LIS2MDL_MAG_Enable+0x7c>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	d11d      	bne.n	800460a <LIS2MDL_MAG_Enable+0x5a>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80045ce:	f107 020c 	add.w	r2, r7, #12
 80045d2:	2301      	movs	r3, #1
 80045d4:	2160      	movs	r1, #96	@ 0x60
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 faa0 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <LIS2MDL_MAG_Enable+0x38>
    {
      return LIS2MDL_ERROR;
 80045e2:	f04f 33ff 	mov.w	r3, #4294967295
 80045e6:	e021      	b.n	800462c <LIS2MDL_MAG_Enable+0x7c>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_CONTINUOUS_MODE;
 80045e8:	7b3b      	ldrb	r3, [r7, #12]
 80045ea:	f023 0303 	bic.w	r3, r3, #3
 80045ee:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80045f0:	f107 020c 	add.w	r2, r7, #12
 80045f4:	2301      	movs	r3, #1
 80045f6:	2160      	movs	r1, #96	@ 0x60
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fbce 	bl	8004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00e      	beq.n	8004622 <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 8004604:	f04f 33ff 	mov.w	r3, #4294967295
 8004608:	e010      	b.n	800462c <LIS2MDL_MAG_Enable+0x7c>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_CONTINUOUS_MODE) != LIS2MDL_OK)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	3320      	adds	r3, #32
 800460e:	2100      	movs	r1, #0
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fd1c 	bl	800504e <lis2mdl_operating_mode_set>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 800461c:	f04f 33ff 	mov.w	r3, #4294967295
 8004620:	e004      	b.n	800462c <LIS2MDL_MAG_Enable+0x7c>
    }
  }

  pObj->mag_is_enabled = 1;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LIS2MDL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <LIS2MDL_MAG_Disable>:
  * @brief Disable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Disable(LIS2MDL_Object_t *pObj)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <LIS2MDL_MAG_Disable+0x16>
  {
    return LIS2MDL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	e033      	b.n	80046b2 <LIS2MDL_MAG_Disable+0x7e>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b03      	cmp	r3, #3
 8004650:	d11e      	bne.n	8004690 <LIS2MDL_MAG_Disable+0x5c>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8004652:	f107 020c 	add.w	r2, r7, #12
 8004656:	2301      	movs	r3, #1
 8004658:	2160      	movs	r1, #96	@ 0x60
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 fa5e 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <LIS2MDL_MAG_Disable+0x38>
    {
      return LIS2MDL_ERROR;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	e022      	b.n	80046b2 <LIS2MDL_MAG_Disable+0x7e>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_POWER_DOWN;
 800466c:	7b3b      	ldrb	r3, [r7, #12]
 800466e:	2202      	movs	r2, #2
 8004670:	f362 0301 	bfi	r3, r2, #0, #2
 8004674:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8004676:	f107 020c 	add.w	r2, r7, #12
 800467a:	2301      	movs	r3, #1
 800467c:	2160      	movs	r1, #96	@ 0x60
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fb8b 	bl	8004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00e      	beq.n	80046a8 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 800468a:	f04f 33ff 	mov.w	r3, #4294967295
 800468e:	e010      	b.n	80046b2 <LIS2MDL_MAG_Disable+0x7e>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3320      	adds	r3, #32
 8004694:	2102      	movs	r1, #2
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fcd9 	bl	800504e <lis2mdl_operating_mode_set>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 80046a2:	f04f 33ff 	mov.w	r3, #4294967295
 80046a6:	e004      	b.n	80046b2 <LIS2MDL_MAG_Disable+0x7e>
    }
  }

  pObj->mag_is_enabled = 0;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LIS2MDL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}

080046ba <LIS2MDL_MAG_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetSensitivity(LIS2MDL_Object_t *pObj, float_t *Sensitivity)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
 80046c2:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *Sensitivity = LIS2MDL_MAG_SENSITIVITY_FS_50GAUSS;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 80046ca:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
	...

080046dc <LIS2MDL_MAG_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetOutputDataRate(LIS2MDL_Object_t *pObj, float_t *Odr)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]
  lis2mdl_odr_t odr_low_level;

  /* Get current output data rate. */
  if (lis2mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2MDL_OK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3320      	adds	r3, #32
 80046ee:	f107 020b 	add.w	r2, r7, #11
 80046f2:	4611      	mov	r1, r2
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fcf7 	bl	80050e8 <lis2mdl_data_rate_get>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d002      	beq.n	8004706 <LIS2MDL_MAG_GetOutputDataRate+0x2a>
  {
    return LIS2MDL_ERROR;
 8004700:	f04f 33ff 	mov.w	r3, #4294967295
 8004704:	e023      	b.n	800474e <LIS2MDL_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 8004706:	7afb      	ldrb	r3, [r7, #11]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d81b      	bhi.n	8004744 <LIS2MDL_MAG_GetOutputDataRate+0x68>
 800470c:	a201      	add	r2, pc, #4	@ (adr r2, 8004714 <LIS2MDL_MAG_GetOutputDataRate+0x38>)
 800470e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004712:	bf00      	nop
 8004714:	08004725 	.word	0x08004725
 8004718:	0800472d 	.word	0x0800472d
 800471c:	08004735 	.word	0x08004735
 8004720:	0800473d 	.word	0x0800473d
  {
    case LIS2MDL_ODR_10Hz:
      *Odr = 10.0f;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	4a0c      	ldr	r2, [pc, #48]	@ (8004758 <LIS2MDL_MAG_GetOutputDataRate+0x7c>)
 8004728:	601a      	str	r2, [r3, #0]
      break;
 800472a:	e00f      	b.n	800474c <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_20Hz:
      *Odr = 20.0f;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	4a0b      	ldr	r2, [pc, #44]	@ (800475c <LIS2MDL_MAG_GetOutputDataRate+0x80>)
 8004730:	601a      	str	r2, [r3, #0]
      break;
 8004732:	e00b      	b.n	800474c <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_50Hz:
      *Odr = 50.0f;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	4a0a      	ldr	r2, [pc, #40]	@ (8004760 <LIS2MDL_MAG_GetOutputDataRate+0x84>)
 8004738:	601a      	str	r2, [r3, #0]
      break;
 800473a:	e007      	b.n	800474c <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_100Hz:
      *Odr = 100.0f;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	4a09      	ldr	r2, [pc, #36]	@ (8004764 <LIS2MDL_MAG_GetOutputDataRate+0x88>)
 8004740:	601a      	str	r2, [r3, #0]
      break;
 8004742:	e003      	b.n	800474c <LIS2MDL_MAG_GetOutputDataRate+0x70>

    default:
      ret = LIS2MDL_ERROR;
 8004744:	f04f 33ff 	mov.w	r3, #4294967295
 8004748:	60fb      	str	r3, [r7, #12]
      break;
 800474a:	bf00      	nop
  }

  return ret;
 800474c:	68fb      	ldr	r3, [r7, #12]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	41200000 	.word	0x41200000
 800475c:	41a00000 	.word	0x41a00000
 8004760:	42480000 	.word	0x42480000
 8004764:	42c80000 	.word	0x42c80000

08004768 <LIS2MDL_MAG_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetOutputDataRate(LIS2MDL_Object_t *pObj, float_t Odr)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	ed87 0a00 	vstr	s0, [r7]
  lis2mdl_odr_t new_odr;
  lis2mdl_cfg_reg_a_t reg_a;

  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
            : (Odr <= 20.000f) ? LIS2MDL_ODR_20Hz
 8004774:	edd7 7a00 	vldr	s15, [r7]
 8004778:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800477c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004784:	d801      	bhi.n	800478a <LIS2MDL_MAG_SetOutputDataRate+0x22>
 8004786:	2300      	movs	r3, #0
 8004788:	e016      	b.n	80047b8 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 800478a:	edd7 7a00 	vldr	s15, [r7]
 800478e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479a:	d801      	bhi.n	80047a0 <LIS2MDL_MAG_SetOutputDataRate+0x38>
 800479c:	2301      	movs	r3, #1
 800479e:	e00b      	b.n	80047b8 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 80047a0:	edd7 7a00 	vldr	s15, [r7]
 80047a4:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800482c <LIS2MDL_MAG_SetOutputDataRate+0xc4>
 80047a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b0:	d801      	bhi.n	80047b6 <LIS2MDL_MAG_SetOutputDataRate+0x4e>
 80047b2:	2302      	movs	r3, #2
 80047b4:	e000      	b.n	80047b8 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 80047b6:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
 80047b8:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LIS2MDL_ODR_50Hz
            :                    LIS2MDL_ODR_100Hz;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d121      	bne.n	8004806 <LIS2MDL_MAG_SetOutputDataRate+0x9e>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80047c2:	f107 020c 	add.w	r2, r7, #12
 80047c6:	2301      	movs	r3, #1
 80047c8:	2160      	movs	r1, #96	@ 0x60
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 f9a6 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d002      	beq.n	80047dc <LIS2MDL_MAG_SetOutputDataRate+0x74>
    {
      return LIS2MDL_ERROR;
 80047d6:	f04f 33ff 	mov.w	r3, #4294967295
 80047da:	e022      	b.n	8004822 <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }

    /* Output data rate selection */
    reg_a.odr = new_odr;
 80047dc:	7bfb      	ldrb	r3, [r7, #15]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	b2da      	uxtb	r2, r3
 80047e4:	7b3b      	ldrb	r3, [r7, #12]
 80047e6:	f362 0383 	bfi	r3, r2, #2, #2
 80047ea:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80047ec:	f107 020c 	add.w	r2, r7, #12
 80047f0:	2301      	movs	r3, #1
 80047f2:	2160      	movs	r1, #96	@ 0x60
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 fad0 	bl	8004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00f      	beq.n	8004820 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 8004800:	f04f 33ff 	mov.w	r3, #4294967295
 8004804:	e00d      	b.n	8004822 <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }
  else
  {
    if (lis2mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS2MDL_OK)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	3320      	adds	r3, #32
 800480a:	7bfa      	ldrb	r2, [r7, #15]
 800480c:	4611      	mov	r1, r2
 800480e:	4618      	mov	r0, r3
 8004810:	f000 fc43 	bl	800509a <lis2mdl_data_rate_set>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d002      	beq.n	8004820 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 800481a:	f04f 33ff 	mov.w	r3, #4294967295
 800481e:	e000      	b.n	8004822 <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }

  return LIS2MDL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	42480000 	.word	0x42480000

08004830 <LIS2MDL_MAG_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetFullScale(LIS2MDL_Object_t *pObj, int32_t *FullScale)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *FullScale = 50;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2232      	movs	r2, #50	@ 0x32
 800483e:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr

0800484e <LIS2MDL_MAG_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetFullScale(LIS2MDL_Object_t *pObj, int32_t FullScale)
{
 800484e:	b480      	push	{r7}
 8004850:	b083      	sub	sp, #12
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
 8004856:	6039      	str	r1, [r7, #0]
  (void)pObj;
  (void)FullScale;

  return LIS2MDL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <LIS2MDL_MAG_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxesRaw(LIS2MDL_Object_t *pObj, LIS2MDL_AxesRaw_t *Value)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b084      	sub	sp, #16
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	6039      	str	r1, [r7, #0]
  lis2mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3320      	adds	r3, #32
 8004874:	f107 0208 	add.w	r2, r7, #8
 8004878:	4611      	mov	r1, r2
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fc92 	bl	80051a4 <lis2mdl_magnetic_raw_get>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <LIS2MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS2MDL_ERROR;
 8004886:	f04f 33ff 	mov.w	r3, #4294967295
 800488a:	e00c      	b.n	80048a6 <LIS2MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800488c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004894:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800489c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	809a      	strh	r2, [r3, #4]

  return LIS2MDL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <LIS2MDL_MAG_GetAxes>:
  * @param  pObj the device pObj
  * @param  MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxes(LIS2MDL_Object_t *pObj, LIS2MDL_Axes_t *MagneticField)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b088      	sub	sp, #32
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
 80048b6:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  lis2mdl_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	60fb      	str	r3, [r7, #12]

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	2b03      	cmp	r3, #3
 80048c4:	d134      	bne.n	8004930 <LIS2MDL_MAG_GetAxes+0x82>
  {
    /* Read raw data values. */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_OUTX_L_REG, buff, 6) != LIS2MDL_OK)
 80048c6:	f107 0218 	add.w	r2, r7, #24
 80048ca:	2306      	movs	r3, #6
 80048cc:	2168      	movs	r1, #104	@ 0x68
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f924 	bl	8004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d002      	beq.n	80048e0 <LIS2MDL_MAG_GetAxes+0x32>
    {
      return LIS2MDL_ERROR;
 80048da:	f04f 33ff 	mov.w	r3, #4294967295
 80048de:	e06c      	b.n	80049ba <LIS2MDL_MAG_GetAxes+0x10c>
    }
    data_raw.i16bit[0] = (int16_t)buff[1];
 80048e0:	7e7b      	ldrb	r3, [r7, #25]
 80048e2:	b21b      	sxth	r3, r3
 80048e4:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[0] = (data_raw.i16bit[0] * 256) + (int16_t)buff[0];
 80048e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	7e3a      	ldrb	r2, [r7, #24]
 80048f2:	4413      	add	r3, r2
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	b21b      	sxth	r3, r3
 80048f8:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[1] = (int16_t)buff[3];
 80048fa:	7efb      	ldrb	r3, [r7, #27]
 80048fc:	b21b      	sxth	r3, r3
 80048fe:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[1] = (data_raw.i16bit[1] * 256) + (int16_t)buff[2];
 8004900:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004904:	b29b      	uxth	r3, r3
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	b29b      	uxth	r3, r3
 800490a:	7eba      	ldrb	r2, [r7, #26]
 800490c:	4413      	add	r3, r2
 800490e:	b29b      	uxth	r3, r3
 8004910:	b21b      	sxth	r3, r3
 8004912:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[2] = (int16_t)buff[5];
 8004914:	7f7b      	ldrb	r3, [r7, #29]
 8004916:	b21b      	sxth	r3, r3
 8004918:	82bb      	strh	r3, [r7, #20]
    data_raw.i16bit[2] = (data_raw.i16bit[2] * 256) + (int16_t)buff[4];
 800491a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800491e:	b29b      	uxth	r3, r3
 8004920:	021b      	lsls	r3, r3, #8
 8004922:	b29b      	uxth	r3, r3
 8004924:	7f3a      	ldrb	r2, [r7, #28]
 8004926:	4413      	add	r3, r2
 8004928:	b29b      	uxth	r3, r3
 800492a:	b21b      	sxth	r3, r3
 800492c:	82bb      	strh	r3, [r7, #20]
 800492e:	e00d      	b.n	800494c <LIS2MDL_MAG_GetAxes+0x9e>
  }
  else
  {
    /* Read raw data values. */
    if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	3320      	adds	r3, #32
 8004934:	f107 0210 	add.w	r2, r7, #16
 8004938:	4611      	mov	r1, r2
 800493a:	4618      	mov	r0, r3
 800493c:	f000 fc32 	bl	80051a4 <lis2mdl_magnetic_raw_get>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <LIS2MDL_MAG_GetAxes+0x9e>
    {
      return LIS2MDL_ERROR;
 8004946:	f04f 33ff 	mov.w	r3, #4294967295
 800494a:	e036      	b.n	80049ba <LIS2MDL_MAG_GetAxes+0x10c>
    }
  }

  /* Get LIS2MDL actual sensitivity. */
  (void)LIS2MDL_MAG_GetSensitivity(pObj, &sensitivity);
 800494c:	f107 030c 	add.w	r3, r7, #12
 8004950:	4619      	mov	r1, r3
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff feb1 	bl	80046ba <LIS2MDL_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8004958:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800495c:	ee07 3a90 	vmov	s15, r3
 8004960:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004964:	edd7 7a03 	vldr	s15, [r7, #12]
 8004968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004970:	ee17 2a90 	vmov	r2, s15
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8004978:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800497c:	ee07 3a90 	vmov	s15, r3
 8004980:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004984:	edd7 7a03 	vldr	s15, [r7, #12]
 8004988:	ee67 7a27 	vmul.f32	s15, s14, s15
 800498c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004990:	ee17 2a90 	vmov	r2, s15
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8004998:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800499c:	ee07 3a90 	vmov	s15, r3
 80049a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80049a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049b0:	ee17 2a90 	vmov	r2, s15
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	609a      	str	r2, [r3, #8]

  return LIS2MDL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <LIS2MDL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Write_Reg(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b082      	sub	sp, #8
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
 80049ca:	460b      	mov	r3, r1
 80049cc:	70fb      	strb	r3, [r7, #3]
 80049ce:	4613      	mov	r3, r2
 80049d0:	70bb      	strb	r3, [r7, #2]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	2b03      	cmp	r3, #3
 80049d8:	d10b      	bne.n	80049f2 <LIS2MDL_Write_Reg+0x30>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, Reg, (uint8_t *)&Data, 1) != LIS2MDL_OK)
 80049da:	1cba      	adds	r2, r7, #2
 80049dc:	78f9      	ldrb	r1, [r7, #3]
 80049de:	2301      	movs	r3, #1
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f000 f9da 	bl	8004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d010      	beq.n	8004a0e <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 80049ec:	f04f 33ff 	mov.w	r3, #4294967295
 80049f0:	e00e      	b.n	8004a10 <LIS2MDL_Write_Reg+0x4e>
    }
  }
  else
  {
    if (lis2mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2MDL_OK)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f103 0020 	add.w	r0, r3, #32
 80049f8:	1cba      	adds	r2, r7, #2
 80049fa:	78f9      	ldrb	r1, [r7, #3]
 80049fc:	2301      	movs	r3, #1
 80049fe:	f000 fb08 	bl	8005012 <lis2mdl_write_reg>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 8004a08:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0c:	e000      	b.n	8004a10 <LIS2MDL_Write_Reg+0x4e>
    }
  }

  return LIS2MDL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3708      	adds	r7, #8
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <ReadMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004a18:	b590      	push	{r4, r7, lr}
 8004a1a:	b087      	sub	sp, #28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	607a      	str	r2, [r7, #4]
 8004a22:	461a      	mov	r2, r3
 8004a24:	460b      	mov	r3, r1
 8004a26:	72fb      	strb	r3, [r7, #11]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10e      	bne.n	8004a56 <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	695c      	ldr	r4, [r3, #20]
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	7b1b      	ldrb	r3, [r3, #12]
 8004a40:	4618      	mov	r0, r3
 8004a42:	7afb      	ldrb	r3, [r7, #11]
 8004a44:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	893b      	ldrh	r3, [r7, #8]
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	47a0      	blx	r4
 8004a52:	4603      	mov	r3, r0
 8004a54:	e01d      	b.n	8004a92 <ReadMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d10b      	bne.n	8004a76 <ReadMagRegWrap+0x5e>
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	695c      	ldr	r4, [r3, #20]
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	7b1b      	ldrb	r3, [r3, #12]
 8004a66:	4618      	mov	r0, r3
 8004a68:	7afb      	ldrb	r3, [r7, #11]
 8004a6a:	b299      	uxth	r1, r3
 8004a6c:	893b      	ldrh	r3, [r7, #8]
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	47a0      	blx	r4
 8004a72:	4603      	mov	r3, r0
 8004a74:	e00d      	b.n	8004a92 <ReadMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	695c      	ldr	r4, [r3, #20]
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	7b1b      	ldrb	r3, [r3, #12]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	7afb      	ldrb	r3, [r7, #11]
 8004a82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	4619      	mov	r1, r3
 8004a8a:	893b      	ldrh	r3, [r7, #8]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	47a0      	blx	r4
 8004a90:	4603      	mov	r3, r0
  }
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd90      	pop	{r4, r7, pc}

08004a9a <WriteMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004a9a:	b590      	push	{r4, r7, lr}
 8004a9c:	b087      	sub	sp, #28
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	60f8      	str	r0, [r7, #12]
 8004aa2:	607a      	str	r2, [r7, #4]
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	72fb      	strb	r3, [r7, #11]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10e      	bne.n	8004ad8 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	691c      	ldr	r4, [r3, #16]
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	7b1b      	ldrb	r3, [r3, #12]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	7afb      	ldrb	r3, [r7, #11]
 8004ac6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	4619      	mov	r1, r3
 8004ace:	893b      	ldrh	r3, [r7, #8]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	47a0      	blx	r4
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	e01d      	b.n	8004b14 <WriteMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	2b03      	cmp	r3, #3
 8004ade:	d10b      	bne.n	8004af8 <WriteMagRegWrap+0x5e>
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	691c      	ldr	r4, [r3, #16]
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	7b1b      	ldrb	r3, [r3, #12]
 8004ae8:	4618      	mov	r0, r3
 8004aea:	7afb      	ldrb	r3, [r7, #11]
 8004aec:	b299      	uxth	r1, r3
 8004aee:	893b      	ldrh	r3, [r7, #8]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	47a0      	blx	r4
 8004af4:	4603      	mov	r3, r0
 8004af6:	e00d      	b.n	8004b14 <WriteMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	691c      	ldr	r4, [r3, #16]
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	7b1b      	ldrb	r3, [r3, #12]
 8004b00:	4618      	mov	r0, r3
 8004b02:	7afb      	ldrb	r3, [r7, #11]
 8004b04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	893b      	ldrh	r3, [r7, #8]
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	47a0      	blx	r4
 8004b12:	4603      	mov	r3, r0
  }
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd90      	pop	{r4, r7, pc}

08004b1c <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                     uint16_t Length)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b08c      	sub	sp, #48	@ 0x30
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	607a      	str	r2, [r7, #4]
 8004b26:	461a      	mov	r2, r3
 8004b28:	460b      	mov	r3, r1
 8004b2a:	72fb      	strb	r3, [r7, #11]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8004b30:	2301      	movs	r3, #1
 8004b32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8004b36:	2340      	movs	r3, #64	@ 0x40
 8004b38:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_read = LIS2MDL_I2C_ADD | 0x01U;
 8004b42:	233d      	movs	r3, #61	@ 0x3d
 8004b44:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8004b46:	2315      	movs	r3, #21
 8004b48:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  uint8_t slv0_subadd = 0x16U;
 8004b4c:	2316      	movs	r3, #22
 8004b4e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t slave0_config = 0x17U;
 8004b52:	2317      	movs	r3, #23
 8004b54:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t master_config = 0x14U;
 8004b58:	2314      	movs	r3, #20
 8004b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8004b5e:	2344      	movs	r3, #68	@ 0x44
 8004b60:	77bb      	strb	r3, [r7, #30]
  uint8_t sensor_hub_1 = 0x02U;
 8004b62:	2302      	movs	r3, #2
 8004b64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t status_master_mainpage = 0x39U;
 8004b68:	2339      	movs	r3, #57	@ 0x39
 8004b6a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  uint8_t sens_hub_endop = 0x01U;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8004b74:	2329      	movs	r3, #41	@ 0x29
 8004b76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8004b7a:	231e      	movs	r3, #30
 8004b7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint8_t xlda = 0x01U;
 8004b80:	2301      	movs	r3, #1
 8004b82:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint8_t len = (uint8_t)Length;
 8004b86:	893b      	ldrh	r3, [r7, #8]
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	777b      	strb	r3, [r7, #29]
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8004b8c:	2310      	movs	r3, #16
 8004b8e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8004b98:	2340      	movs	r3, #64	@ 0x40
 8004b9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f103 0020 	add.w	r0, r3, #32
 8004ba4:	f107 0221 	add.w	r2, r7, #33	@ 0x21
 8004ba8:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004bac:	2301      	movs	r3, #1
 8004bae:	f000 fa30 	bl	8005012 <lis2mdl_write_reg>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xa2>
  {
    return LIS2MDL_ERROR;
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbc:	e0e9      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure external device address, Enable read operation (rw_0 = 1) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_read, 1) != LIS2MDL_OK)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f103 0020 	add.w	r0, r3, #32
 8004bc4:	f107 021f 	add.w	r2, r7, #31
 8004bc8:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004bcc:	2301      	movs	r3, #1
 8004bce:	f000 fa20 	bl	8005012 <lis2mdl_write_reg>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xc2>
  {
    return LIS2MDL_ERROR;
 8004bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bdc:	e0d9      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure address of the LIS2MDL register to be read */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f103 0020 	add.w	r0, r3, #32
 8004be4:	f107 020b 	add.w	r2, r7, #11
 8004be8:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8004bec:	2301      	movs	r3, #1
 8004bee:	f000 fa10 	bl	8005012 <lis2mdl_write_reg>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d002      	beq.n	8004bfe <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xe2>
  {
    return LIS2MDL_ERROR;
 8004bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bfc:	e0c9      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read required number of bytes (up to 6), SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &len, 1) != LIS2MDL_OK)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f103 0020 	add.w	r0, r3, #32
 8004c04:	f107 021d 	add.w	r2, r7, #29
 8004c08:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f000 fa00 	bl	8005012 <lis2mdl_write_reg>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d002      	beq.n	8004c1e <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x102>
  {
    return LIS2MDL_ERROR;
 8004c18:	f04f 33ff 	mov.w	r3, #4294967295
 8004c1c:	e0b9      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* WRITE_ONCE is mandatory for read, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f103 0020 	add.w	r0, r3, #32
 8004c24:	f107 021e 	add.w	r2, r7, #30
 8004c28:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	f000 f9f0 	bl	8005012 <lis2mdl_write_reg>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d002      	beq.n	8004c3e <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x122>
  {
    return LIS2MDL_ERROR;
 8004c38:	f04f 33ff 	mov.w	r3, #4294967295
 8004c3c:	e0a9      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f103 0020 	add.w	r0, r3, #32
 8004c44:	f107 0220 	add.w	r2, r7, #32
 8004c48:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f000 f9e0 	bl	8005012 <lis2mdl_write_reg>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d002      	beq.n	8004c5e <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x142>
  {
    return LIS2MDL_ERROR;
 8004c58:	f04f 33ff 	mov.w	r3, #4294967295
 8004c5c:	e099      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f103 0020 	add.w	r0, r3, #32
 8004c64:	f107 021c 	add.w	r2, r7, #28
 8004c68:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	f000 f9b2 	bl	8004fd6 <lis2mdl_read_reg>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x162>
  {
    return LIS2MDL_ERROR;
 8004c78:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7c:	e089      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8004c7e:	7f3b      	ldrb	r3, [r7, #28]
 8004c80:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d102      	bne.n	8004c8e <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x172>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8004c88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004c8c:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f103 0020 	add.w	r0, r3, #32
 8004c94:	f107 021c 	add.w	r2, r7, #28
 8004c98:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	f000 f9b8 	bl	8005012 <lis2mdl_write_reg>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d002      	beq.n	8004cae <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x192>
  {
    return LIS2MDL_ERROR;
 8004ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8004cac:	e071      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f103 0020 	add.w	r0, r3, #32
 8004cb4:	f107 0214 	add.w	r2, r7, #20
 8004cb8:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8004cbc:	2306      	movs	r3, #6
 8004cbe:	f000 f98a 	bl	8004fd6 <lis2mdl_read_reg>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>
  {
    return LIS2MDL_ERROR;
 8004cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8004ccc:	e061      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f103 0020 	add.w	r0, r3, #32
 8004cd4:	f107 021b 	add.w	r2, r7, #27
 8004cd8:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8004cdc:	2301      	movs	r3, #1
 8004cde:	f000 f97a 	bl	8004fd6 <lis2mdl_read_reg>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1d2>
    {
      return LIS2MDL_ERROR;
 8004ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8004cec:	e051      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & xlda) != xlda);
 8004cee:	7efa      	ldrb	r2, [r7, #27]
 8004cf0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d1e6      	bne.n	8004cce <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>

  /* Poll LSM6DSOX SensorHub SENS_HUB_ENDOP bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f103 0020 	add.w	r0, r3, #32
 8004d06:	f107 021b 	add.w	r2, r7, #27
 8004d0a:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f000 f961 	bl	8004fd6 <lis2mdl_read_reg>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d002      	beq.n	8004d20 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x204>
    {
      return LIS2MDL_ERROR;
 8004d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d1e:	e038      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & sens_hub_endop) != sens_hub_endop);
 8004d20:	7efa      	ldrb	r2, [r7, #27]
 8004d22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004d26:	4013      	ands	r3, r2
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d1e6      	bne.n	8004d00 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1e4>

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f103 0020 	add.w	r0, r3, #32
 8004d38:	f107 0221 	add.w	r2, r7, #33	@ 0x21
 8004d3c:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004d40:	2301      	movs	r3, #1
 8004d42:	f000 f966 	bl	8005012 <lis2mdl_write_reg>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x236>
  {
    return LIS2MDL_ERROR;
 8004d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d50:	e01f      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read data from LSM6DSOX SensorHub regs containing values from required LIS2MDL regs */
  if (lis2mdl_read_reg(&(pObj->Ctx), sensor_hub_1, pData, Length) != LIS2MDL_OK)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f103 0020 	add.w	r0, r3, #32
 8004d58:	893b      	ldrh	r3, [r7, #8]
 8004d5a:	f897 102a 	ldrb.w	r1, [r7, #42]	@ 0x2a
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	f000 f939 	bl	8004fd6 <lis2mdl_read_reg>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x254>
  {
    return LIS2MDL_ERROR;
 8004d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d6e:	e010      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f103 0020 	add.w	r0, r3, #32
 8004d76:	f107 0220 	add.w	r2, r7, #32
 8004d7a:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004d7e:	2301      	movs	r3, #1
 8004d80:	f000 f947 	bl	8005012 <lis2mdl_write_reg>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x274>
  {
    return LIS2MDL_ERROR;
 8004d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d8e:	e000      	b.n	8004d92 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  return LIS2MDL_OK;
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3730      	adds	r7, #48	@ 0x30
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                      uint16_t Length)
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b08c      	sub	sp, #48	@ 0x30
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	60f8      	str	r0, [r7, #12]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	461a      	mov	r2, r3
 8004da6:	460b      	mov	r3, r1
 8004da8:	72fb      	strb	r3, [r7, #11]
 8004daa:	4613      	mov	r3, r2
 8004dac:	813b      	strh	r3, [r7, #8]
  (void)Length;
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8004dae:	2301      	movs	r3, #1
 8004db0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8004db4:	2340      	movs	r3, #64	@ 0x40
 8004db6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_write = LIS2MDL_I2C_ADD & 0xFEU;
 8004dc0:	233c      	movs	r3, #60	@ 0x3c
 8004dc2:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8004dc4:	2315      	movs	r3, #21
 8004dc6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  uint8_t slv0_subadd = 0x16U;
 8004dca:	2316      	movs	r3, #22
 8004dcc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t slave0_config = 0x17U;
 8004dd0:	2317      	movs	r3, #23
 8004dd2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t shub_odr_104 = 0x00U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	77bb      	strb	r3, [r7, #30]
  uint8_t master_config = 0x14U;
 8004dda:	2314      	movs	r3, #20
 8004ddc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8004de0:	2344      	movs	r3, #68	@ 0x44
 8004de2:	777b      	strb	r3, [r7, #29]
  uint8_t status_master_mainpage = 0x39U;
 8004de4:	2339      	movs	r3, #57	@ 0x39
 8004de6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t wr_once_done = 0x80U;
 8004dea:	2380      	movs	r3, #128	@ 0x80
 8004dec:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8004df0:	2329      	movs	r3, #41	@ 0x29
 8004df2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8004df6:	231e      	movs	r3, #30
 8004df8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t xlda = 0x01U;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8004e02:	2310      	movs	r3, #16
 8004e04:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8004e0e:	2340      	movs	r3, #64	@ 0x40
 8004e10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t datawrite_slv0 = 0x0EU;
 8004e14:	230e      	movs	r3, #14
 8004e16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f103 0020 	add.w	r0, r3, #32
 8004e20:	f107 0221 	add.w	r2, r7, #33	@ 0x21
 8004e24:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f000 f8f2 	bl	8005012 <lis2mdl_write_reg>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xa0>
  {
    return LIS2MDL_ERROR;
 8004e34:	f04f 33ff 	mov.w	r3, #4294967295
 8004e38:	e0c9      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure external device address, Enable write operation (rw_0 = 0) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_write, 1) != LIS2MDL_OK)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f103 0020 	add.w	r0, r3, #32
 8004e40:	f107 021f 	add.w	r2, r7, #31
 8004e44:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004e48:	2301      	movs	r3, #1
 8004e4a:	f000 f8e2 	bl	8005012 <lis2mdl_write_reg>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d002      	beq.n	8004e5a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xc0>
  {
    return LIS2MDL_ERROR;
 8004e54:	f04f 33ff 	mov.w	r3, #4294967295
 8004e58:	e0b9      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure address of the LIS2MDL register to be written to */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f103 0020 	add.w	r0, r3, #32
 8004e60:	f107 020b 	add.w	r2, r7, #11
 8004e64:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8004e68:	2301      	movs	r3, #1
 8004e6a:	f000 f8d2 	bl	8005012 <lis2mdl_write_reg>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d002      	beq.n	8004e7a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xe0>
  {
    return LIS2MDL_ERROR;
 8004e74:	f04f 33ff 	mov.w	r3, #4294967295
 8004e78:	e0a9      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &shub_odr_104, 1) != LIS2MDL_OK)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f103 0020 	add.w	r0, r3, #32
 8004e80:	f107 021e 	add.w	r2, r7, #30
 8004e84:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8004e88:	2301      	movs	r3, #1
 8004e8a:	f000 f8c2 	bl	8005012 <lis2mdl_write_reg>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x100>
  {
    return LIS2MDL_ERROR;
 8004e94:	f04f 33ff 	mov.w	r3, #4294967295
 8004e98:	e099      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Store data to be written to LIS2MDL in LSM6DSOX SH reg */
  if (lis2mdl_write_reg(&(pObj->Ctx), datawrite_slv0, pData, 1) != LIS2MDL_OK)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f103 0020 	add.w	r0, r3, #32
 8004ea0:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	f000 f8b3 	bl	8005012 <lis2mdl_write_reg>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x11e>
  {
    return LIS2MDL_ERROR;
 8004eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb6:	e08a      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* WRITE_ONCE enabled for single write, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f103 0020 	add.w	r0, r3, #32
 8004ebe:	f107 021d 	add.w	r2, r7, #29
 8004ec2:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	f000 f8a3 	bl	8005012 <lis2mdl_write_reg>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x13e>
  {
    return LIS2MDL_ERROR;
 8004ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed6:	e07a      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f103 0020 	add.w	r0, r3, #32
 8004ede:	f107 0220 	add.w	r2, r7, #32
 8004ee2:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	f000 f893 	bl	8005012 <lis2mdl_write_reg>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d002      	beq.n	8004ef8 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x15e>
  {
    return LIS2MDL_ERROR;
 8004ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef6:	e06a      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f103 0020 	add.w	r0, r3, #32
 8004efe:	f107 021c 	add.w	r2, r7, #28
 8004f02:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8004f06:	2301      	movs	r3, #1
 8004f08:	f000 f865 	bl	8004fd6 <lis2mdl_read_reg>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x17e>
  {
    return LIS2MDL_ERROR;
 8004f12:	f04f 33ff 	mov.w	r3, #4294967295
 8004f16:	e05a      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8004f18:	7f3b      	ldrb	r3, [r7, #28]
 8004f1a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d102      	bne.n	8004f28 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x18e>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8004f22:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f26:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f103 0020 	add.w	r0, r3, #32
 8004f2e:	f107 021c 	add.w	r2, r7, #28
 8004f32:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8004f36:	2301      	movs	r3, #1
 8004f38:	f000 f86b 	bl	8005012 <lis2mdl_write_reg>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d002      	beq.n	8004f48 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ae>
  {
    return LIS2MDL_ERROR;
 8004f42:	f04f 33ff 	mov.w	r3, #4294967295
 8004f46:	e042      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f103 0020 	add.w	r0, r3, #32
 8004f4e:	f107 0214 	add.w	r2, r7, #20
 8004f52:	f897 1028 	ldrb.w	r1, [r7, #40]	@ 0x28
 8004f56:	2306      	movs	r3, #6
 8004f58:	f000 f83d 	bl	8004fd6 <lis2mdl_read_reg>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d002      	beq.n	8004f68 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>
  {
    return LIS2MDL_ERROR;
 8004f62:	f04f 33ff 	mov.w	r3, #4294967295
 8004f66:	e032      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f103 0020 	add.w	r0, r3, #32
 8004f6e:	f107 021b 	add.w	r2, r7, #27
 8004f72:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8004f76:	2301      	movs	r3, #1
 8004f78:	f000 f82d 	bl	8004fd6 <lis2mdl_read_reg>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ee>
    {
      return LIS2MDL_ERROR;
 8004f82:	f04f 33ff 	mov.w	r3, #4294967295
 8004f86:	e022      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & xlda) != xlda);
 8004f88:	7efa      	ldrb	r2, [r7, #27]
 8004f8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004f8e:	4013      	ands	r3, r2
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d1e6      	bne.n	8004f68 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>

  /* Poll LSM6DSOX SensorHub WR_ONCE_DONE bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f103 0020 	add.w	r0, r3, #32
 8004fa0:	f107 021b 	add.w	r2, r7, #27
 8004fa4:	f897 102a 	ldrb.w	r1, [r7, #42]	@ 0x2a
 8004fa8:	2301      	movs	r3, #1
 8004faa:	f000 f814 	bl	8004fd6 <lis2mdl_read_reg>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d002      	beq.n	8004fba <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x220>
    {
      return LIS2MDL_ERROR;
 8004fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fb8:	e009      	b.n	8004fce <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & wr_once_done) != wr_once_done);
 8004fba:	7efa      	ldrb	r2, [r7, #27]
 8004fbc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d1e6      	bne.n	8004f9a <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x200>

  return LIS2MDL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3730      	adds	r7, #48	@ 0x30
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <lis2mdl_read_reg>:
  *
  */
int32_t __weak lis2mdl_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8004fd6:	b590      	push	{r4, r7, lr}
 8004fd8:	b087      	sub	sp, #28
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	607a      	str	r2, [r7, #4]
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	72fb      	strb	r3, [r7, #11]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d102      	bne.n	8004ff6 <lis2mdl_read_reg+0x20>
  {
    return -1;
 8004ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ff4:	e009      	b.n	800500a <lis2mdl_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	685c      	ldr	r4, [r3, #4]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	68d8      	ldr	r0, [r3, #12]
 8004ffe:	893b      	ldrh	r3, [r7, #8]
 8005000:	7af9      	ldrb	r1, [r7, #11]
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	47a0      	blx	r4
 8005006:	6178      	str	r0, [r7, #20]

  return ret;
 8005008:	697b      	ldr	r3, [r7, #20]
}
 800500a:	4618      	mov	r0, r3
 800500c:	371c      	adds	r7, #28
 800500e:	46bd      	mov	sp, r7
 8005010:	bd90      	pop	{r4, r7, pc}

08005012 <lis2mdl_write_reg>:
  *
  */
int32_t __weak lis2mdl_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8005012:	b590      	push	{r4, r7, lr}
 8005014:	b087      	sub	sp, #28
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	461a      	mov	r2, r3
 800501e:	460b      	mov	r3, r1
 8005020:	72fb      	strb	r3, [r7, #11]
 8005022:	4613      	mov	r3, r2
 8005024:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <lis2mdl_write_reg+0x20>
  {
    return -1;
 800502c:	f04f 33ff 	mov.w	r3, #4294967295
 8005030:	e009      	b.n	8005046 <lis2mdl_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681c      	ldr	r4, [r3, #0]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	68d8      	ldr	r0, [r3, #12]
 800503a:	893b      	ldrh	r3, [r7, #8]
 800503c:	7af9      	ldrb	r1, [r7, #11]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	47a0      	blx	r4
 8005042:	6178      	str	r0, [r7, #20]

  return ret;
 8005044:	697b      	ldr	r3, [r7, #20]
}
 8005046:	4618      	mov	r0, r3
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	bd90      	pop	{r4, r7, pc}

0800504e <lis2mdl_operating_mode_set>:
  * @retval        interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_operating_mode_set(const stmdev_ctx_t *ctx,
                                   lis2mdl_md_t val)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b084      	sub	sp, #16
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	460b      	mov	r3, r1
 8005058:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 800505a:	f107 0208 	add.w	r2, r7, #8
 800505e:	2301      	movs	r3, #1
 8005060:	2160      	movs	r1, #96	@ 0x60
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff ffb7 	bl	8004fd6 <lis2mdl_read_reg>
 8005068:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10f      	bne.n	8005090 <lis2mdl_operating_mode_set+0x42>
  {
    reg.md = (uint8_t)val;
 8005070:	78fb      	ldrb	r3, [r7, #3]
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	b2da      	uxtb	r2, r3
 8005078:	7a3b      	ldrb	r3, [r7, #8]
 800507a:	f362 0301 	bfi	r3, r2, #0, #2
 800507e:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8005080:	f107 0208 	add.w	r2, r7, #8
 8005084:	2301      	movs	r3, #1
 8005086:	2160      	movs	r1, #96	@ 0x60
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f7ff ffc2 	bl	8005012 <lis2mdl_write_reg>
 800508e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005090:	68fb      	ldr	r3, [r7, #12]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <lis2mdl_data_rate_set>:
  * @param  val   change the values of odr in reg CFG_REG_A
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_set(const stmdev_ctx_t *ctx, lis2mdl_odr_t val)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	460b      	mov	r3, r1
 80050a4:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 80050a6:	f107 0208 	add.w	r2, r7, #8
 80050aa:	2301      	movs	r3, #1
 80050ac:	2160      	movs	r1, #96	@ 0x60
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff ff91 	bl	8004fd6 <lis2mdl_read_reg>
 80050b4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10f      	bne.n	80050dc <lis2mdl_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	7a3b      	ldrb	r3, [r7, #8]
 80050c6:	f362 0383 	bfi	r3, r2, #2, #2
 80050ca:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 80050cc:	f107 0208 	add.w	r2, r7, #8
 80050d0:	2301      	movs	r3, #1
 80050d2:	2160      	movs	r1, #96	@ 0x60
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f7ff ff9c 	bl	8005012 <lis2mdl_write_reg>
 80050da:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80050dc:	68fb      	ldr	r3, [r7, #12]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
	...

080050e8 <lis2mdl_data_rate_get>:
  * @param  val   Get the values of odr in reg CFG_REG_A.(ptr)
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_get(const stmdev_ctx_t *ctx, lis2mdl_odr_t *val)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 80050f2:	f107 0208 	add.w	r2, r7, #8
 80050f6:	2301      	movs	r3, #1
 80050f8:	2160      	movs	r1, #96	@ 0x60
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7ff ff6b 	bl	8004fd6 <lis2mdl_read_reg>
 8005100:	60f8      	str	r0, [r7, #12]

  switch (reg.odr)
 8005102:	7a3b      	ldrb	r3, [r7, #8]
 8005104:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b03      	cmp	r3, #3
 800510c:	d81a      	bhi.n	8005144 <lis2mdl_data_rate_get+0x5c>
 800510e:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <lis2mdl_data_rate_get+0x2c>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	08005125 	.word	0x08005125
 8005118:	0800512d 	.word	0x0800512d
 800511c:	08005135 	.word	0x08005135
 8005120:	0800513d 	.word	0x0800513d
  {
    case LIS2MDL_ODR_10Hz:
      *val = LIS2MDL_ODR_10Hz;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	2200      	movs	r2, #0
 8005128:	701a      	strb	r2, [r3, #0]
      break;
 800512a:	e00f      	b.n	800514c <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_20Hz:
      *val = LIS2MDL_ODR_20Hz;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2201      	movs	r2, #1
 8005130:	701a      	strb	r2, [r3, #0]
      break;
 8005132:	e00b      	b.n	800514c <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_50Hz:
      *val = LIS2MDL_ODR_50Hz;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	2202      	movs	r2, #2
 8005138:	701a      	strb	r2, [r3, #0]
      break;
 800513a:	e007      	b.n	800514c <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_100Hz:
      *val = LIS2MDL_ODR_100Hz;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2203      	movs	r2, #3
 8005140:	701a      	strb	r2, [r3, #0]
      break;
 8005142:	e003      	b.n	800514c <lis2mdl_data_rate_get+0x64>

    default:
      *val = LIS2MDL_ODR_10Hz;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2200      	movs	r2, #0
 8005148:	701a      	strb	r2, [r3, #0]
      break;
 800514a:	bf00      	nop
  }

  return ret;
 800514c:	68fb      	ldr	r3, [r7, #12]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop

08005158 <lis2mdl_block_data_update_set>:
  * @param  val   change the values of bdu in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	460b      	mov	r3, r1
 8005162:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8005164:	f107 0208 	add.w	r2, r7, #8
 8005168:	2301      	movs	r3, #1
 800516a:	2162      	movs	r1, #98	@ 0x62
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff ff32 	bl	8004fd6 <lis2mdl_read_reg>
 8005172:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10f      	bne.n	800519a <lis2mdl_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	b2da      	uxtb	r2, r3
 8005182:	7a3b      	ldrb	r3, [r7, #8]
 8005184:	f362 1304 	bfi	r3, r2, #4, #1
 8005188:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800518a:	f107 0208 	add.w	r2, r7, #8
 800518e:	2301      	movs	r3, #1
 8005190:	2162      	movs	r1, #98	@ 0x62
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff ff3d 	bl	8005012 <lis2mdl_write_reg>
 8005198:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800519a:	68fb      	ldr	r3, [r7, #12]
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <lis2mdl_magnetic_raw_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_magnetic_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_OUTX_L_REG, buff, 6);
 80051ae:	f107 020c 	add.w	r2, r7, #12
 80051b2:	2306      	movs	r3, #6
 80051b4:	2168      	movs	r1, #104	@ 0x68
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f7ff ff0d 	bl	8004fd6 <lis2mdl_read_reg>
 80051bc:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80051be:	7b7b      	ldrb	r3, [r7, #13]
 80051c0:	b21a      	sxth	r2, r3
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	021b      	lsls	r3, r3, #8
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	7b3a      	ldrb	r2, [r7, #12]
 80051d4:	4413      	add	r3, r2
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	b21a      	sxth	r2, r3
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80051de:	7bfa      	ldrb	r2, [r7, #15]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	3302      	adds	r3, #2
 80051e4:	b212      	sxth	r2, r2
 80051e6:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	3302      	adds	r3, #2
 80051ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	7bba      	ldrb	r2, [r7, #14]
 80051f8:	4413      	add	r3, r2
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	3302      	adds	r3, #2
 8005200:	b212      	sxth	r2, r2
 8005202:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005204:	7c7a      	ldrb	r2, [r7, #17]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	3304      	adds	r3, #4
 800520a:	b212      	sxth	r2, r2
 800520c:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	3304      	adds	r3, #4
 8005212:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005216:	b29b      	uxth	r3, r3
 8005218:	021b      	lsls	r3, r3, #8
 800521a:	b29b      	uxth	r3, r3
 800521c:	7c3a      	ldrb	r2, [r7, #16]
 800521e:	4413      	add	r3, r2
 8005220:	b29a      	uxth	r2, r3
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	3304      	adds	r3, #4
 8005226:	b212      	sxth	r2, r2
 8005228:	801a      	strh	r2, [r3, #0]

  return ret;
 800522a:	697b      	ldr	r3, [r7, #20]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <lis2mdl_device_id_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_WHO_AM_I, buff, 1);
 800523e:	2301      	movs	r3, #1
 8005240:	683a      	ldr	r2, [r7, #0]
 8005242:	214f      	movs	r1, #79	@ 0x4f
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f7ff fec6 	bl	8004fd6 <lis2mdl_read_reg>
 800524a:	60f8      	str	r0, [r7, #12]

  return ret;
 800524c:	68fb      	ldr	r3, [r7, #12]
}
 800524e:	4618      	mov	r0, r3
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <lis2mdl_self_test_set>:
  * @param  val   change the values of self_test in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_self_test_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b084      	sub	sp, #16
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	460b      	mov	r3, r1
 8005260:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8005262:	f107 0208 	add.w	r2, r7, #8
 8005266:	2301      	movs	r3, #1
 8005268:	2162      	movs	r1, #98	@ 0x62
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff feb3 	bl	8004fd6 <lis2mdl_read_reg>
 8005270:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10f      	bne.n	8005298 <lis2mdl_self_test_set+0x42>
  {
    reg.self_test = val;
 8005278:	78fb      	ldrb	r3, [r7, #3]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	b2da      	uxtb	r2, r3
 8005280:	7a3b      	ldrb	r3, [r7, #8]
 8005282:	f362 0341 	bfi	r3, r2, #1, #1
 8005286:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8005288:	f107 0208 	add.w	r2, r7, #8
 800528c:	2301      	movs	r3, #1
 800528e:	2162      	movs	r1, #98	@ 0x62
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f7ff febe 	bl	8005012 <lis2mdl_write_reg>
 8005296:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005298:	68fb      	ldr	r3, [r7, #12]
}
 800529a:	4618      	mov	r0, r3
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <lis2mdl_i2c_interface_set>:
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_i2c_interface_set(const stmdev_ctx_t *ctx,
                                  lis2mdl_i2c_dis_t val)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	460b      	mov	r3, r1
 80052ac:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80052ae:	f107 0208 	add.w	r2, r7, #8
 80052b2:	2301      	movs	r3, #1
 80052b4:	2162      	movs	r1, #98	@ 0x62
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7ff fe8d 	bl	8004fd6 <lis2mdl_read_reg>
 80052bc:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10f      	bne.n	80052e4 <lis2mdl_i2c_interface_set+0x42>
  {
    reg.i2c_dis = (uint8_t)val;
 80052c4:	78fb      	ldrb	r3, [r7, #3]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	b2da      	uxtb	r2, r3
 80052cc:	7a3b      	ldrb	r3, [r7, #8]
 80052ce:	f362 1345 	bfi	r3, r2, #5, #1
 80052d2:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80052d4:	f107 0208 	add.w	r2, r7, #8
 80052d8:	2301      	movs	r3, #1
 80052da:	2162      	movs	r1, #98	@ 0x62
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7ff fe98 	bl	8005012 <lis2mdl_write_reg>
 80052e2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80052e4:	68fb      	ldr	r3, [r7, #12]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
	...

080052f0 <LPS22DF_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_RegisterBusIO(LPS22DF_Object_t *pObj, LPS22DF_IO_t *pIO)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22DF_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d103      	bne.n	800530c <LPS22DF_RegisterBusIO+0x1c>
  {
    ret = LPS22DF_ERROR;
 8005304:	f04f 33ff 	mov.w	r3, #4294967295
 8005308:	60fb      	str	r3, [r7, #12]
 800530a:	e051      	b.n	80053b0 <LPS22DF_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685a      	ldr	r2, [r3, #4]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	7b1a      	ldrb	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	699a      	ldr	r2, [r3, #24]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a1d      	ldr	r2, [pc, #116]	@ (80053bc <LPS22DF_RegisterBusIO+0xcc>)
 8005348:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a1c      	ldr	r2, [pc, #112]	@ (80053c0 <LPS22DF_RegisterBusIO+0xd0>)
 800534e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	69da      	ldr	r2, [r3, #28]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d103      	bne.n	800536e <LPS22DF_RegisterBusIO+0x7e>
    {
      ret = LPS22DF_ERROR;
 8005366:	f04f 33ff 	mov.w	r3, #4294967295
 800536a:	60fb      	str	r3, [r7, #12]
 800536c:	e020      	b.n	80053b0 <LPS22DF_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LPS22DF_OK)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4798      	blx	r3
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <LPS22DF_RegisterBusIO+0x92>
    {
      ret = LPS22DF_ERROR;
 800537a:	f04f 33ff 	mov.w	r3, #4294967295
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	e016      	b.n	80053b0 <LPS22DF_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LPS22DF_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	2b02      	cmp	r3, #2
 8005388:	d112      	bne.n	80053b0 <LPS22DF_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10d      	bne.n	80053b0 <LPS22DF_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x20;
 8005394:	2320      	movs	r3, #32
 8005396:	72fb      	strb	r3, [r7, #11]

          if (LPS22DF_Write_Reg(pObj, LPS22DF_IF_CTRL, data) != LPS22DF_OK)
 8005398:	7afb      	ldrb	r3, [r7, #11]
 800539a:	461a      	mov	r2, r3
 800539c:	210e      	movs	r1, #14
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f9f3 	bl	800578a <LPS22DF_Write_Reg>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <LPS22DF_RegisterBusIO+0xc0>
          {
            ret = LPS22DF_ERROR;
 80053aa:	f04f 33ff 	mov.w	r3, #4294967295
 80053ae:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80053b0:	68fb      	ldr	r3, [r7, #12]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	08005b2d 	.word	0x08005b2d
 80053c0:	08005b63 	.word	0x08005b63

080053c4 <LPS22DF_Init>:
  * @brief  Initialize the LPS22DF sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_Init(LPS22DF_Object_t *pObj)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d108      	bne.n	80053e8 <LPS22DF_Init+0x24>
  {
    if (LPS22DF_Initialize(pObj) != LPS22DF_OK)
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fb4c 	bl	8005a74 <LPS22DF_Initialize>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <LPS22DF_Init+0x24>
    {
      return LPS22DF_ERROR;
 80053e2:	f04f 33ff 	mov.w	r3, #4294967295
 80053e6:	e004      	b.n	80053f2 <LPS22DF_Init+0x2e>
    }
  }

  pObj->is_initialized = 1U;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LPS22DF_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <LPS22DF_DeInit>:
  * @brief  Deinitialize the LPS22DF sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_DeInit(LPS22DF_Object_t *pObj)
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b082      	sub	sp, #8
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005408:	2b01      	cmp	r3, #1
 800540a:	d111      	bne.n	8005430 <LPS22DF_DeInit+0x36>
  {
    if (LPS22DF_PRESS_Disable(pObj) != LPS22DF_OK)
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f882 	bl	8005516 <LPS22DF_PRESS_Disable>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <LPS22DF_DeInit+0x24>
    {
      return LPS22DF_ERROR;
 8005418:	f04f 33ff 	mov.w	r3, #4294967295
 800541c:	e00d      	b.n	800543a <LPS22DF_DeInit+0x40>
    }

    if (LPS22DF_TEMP_Disable(pObj) != LPS22DF_OK)
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f927 	bl	8005672 <LPS22DF_TEMP_Disable>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d002      	beq.n	8005430 <LPS22DF_DeInit+0x36>
    {
      return LPS22DF_ERROR;
 800542a:	f04f 33ff 	mov.w	r3, #4294967295
 800542e:	e004      	b.n	800543a <LPS22DF_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LPS22DF_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <LPS22DF_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_ReadID(LPS22DF_Object_t *pObj, uint8_t *Id)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	b084      	sub	sp, #16
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
 800544a:	6039      	str	r1, [r7, #0]
  lps22df_id_t val;
  if (lps22df_id_get(&(pObj->Ctx), &val) != LPS22DF_OK)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	3320      	adds	r3, #32
 8005450:	f107 020c 	add.w	r2, r7, #12
 8005454:	4611      	mov	r1, r2
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fc22 	bl	8005ca0 <lps22df_id_get>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <LPS22DF_ReadID+0x26>
  {
    return LPS22DF_ERROR;
 8005462:	f04f 33ff 	mov.w	r3, #4294967295
 8005466:	e003      	b.n	8005470 <LPS22DF_ReadID+0x2e>
  }

  *Id = val.whoami;
 8005468:	7b3a      	ldrb	r2, [r7, #12]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	701a      	strb	r2, [r3, #0]

  return LPS22DF_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <LPS22DF_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LPS22DF sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_GetCapabilities(LPS22DF_Object_t *pObj, LPS22DF_Capabilities_t *Capabilities)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2200      	movs	r2, #0
 8005486:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 1;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2201      	movs	r2, #1
 800548c:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2201      	movs	r2, #1
 8005492:	701a      	strb	r2, [r3, #0]
  Capabilities->Gas         = 0;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	2200      	movs	r2, #0
 8005498:	70da      	strb	r2, [r3, #3]
  Capabilities->LowPower    = 0;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2200      	movs	r2, #0
 800549e:	711a      	strb	r2, [r3, #4]
  Capabilities->HumMaxOdr   = 0.0f;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	f04f 0200 	mov.w	r2, #0
 80054a6:	609a      	str	r2, [r3, #8]
  Capabilities->TempMaxOdr  = 200.0f;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	4a08      	ldr	r2, [pc, #32]	@ (80054cc <LPS22DF_GetCapabilities+0x54>)
 80054ac:	60da      	str	r2, [r3, #12]
  Capabilities->PressMaxOdr = 200.0f;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	4a06      	ldr	r2, [pc, #24]	@ (80054cc <LPS22DF_GetCapabilities+0x54>)
 80054b2:	611a      	str	r2, [r3, #16]
  Capabilities->GasMaxOdr   = 0.0f;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	f04f 0200 	mov.w	r2, #0
 80054ba:	615a      	str	r2, [r3, #20]
  return LPS22DF_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	43480000 	.word	0x43480000

080054d0 <LPS22DF_PRESS_Enable>:
  * @brief  Enable the LPS22DF pressure sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_PRESS_Enable(LPS22DF_Object_t *pObj)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->press_is_enabled == 1U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d101      	bne.n	80054e6 <LPS22DF_PRESS_Enable+0x16>
  {
    return LPS22DF_OK;
 80054e2:	2300      	movs	r3, #0
 80054e4:	e013      	b.n	800550e <LPS22DF_PRESS_Enable+0x3e>
  }

  /* Output data rate selection. */
  if (lps22df_mode_set(&(pObj->Ctx), &pObj->last_odr) != LPS22DF_OK)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f103 0220 	add.w	r2, r3, #32
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	3333      	adds	r3, #51	@ 0x33
 80054f0:	4619      	mov	r1, r3
 80054f2:	4610      	mov	r0, r2
 80054f4:	f000 fdb2 	bl	800605c <lps22df_mode_set>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d002      	beq.n	8005504 <LPS22DF_PRESS_Enable+0x34>
  {
    return LPS22DF_ERROR;
 80054fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005502:	e004      	b.n	800550e <LPS22DF_PRESS_Enable+0x3e>
  }

  pObj->press_is_enabled = 1;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LPS22DF_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3708      	adds	r7, #8
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <LPS22DF_PRESS_Disable>:
  * @brief  Disable the LPS22DF pressure sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_PRESS_Disable(LPS22DF_Object_t *pObj)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b084      	sub	sp, #16
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->press_is_enabled == 0U)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005524:	2b00      	cmp	r3, #0
 8005526:	d101      	bne.n	800552c <LPS22DF_PRESS_Disable+0x16>
  {
    return LPS22DF_OK;
 8005528:	2300      	movs	r3, #0
 800552a:	e030      	b.n	800558e <LPS22DF_PRESS_Disable+0x78>
  }

  /* Check if the LPS22DF temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005532:	2b00      	cmp	r3, #0
 8005534:	d126      	bne.n	8005584 <LPS22DF_PRESS_Disable+0x6e>
  {
    lps22df_md_t val;

    /* Get current output data rate. */
    if (lps22df_mode_get(&(pObj->Ctx), &val) != LPS22DF_OK)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	3320      	adds	r3, #32
 800553a:	f107 020c 	add.w	r2, r7, #12
 800553e:	4611      	mov	r1, r2
 8005540:	4618      	mov	r0, r3
 8005542:	f000 fde9 	bl	8006118 <lps22df_mode_get>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d002      	beq.n	8005552 <LPS22DF_PRESS_Disable+0x3c>
    {
      return LPS22DF_ERROR;
 800554c:	f04f 33ff 	mov.w	r3, #4294967295
 8005550:	e01d      	b.n	800558e <LPS22DF_PRESS_Disable+0x78>
    }

    (void)memcpy(&pObj->last_odr, &val, sizeof(lps22df_md_t));
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	3333      	adds	r3, #51	@ 0x33
 8005556:	461a      	mov	r2, r3
 8005558:	f107 030c 	add.w	r3, r7, #12
 800555c:	8819      	ldrh	r1, [r3, #0]
 800555e:	789b      	ldrb	r3, [r3, #2]
 8005560:	8011      	strh	r1, [r2, #0]
 8005562:	7093      	strb	r3, [r2, #2]

    val.odr = LPS22DF_ONE_SHOT;
 8005564:	2300      	movs	r3, #0
 8005566:	733b      	strb	r3, [r7, #12]

    /* Output data rate selection - power down. */
    if (lps22df_mode_set(&(pObj->Ctx), &val) != LPS22DF_OK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3320      	adds	r3, #32
 800556c:	f107 020c 	add.w	r2, r7, #12
 8005570:	4611      	mov	r1, r2
 8005572:	4618      	mov	r0, r3
 8005574:	f000 fd72 	bl	800605c <lps22df_mode_set>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d002      	beq.n	8005584 <LPS22DF_PRESS_Disable+0x6e>
    {
      return LPS22DF_ERROR;
 800557e:	f04f 33ff 	mov.w	r3, #4294967295
 8005582:	e004      	b.n	800558e <LPS22DF_PRESS_Disable+0x78>
    }
  }

  pObj->press_is_enabled = 0;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LPS22DF_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <LPS22DF_PRESS_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_PRESS_GetOutputDataRate(LPS22DF_Object_t *pObj, float_t *Odr)
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b082      	sub	sp, #8
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
 800559e:	6039      	str	r1, [r7, #0]
  return LPS22DF_GetOutputDataRate(pObj, Odr);
 80055a0:	6839      	ldr	r1, [r7, #0]
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f90c 	bl	80057c0 <LPS22DF_GetOutputDataRate>
 80055a8:	4603      	mov	r3, r0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <LPS22DF_PRESS_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_PRESS_SetOutputDataRate(LPS22DF_Object_t *pObj, float_t Odr)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b082      	sub	sp, #8
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->press_is_enabled == 1U)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d106      	bne.n	80055d6 <LPS22DF_PRESS_SetOutputDataRate+0x24>
  {
    return LPS22DF_SetOutputDataRate_When_Enabled(pObj, Odr);
 80055c8:	ed97 0a00 	vldr	s0, [r7]
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 f961 	bl	8005894 <LPS22DF_SetOutputDataRate_When_Enabled>
 80055d2:	4603      	mov	r3, r0
 80055d4:	e005      	b.n	80055e2 <LPS22DF_PRESS_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22DF_SetOutputDataRate_When_Disabled(pObj, Odr);
 80055d6:	ed97 0a00 	vldr	s0, [r7]
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f9e6 	bl	80059ac <LPS22DF_SetOutputDataRate_When_Disabled>
 80055e0:	4603      	mov	r3, r0
  }
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <LPS22DF_PRESS_GetPressure>:
  * @param  pObj the device pObj
  * @param  Value pointer where the pressure value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_PRESS_GetPressure(LPS22DF_Object_t *pObj, float_t *Value)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b084      	sub	sp, #16
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
 80055f2:	6039      	str	r1, [r7, #0]
  uint32_t pressure_raw;

  if (lps22df_pressure_raw_get(&(pObj->Ctx), &pressure_raw) != LPS22DF_OK)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	3320      	adds	r3, #32
 80055f8:	f107 020c 	add.w	r2, r7, #12
 80055fc:	4611      	mov	r1, r2
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fe56 	bl	80062b0 <lps22df_pressure_raw_get>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d002      	beq.n	8005610 <LPS22DF_PRESS_GetPressure+0x26>
  {
    return LPS22DF_ERROR;
 800560a:	f04f 33ff 	mov.w	r3, #4294967295
 800560e:	e009      	b.n	8005624 <LPS22DF_PRESS_GetPressure+0x3a>
  }

  *Value = lps22df_from_lsb_to_hPa((int32_t)pressure_raw);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	4618      	mov	r0, r3
 8005614:	f000 fb12 	bl	8005c3c <lps22df_from_lsb_to_hPa>
 8005618:	eef0 7a40 	vmov.f32	s15, s0
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	edc3 7a00 	vstr	s15, [r3]

  return LPS22DF_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <LPS22DF_TEMP_Enable>:
  * @brief  Enable the LPS22DF temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_TEMP_Enable(LPS22DF_Object_t *pObj)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <LPS22DF_TEMP_Enable+0x16>
  {
    return LPS22DF_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	e013      	b.n	800566a <LPS22DF_TEMP_Enable+0x3e>
  }

  /* Output data rate selection. */
  if (lps22df_mode_set(&(pObj->Ctx), &pObj->last_odr) != LPS22DF_OK)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f103 0220 	add.w	r2, r3, #32
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	3333      	adds	r3, #51	@ 0x33
 800564c:	4619      	mov	r1, r3
 800564e:	4610      	mov	r0, r2
 8005650:	f000 fd04 	bl	800605c <lps22df_mode_set>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d002      	beq.n	8005660 <LPS22DF_TEMP_Enable+0x34>
  {
    return LPS22DF_ERROR;
 800565a:	f04f 33ff 	mov.w	r3, #4294967295
 800565e:	e004      	b.n	800566a <LPS22DF_TEMP_Enable+0x3e>
  }

  pObj->temp_is_enabled = 1;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return LPS22DF_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <LPS22DF_TEMP_Disable>:
  * @brief  Disable the LPS22DF temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_TEMP_Disable(LPS22DF_Object_t *pObj)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005680:	2b00      	cmp	r3, #0
 8005682:	d101      	bne.n	8005688 <LPS22DF_TEMP_Disable+0x16>
  {
    return LPS22DF_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	e030      	b.n	80056ea <LPS22DF_TEMP_Disable+0x78>
  }

  /* Check if the LPS22DF pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->press_is_enabled == 0U)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800568e:	2b00      	cmp	r3, #0
 8005690:	d126      	bne.n	80056e0 <LPS22DF_TEMP_Disable+0x6e>
  {
    lps22df_md_t val;

    /* Get current output data rate. */
    if (lps22df_mode_get(&(pObj->Ctx), &val) != LPS22DF_OK)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	3320      	adds	r3, #32
 8005696:	f107 020c 	add.w	r2, r7, #12
 800569a:	4611      	mov	r1, r2
 800569c:	4618      	mov	r0, r3
 800569e:	f000 fd3b 	bl	8006118 <lps22df_mode_get>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d002      	beq.n	80056ae <LPS22DF_TEMP_Disable+0x3c>
    {
      return LPS22DF_ERROR;
 80056a8:	f04f 33ff 	mov.w	r3, #4294967295
 80056ac:	e01d      	b.n	80056ea <LPS22DF_TEMP_Disable+0x78>
    }

    (void)memcpy(&pObj->last_odr, &val, sizeof(lps22df_md_t));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	3333      	adds	r3, #51	@ 0x33
 80056b2:	461a      	mov	r2, r3
 80056b4:	f107 030c 	add.w	r3, r7, #12
 80056b8:	8819      	ldrh	r1, [r3, #0]
 80056ba:	789b      	ldrb	r3, [r3, #2]
 80056bc:	8011      	strh	r1, [r2, #0]
 80056be:	7093      	strb	r3, [r2, #2]

    val.odr = LPS22DF_ONE_SHOT;
 80056c0:	2300      	movs	r3, #0
 80056c2:	733b      	strb	r3, [r7, #12]

    /* Output data rate selection - power down. */
    if (lps22df_mode_set(&(pObj->Ctx), &val) != LPS22DF_OK)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3320      	adds	r3, #32
 80056c8:	f107 020c 	add.w	r2, r7, #12
 80056cc:	4611      	mov	r1, r2
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fcc4 	bl	800605c <lps22df_mode_set>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d002      	beq.n	80056e0 <LPS22DF_TEMP_Disable+0x6e>
    {
      return LPS22DF_ERROR;
 80056da:	f04f 33ff 	mov.w	r3, #4294967295
 80056de:	e004      	b.n	80056ea <LPS22DF_TEMP_Disable+0x78>
    }
  }

  pObj->temp_is_enabled = 0;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return LPS22DF_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <LPS22DF_TEMP_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_TEMP_GetOutputDataRate(LPS22DF_Object_t *pObj, float_t *Odr)
{
 80056f2:	b580      	push	{r7, lr}
 80056f4:	b082      	sub	sp, #8
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
 80056fa:	6039      	str	r1, [r7, #0]
  return LPS22DF_GetOutputDataRate(pObj, Odr);
 80056fc:	6839      	ldr	r1, [r7, #0]
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f85e 	bl	80057c0 <LPS22DF_GetOutputDataRate>
 8005704:	4603      	mov	r3, r0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <LPS22DF_TEMP_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_TEMP_SetOutputDataRate(LPS22DF_Object_t *pObj, float_t Odr)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->temp_is_enabled == 1U)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005720:	2b01      	cmp	r3, #1
 8005722:	d106      	bne.n	8005732 <LPS22DF_TEMP_SetOutputDataRate+0x24>
  {
    return LPS22DF_SetOutputDataRate_When_Enabled(pObj, Odr);
 8005724:	ed97 0a00 	vldr	s0, [r7]
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f8b3 	bl	8005894 <LPS22DF_SetOutputDataRate_When_Enabled>
 800572e:	4603      	mov	r3, r0
 8005730:	e005      	b.n	800573e <LPS22DF_TEMP_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22DF_SetOutputDataRate_When_Disabled(pObj, Odr);
 8005732:	ed97 0a00 	vldr	s0, [r7]
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f938 	bl	80059ac <LPS22DF_SetOutputDataRate_When_Disabled>
 800573c:	4603      	mov	r3, r0
  }
}
 800573e:	4618      	mov	r0, r3
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <LPS22DF_TEMP_GetTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_TEMP_GetTemperature(LPS22DF_Object_t *pObj, float_t *Value)
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b084      	sub	sp, #16
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
 800574e:	6039      	str	r1, [r7, #0]
  int16_t temperature_raw;

  if (lps22df_temperature_raw_get(&(pObj->Ctx), &temperature_raw) != LPS22DF_OK)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3320      	adds	r3, #32
 8005754:	f107 020e 	add.w	r2, r7, #14
 8005758:	4611      	mov	r1, r2
 800575a:	4618      	mov	r0, r3
 800575c:	f000 fdd1 	bl	8006302 <lps22df_temperature_raw_get>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <LPS22DF_TEMP_GetTemperature+0x26>
  {
    return LPS22DF_ERROR;
 8005766:	f04f 33ff 	mov.w	r3, #4294967295
 800576a:	e00a      	b.n	8005782 <LPS22DF_TEMP_GetTemperature+0x3c>
  }

  *Value = lps22df_from_lsb_to_celsius(temperature_raw);
 800576c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005770:	4618      	mov	r0, r3
 8005772:	f000 fa7b 	bl	8005c6c <lps22df_from_lsb_to_celsius>
 8005776:	eef0 7a40 	vmov.f32	s15, s0
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	edc3 7a00 	vstr	s15, [r3]

  return LPS22DF_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <LPS22DF_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22DF_Write_Reg(LPS22DF_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b082      	sub	sp, #8
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	460b      	mov	r3, r1
 8005794:	70fb      	strb	r3, [r7, #3]
 8005796:	4613      	mov	r3, r2
 8005798:	70bb      	strb	r3, [r7, #2]
  if (lps22df_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22DF_OK)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f103 0020 	add.w	r0, r3, #32
 80057a0:	1cba      	adds	r2, r7, #2
 80057a2:	78f9      	ldrb	r1, [r7, #3]
 80057a4:	2301      	movs	r3, #1
 80057a6:	f000 fa15 	bl	8005bd4 <lps22df_write_reg>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <LPS22DF_Write_Reg+0x2c>
  {
    return LPS22DF_ERROR;
 80057b0:	f04f 33ff 	mov.w	r3, #4294967295
 80057b4:	e000      	b.n	80057b8 <LPS22DF_Write_Reg+0x2e>
  }

  return LPS22DF_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <LPS22DF_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22DF_GetOutputDataRate(LPS22DF_Object_t *pObj, float_t *Odr)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22DF_OK;
 80057ca:	2300      	movs	r3, #0
 80057cc:	60fb      	str	r3, [r7, #12]
  lps22df_md_t val;

  if (lps22df_mode_get(&(pObj->Ctx), &val) != LPS22DF_OK)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	3320      	adds	r3, #32
 80057d2:	f107 0208 	add.w	r2, r7, #8
 80057d6:	4611      	mov	r1, r2
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fc9d 	bl	8006118 <lps22df_mode_get>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <LPS22DF_GetOutputDataRate+0x2a>
  {
    return LPS22DF_ERROR;
 80057e4:	f04f 33ff 	mov.w	r3, #4294967295
 80057e8:	e044      	b.n	8005874 <LPS22DF_GetOutputDataRate+0xb4>
  }

  switch (val.odr)
 80057ea:	7a3b      	ldrb	r3, [r7, #8]
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d83c      	bhi.n	800586a <LPS22DF_GetOutputDataRate+0xaa>
 80057f0:	a201      	add	r2, pc, #4	@ (adr r2, 80057f8 <LPS22DF_GetOutputDataRate+0x38>)
 80057f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f6:	bf00      	nop
 80057f8:	0800581d 	.word	0x0800581d
 80057fc:	08005827 	.word	0x08005827
 8005800:	08005831 	.word	0x08005831
 8005804:	0800583b 	.word	0x0800583b
 8005808:	08005843 	.word	0x08005843
 800580c:	0800584b 	.word	0x0800584b
 8005810:	08005853 	.word	0x08005853
 8005814:	0800585b 	.word	0x0800585b
 8005818:	08005863 	.word	0x08005863
  {
    case LPS22DF_ONE_SHOT:
      *Odr = 0.0f;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	f04f 0200 	mov.w	r2, #0
 8005822:	601a      	str	r2, [r3, #0]
      break;
 8005824:	e025      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_1Hz:
      *Odr = 1.0f;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800582c:	601a      	str	r2, [r3, #0]
      break;
 800582e:	e020      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_4Hz:
      *Odr = 4.0f;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8005836:	601a      	str	r2, [r3, #0]
      break;
 8005838:	e01b      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_10Hz:
      *Odr = 10.0f;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	4a0f      	ldr	r2, [pc, #60]	@ (800587c <LPS22DF_GetOutputDataRate+0xbc>)
 800583e:	601a      	str	r2, [r3, #0]
      break;
 8005840:	e017      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_25Hz:
      *Odr = 25.0f;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	4a0e      	ldr	r2, [pc, #56]	@ (8005880 <LPS22DF_GetOutputDataRate+0xc0>)
 8005846:	601a      	str	r2, [r3, #0]
      break;
 8005848:	e013      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_50Hz:
      *Odr = 50.0f;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	4a0d      	ldr	r2, [pc, #52]	@ (8005884 <LPS22DF_GetOutputDataRate+0xc4>)
 800584e:	601a      	str	r2, [r3, #0]
      break;
 8005850:	e00f      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_75Hz:
      *Odr = 75.0f;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	4a0c      	ldr	r2, [pc, #48]	@ (8005888 <LPS22DF_GetOutputDataRate+0xc8>)
 8005856:	601a      	str	r2, [r3, #0]
      break;
 8005858:	e00b      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_100Hz:
      *Odr = 100.0f;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	4a0b      	ldr	r2, [pc, #44]	@ (800588c <LPS22DF_GetOutputDataRate+0xcc>)
 800585e:	601a      	str	r2, [r3, #0]
      break;
 8005860:	e007      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    case LPS22DF_200Hz:
      *Odr = 200.0f;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	4a0a      	ldr	r2, [pc, #40]	@ (8005890 <LPS22DF_GetOutputDataRate+0xd0>)
 8005866:	601a      	str	r2, [r3, #0]
      break;
 8005868:	e003      	b.n	8005872 <LPS22DF_GetOutputDataRate+0xb2>

    default:
      ret = LPS22DF_ERROR;
 800586a:	f04f 33ff 	mov.w	r3, #4294967295
 800586e:	60fb      	str	r3, [r7, #12]
      break;
 8005870:	bf00      	nop
  }

  return ret;
 8005872:	68fb      	ldr	r3, [r7, #12]
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	41200000 	.word	0x41200000
 8005880:	41c80000 	.word	0x41c80000
 8005884:	42480000 	.word	0x42480000
 8005888:	42960000 	.word	0x42960000
 800588c:	42c80000 	.word	0x42c80000
 8005890:	43480000 	.word	0x43480000

08005894 <LPS22DF_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22DF_SetOutputDataRate_When_Enabled(LPS22DF_Object_t *pObj, float_t Odr)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	ed87 0a00 	vstr	s0, [r7]
  lps22df_md_t new_val;

  if (lps22df_mode_get(&(pObj->Ctx), &new_val) != LPS22DF_OK)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3320      	adds	r3, #32
 80058a4:	f107 020c 	add.w	r2, r7, #12
 80058a8:	4611      	mov	r1, r2
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 fc34 	bl	8006118 <lps22df_mode_get>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <LPS22DF_SetOutputDataRate_When_Enabled+0x28>
  {
    return LPS22DF_ERROR;
 80058b6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ba:	e06c      	b.n	8005996 <LPS22DF_SetOutputDataRate_When_Enabled+0x102>
  }

  new_val.odr = (Odr <=   1.0f) ? LPS22DF_1Hz
                : (Odr <=   4.0f) ? LPS22DF_4Hz
 80058bc:	edd7 7a00 	vldr	s15, [r7]
 80058c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058cc:	d801      	bhi.n	80058d2 <LPS22DF_SetOutputDataRate_When_Enabled+0x3e>
 80058ce:	2301      	movs	r3, #1
 80058d0:	e042      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 80058d2:	edd7 7a00 	vldr	s15, [r7]
 80058d6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80058da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058e2:	d801      	bhi.n	80058e8 <LPS22DF_SetOutputDataRate_When_Enabled+0x54>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e037      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 80058e8:	edd7 7a00 	vldr	s15, [r7]
 80058ec:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80058f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058f8:	d801      	bhi.n	80058fe <LPS22DF_SetOutputDataRate_When_Enabled+0x6a>
 80058fa:	2303      	movs	r3, #3
 80058fc:	e02c      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 80058fe:	edd7 7a00 	vldr	s15, [r7]
 8005902:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8005906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800590a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800590e:	d801      	bhi.n	8005914 <LPS22DF_SetOutputDataRate_When_Enabled+0x80>
 8005910:	2304      	movs	r3, #4
 8005912:	e021      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 8005914:	edd7 7a00 	vldr	s15, [r7]
 8005918:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80059a0 <LPS22DF_SetOutputDataRate_When_Enabled+0x10c>
 800591c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005924:	d801      	bhi.n	800592a <LPS22DF_SetOutputDataRate_When_Enabled+0x96>
 8005926:	2305      	movs	r3, #5
 8005928:	e016      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 800592a:	edd7 7a00 	vldr	s15, [r7]
 800592e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80059a4 <LPS22DF_SetOutputDataRate_When_Enabled+0x110>
 8005932:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800593a:	d801      	bhi.n	8005940 <LPS22DF_SetOutputDataRate_When_Enabled+0xac>
 800593c:	2306      	movs	r3, #6
 800593e:	e00b      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 8005940:	edd7 7a00 	vldr	s15, [r7]
 8005944:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80059a8 <LPS22DF_SetOutputDataRate_When_Enabled+0x114>
 8005948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800594c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005950:	d801      	bhi.n	8005956 <LPS22DF_SetOutputDataRate_When_Enabled+0xc2>
 8005952:	2307      	movs	r3, #7
 8005954:	e000      	b.n	8005958 <LPS22DF_SetOutputDataRate_When_Enabled+0xc4>
 8005956:	2308      	movs	r3, #8
  new_val.odr = (Odr <=   1.0f) ? LPS22DF_1Hz
 8005958:	733b      	strb	r3, [r7, #12]
                : (Odr <=  50.0f) ? LPS22DF_50Hz
                : (Odr <=  75.0f) ? LPS22DF_75Hz
                : (Odr <= 100.0f) ? LPS22DF_100Hz
                :                   LPS22DF_200Hz;

  if (lps22df_mode_set(&(pObj->Ctx), &new_val) != LPS22DF_OK)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	3320      	adds	r3, #32
 800595e:	f107 020c 	add.w	r2, r7, #12
 8005962:	4611      	mov	r1, r2
 8005964:	4618      	mov	r0, r3
 8005966:	f000 fb79 	bl	800605c <lps22df_mode_set>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d002      	beq.n	8005976 <LPS22DF_SetOutputDataRate_When_Enabled+0xe2>
  {
    return LPS22DF_ERROR;
 8005970:	f04f 33ff 	mov.w	r3, #4294967295
 8005974:	e00f      	b.n	8005996 <LPS22DF_SetOutputDataRate_When_Enabled+0x102>
  }

  if (lps22df_mode_get(&(pObj->Ctx), &pObj->last_odr) != LPS22DF_OK)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f103 0220 	add.w	r2, r3, #32
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	3333      	adds	r3, #51	@ 0x33
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f000 fbc8 	bl	8006118 <lps22df_mode_get>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <LPS22DF_SetOutputDataRate_When_Enabled+0x100>
  {
    return LPS22DF_ERROR;
 800598e:	f04f 33ff 	mov.w	r3, #4294967295
 8005992:	e000      	b.n	8005996 <LPS22DF_SetOutputDataRate_When_Enabled+0x102>
  }

  return LPS22DF_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	42480000 	.word	0x42480000
 80059a4:	42960000 	.word	0x42960000
 80059a8:	42c80000 	.word	0x42c80000

080059ac <LPS22DF_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22DF_SetOutputDataRate_When_Disabled(LPS22DF_Object_t *pObj, float_t Odr)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	ed87 0a00 	vstr	s0, [r7]
  pObj->last_odr.odr = (Odr <=   1.0f) ? LPS22DF_1Hz
                       : (Odr <=   4.0f) ? LPS22DF_4Hz
 80059b8:	edd7 7a00 	vldr	s15, [r7]
 80059bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059c8:	d801      	bhi.n	80059ce <LPS22DF_SetOutputDataRate_When_Disabled+0x22>
 80059ca:	2301      	movs	r3, #1
 80059cc:	e042      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 80059ce:	edd7 7a00 	vldr	s15, [r7]
 80059d2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80059d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059de:	d801      	bhi.n	80059e4 <LPS22DF_SetOutputDataRate_When_Disabled+0x38>
 80059e0:	2302      	movs	r3, #2
 80059e2:	e037      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 80059e4:	edd7 7a00 	vldr	s15, [r7]
 80059e8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80059ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f4:	d801      	bhi.n	80059fa <LPS22DF_SetOutputDataRate_When_Disabled+0x4e>
 80059f6:	2303      	movs	r3, #3
 80059f8:	e02c      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 80059fa:	edd7 7a00 	vldr	s15, [r7]
 80059fe:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8005a02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a0a:	d801      	bhi.n	8005a10 <LPS22DF_SetOutputDataRate_When_Disabled+0x64>
 8005a0c:	2304      	movs	r3, #4
 8005a0e:	e021      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 8005a10:	edd7 7a00 	vldr	s15, [r7]
 8005a14:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8005a68 <LPS22DF_SetOutputDataRate_When_Disabled+0xbc>
 8005a18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a20:	d801      	bhi.n	8005a26 <LPS22DF_SetOutputDataRate_When_Disabled+0x7a>
 8005a22:	2305      	movs	r3, #5
 8005a24:	e016      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 8005a26:	edd7 7a00 	vldr	s15, [r7]
 8005a2a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8005a6c <LPS22DF_SetOutputDataRate_When_Disabled+0xc0>
 8005a2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a36:	d801      	bhi.n	8005a3c <LPS22DF_SetOutputDataRate_When_Disabled+0x90>
 8005a38:	2306      	movs	r3, #6
 8005a3a:	e00b      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 8005a3c:	edd7 7a00 	vldr	s15, [r7]
 8005a40:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8005a70 <LPS22DF_SetOutputDataRate_When_Disabled+0xc4>
 8005a44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a4c:	d801      	bhi.n	8005a52 <LPS22DF_SetOutputDataRate_When_Disabled+0xa6>
 8005a4e:	2307      	movs	r3, #7
 8005a50:	e000      	b.n	8005a54 <LPS22DF_SetOutputDataRate_When_Disabled+0xa8>
 8005a52:	2308      	movs	r3, #8
  pObj->last_odr.odr = (Odr <=   1.0f) ? LPS22DF_1Hz
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                       : (Odr <=  50.0f) ? LPS22DF_50Hz
                       : (Odr <=  75.0f) ? LPS22DF_75Hz
                       : (Odr <= 100.0f) ? LPS22DF_100Hz
                       :                   LPS22DF_200Hz;

  return LPS22DF_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	42480000 	.word	0x42480000
 8005a6c:	42960000 	.word	0x42960000
 8005a70:	42c80000 	.word	0x42c80000

08005a74 <LPS22DF_Initialize>:
  * @brief  Initialize the LPS22DF sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22DF_Initialize(LPS22DF_Object_t *pObj)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  lps22df_md_t md;
  lps22df_bus_mode_t bus_mode;

  /* Set bdu and if_inc recommended for driver usage */
  if (lps22df_init_set(&(pObj->Ctx), LPS22DF_DRV_RDY) != LPS22DF_OK)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3320      	adds	r3, #32
 8005a80:	2100      	movs	r1, #0
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 f983 	bl	8005d8e <lps22df_init_set>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <LPS22DF_Initialize+0x20>
  {
    return LPS22DF_ERROR;
 8005a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a92:	e047      	b.n	8005b24 <LPS22DF_Initialize+0xb0>
  }

  /* Select bus interface */
  if (pObj->IO.BusType == LPS22DF_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d102      	bne.n	8005aa2 <LPS22DF_Initialize+0x2e>
  {
    bus_mode.interface = LPS22DF_SPI_3W;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	723b      	strb	r3, [r7, #8]
 8005aa0:	e008      	b.n	8005ab4 <LPS22DF_Initialize+0x40>
  }
  else if (pObj->IO.BusType == LPS22DF_SPI_4WIRES_BUS) /* SPI 4-Wires */
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d102      	bne.n	8005ab0 <LPS22DF_Initialize+0x3c>
  {
    bus_mode.interface = LPS22DF_SPI_4W;
 8005aaa:	2302      	movs	r3, #2
 8005aac:	723b      	strb	r3, [r7, #8]
 8005aae:	e001      	b.n	8005ab4 <LPS22DF_Initialize+0x40>
  }
  else
  {
    bus_mode.interface = LPS22DF_SEL_BY_HW;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	723b      	strb	r3, [r7, #8]
  }

  bus_mode.filter = LPS22DF_FILTER_AUTO;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	727b      	strb	r3, [r7, #9]
  if (lps22df_bus_mode_set(&(pObj->Ctx), &bus_mode) != LPS22DF_OK)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	3320      	adds	r3, #32
 8005abc:	f107 0208 	add.w	r2, r7, #8
 8005ac0:	4611      	mov	r1, r2
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 f901 	bl	8005cca <lps22df_bus_mode_set>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <LPS22DF_Initialize+0x60>
  {
    return LPS22DF_ERROR;
 8005ace:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad2:	e027      	b.n	8005b24 <LPS22DF_Initialize+0xb0>
  }

  /* Set Output Data Rate in Power Down */
  md.odr = LPS22DF_ONE_SHOT;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	733b      	strb	r3, [r7, #12]
  md.avg = LPS22DF_4_AVG;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	737b      	strb	r3, [r7, #13]
  md.lpf = LPS22DF_LPF_ODR_DIV_4;
 8005adc:	2301      	movs	r3, #1
 8005ade:	73bb      	strb	r3, [r7, #14]

  /* Power down the device */
  if (lps22df_mode_set(&(pObj->Ctx), &md) != LPS22DF_OK)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	3320      	adds	r3, #32
 8005ae4:	f107 020c 	add.w	r2, r7, #12
 8005ae8:	4611      	mov	r1, r2
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 fab6 	bl	800605c <lps22df_mode_set>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <LPS22DF_Initialize+0x88>
  {
    return LPS22DF_ERROR;
 8005af6:	f04f 33ff 	mov.w	r3, #4294967295
 8005afa:	e013      	b.n	8005b24 <LPS22DF_Initialize+0xb0>
  }

  if (lps22df_mode_get(&(pObj->Ctx), &pObj->last_odr) != LPS22DF_OK)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f103 0220 	add.w	r2, r3, #32
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	3333      	adds	r3, #51	@ 0x33
 8005b06:	4619      	mov	r1, r3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f000 fb05 	bl	8006118 <lps22df_mode_get>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d002      	beq.n	8005b1a <LPS22DF_Initialize+0xa6>
  {
    return LPS22DF_ERROR;
 8005b14:	f04f 33ff 	mov.w	r3, #4294967295
 8005b18:	e004      	b.n	8005b24 <LPS22DF_Initialize+0xb0>
  }

  pObj->last_odr.odr = LPS22DF_25Hz;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2204      	movs	r2, #4
 8005b1e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  return LPS22DF_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005b2c:	b590      	push	{r4, r7, lr}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	461a      	mov	r2, r3
 8005b38:	460b      	mov	r3, r1
 8005b3a:	72fb      	strb	r3, [r7, #11]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	813b      	strh	r3, [r7, #8]
  LPS22DF_Object_t *pObj = (LPS22DF_Object_t *)Handle;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	695c      	ldr	r4, [r3, #20]
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	7b1b      	ldrb	r3, [r3, #12]
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	7afb      	ldrb	r3, [r7, #11]
 8005b50:	b299      	uxth	r1, r3
 8005b52:	893b      	ldrh	r3, [r7, #8]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	47a0      	blx	r4
 8005b58:	4603      	mov	r3, r0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	371c      	adds	r7, #28
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd90      	pop	{r4, r7, pc}

08005b62 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005b62:	b590      	push	{r4, r7, lr}
 8005b64:	b087      	sub	sp, #28
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	60f8      	str	r0, [r7, #12]
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	460b      	mov	r3, r1
 8005b70:	72fb      	strb	r3, [r7, #11]
 8005b72:	4613      	mov	r3, r2
 8005b74:	813b      	strh	r3, [r7, #8]
  LPS22DF_Object_t *pObj = (LPS22DF_Object_t *)Handle;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	691c      	ldr	r4, [r3, #16]
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	7b1b      	ldrb	r3, [r3, #12]
 8005b82:	4618      	mov	r0, r3
 8005b84:	7afb      	ldrb	r3, [r7, #11]
 8005b86:	b299      	uxth	r1, r3
 8005b88:	893b      	ldrh	r3, [r7, #8]
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	47a0      	blx	r4
 8005b8e:	4603      	mov	r3, r0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	371c      	adds	r7, #28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd90      	pop	{r4, r7, pc}

08005b98 <lps22df_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lps22df_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                                uint16_t len)
{
 8005b98:	b590      	push	{r4, r7, lr}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	607a      	str	r2, [r7, #4]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	72fb      	strb	r3, [r7, #11]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d102      	bne.n	8005bb8 <lps22df_read_reg+0x20>
  {
    return -1;
 8005bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bb6:	e009      	b.n	8005bcc <lps22df_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	685c      	ldr	r4, [r3, #4]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	68d8      	ldr	r0, [r3, #12]
 8005bc0:	893b      	ldrh	r3, [r7, #8]
 8005bc2:	7af9      	ldrb	r1, [r7, #11]
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	47a0      	blx	r4
 8005bc8:	6178      	str	r0, [r7, #20]

  return ret;
 8005bca:	697b      	ldr	r3, [r7, #20]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	371c      	adds	r7, #28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd90      	pop	{r4, r7, pc}

08005bd4 <lps22df_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lps22df_write_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                                 uint16_t len)
{
 8005bd4:	b590      	push	{r4, r7, lr}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	607a      	str	r2, [r7, #4]
 8005bde:	461a      	mov	r2, r3
 8005be0:	460b      	mov	r3, r1
 8005be2:	72fb      	strb	r3, [r7, #11]
 8005be4:	4613      	mov	r3, r2
 8005be6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d102      	bne.n	8005bf4 <lps22df_write_reg+0x20>
  {
    return -1;
 8005bee:	f04f 33ff 	mov.w	r3, #4294967295
 8005bf2:	e009      	b.n	8005c08 <lps22df_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681c      	ldr	r4, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	68d8      	ldr	r0, [r3, #12]
 8005bfc:	893b      	ldrh	r3, [r7, #8]
 8005bfe:	7af9      	ldrb	r1, [r7, #11]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	47a0      	blx	r4
 8005c04:	6178      	str	r0, [r7, #20]

  return ret;
 8005c06:	697b      	ldr	r3, [r7, #20]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd90      	pop	{r4, r7, pc}

08005c10 <bytecpy>:
  * @{
  *
  */

static void bytecpy(uint8_t *target, uint8_t *source)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  if ((target != NULL) && (source != NULL))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d006      	beq.n	8005c2e <bytecpy+0x1e>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <bytecpy+0x1e>
  {
    *target = *source;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	781a      	ldrb	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	701a      	strb	r2, [r3, #0]
  }
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
	...

08005c3c <lps22df_from_lsb_to_hPa>:
  * @{
  *
  */

float_t lps22df_from_lsb_to_hPa(int32_t lsb)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  return ((float_t)lsb / 1048576.0f);   /* 4096.0f * 256 */
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	ee07 3a90 	vmov	s15, r3
 8005c4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c4e:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8005c68 <lps22df_from_lsb_to_hPa+0x2c>
 8005c52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005c56:	eef0 7a66 	vmov.f32	s15, s13
}
 8005c5a:	eeb0 0a67 	vmov.f32	s0, s15
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	49800000 	.word	0x49800000

08005c6c <lps22df_from_lsb_to_celsius>:

float_t lps22df_from_lsb_to_celsius(int16_t lsb)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 8005c76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c7a:	ee07 3a90 	vmov	s15, r3
 8005c7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c82:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8005c9c <lps22df_from_lsb_to_celsius+0x30>
 8005c86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005c8a:	eef0 7a66 	vmov.f32	s15, s13
}
 8005c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr
 8005c9c:	42c80000 	.word	0x42c80000

08005ca0 <lps22df_id_get>:
  * @param  val   ID values.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_id_get(const stmdev_ctx_t *ctx, lps22df_id_t *val)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint8_t reg;
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_WHO_AM_I, &reg, 1);
 8005caa:	f107 020b 	add.w	r2, r7, #11
 8005cae:	2301      	movs	r3, #1
 8005cb0:	210f      	movs	r1, #15
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f7ff ff70 	bl	8005b98 <lps22df_read_reg>
 8005cb8:	60f8      	str	r0, [r7, #12]
  val->whoami = reg;
 8005cba:	7afa      	ldrb	r2, [r7, #11]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	701a      	strb	r2, [r3, #0]

  return ret;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <lps22df_bus_mode_set>:
  * @param  val   configures the bus operating mode.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_bus_mode_set(const stmdev_ctx_t *ctx, lps22df_bus_mode_t *val)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b086      	sub	sp, #24
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  lps22df_i3c_if_ctrl_t i3c_if_ctrl;
  lps22df_if_ctrl_t if_ctrl;
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_IF_CTRL, (uint8_t *)&if_ctrl, 1);
 8005cd4:	f107 020c 	add.w	r2, r7, #12
 8005cd8:	2301      	movs	r3, #1
 8005cda:	210e      	movs	r1, #14
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff ff5b 	bl	8005b98 <lps22df_read_reg>
 8005ce2:	6178      	str	r0, [r7, #20]
  if (ret == 0)
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d124      	bne.n	8005d34 <lps22df_bus_mode_set+0x6a>
  {
    if_ctrl.i2c_i3c_dis = ((uint8_t)val->interface & 0x02U) >> 1;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	085b      	lsrs	r3, r3, #1
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	7b3b      	ldrb	r3, [r7, #12]
 8005cf8:	f362 1386 	bfi	r3, r2, #6, #1
 8005cfc:	733b      	strb	r3, [r7, #12]
    if_ctrl.int_en_i3c = ((uint8_t)val->interface & 0x04U) >> 2;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	089b      	lsrs	r3, r3, #2
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	7b3b      	ldrb	r3, [r7, #12]
 8005d0c:	f362 13c7 	bfi	r3, r2, #7, #1
 8005d10:	733b      	strb	r3, [r7, #12]
    if_ctrl.sim = ((uint8_t)val->interface & 0x01U);
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	7b3b      	ldrb	r3, [r7, #12]
 8005d1e:	f362 1345 	bfi	r3, r2, #5, #1
 8005d22:	733b      	strb	r3, [r7, #12]
    ret = lps22df_write_reg(ctx, LPS22DF_IF_CTRL, (uint8_t *)&if_ctrl, 1);
 8005d24:	f107 020c 	add.w	r2, r7, #12
 8005d28:	2301      	movs	r3, #1
 8005d2a:	210e      	movs	r1, #14
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff ff51 	bl	8005bd4 <lps22df_write_reg>
 8005d32:	6178      	str	r0, [r7, #20]
  }
  if (ret == 0)
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d107      	bne.n	8005d4a <lps22df_bus_mode_set+0x80>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_I3C_IF_CTRL,
 8005d3a:	f107 0210 	add.w	r2, r7, #16
 8005d3e:	2301      	movs	r3, #1
 8005d40:	2119      	movs	r1, #25
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7ff ff28 	bl	8005b98 <lps22df_read_reg>
 8005d48:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_if_ctrl, 1);
  }
  if (ret == 0)
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d119      	bne.n	8005d84 <lps22df_bus_mode_set+0xba>
  {
    i3c_if_ctrl.asf_on = (uint8_t)val->filter & 0x01U;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	785b      	ldrb	r3, [r3, #1]
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	7c3b      	ldrb	r3, [r7, #16]
 8005d5c:	f362 1345 	bfi	r3, r2, #5, #1
 8005d60:	743b      	strb	r3, [r7, #16]
    i3c_if_ctrl.i3c_bus_avb_sel = (uint8_t)val->i3c_ibi_time & 0x03U;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	789b      	ldrb	r3, [r3, #2]
 8005d66:	f003 0303 	and.w	r3, r3, #3
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	7c3b      	ldrb	r3, [r7, #16]
 8005d6e:	f362 0301 	bfi	r3, r2, #0, #2
 8005d72:	743b      	strb	r3, [r7, #16]
    ret = lps22df_write_reg(ctx, LPS22DF_I3C_IF_CTRL,
 8005d74:	f107 0210 	add.w	r2, r7, #16
 8005d78:	2301      	movs	r3, #1
 8005d7a:	2119      	movs	r1, #25
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7ff ff29 	bl	8005bd4 <lps22df_write_reg>
 8005d82:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_if_ctrl, 1);
  }
  return ret;
 8005d84:	697b      	ldr	r3, [r7, #20]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3718      	adds	r7, #24
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <lps22df_init_set>:
  * @param  val   configures the bus operating mode.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_init_set(const stmdev_ctx_t *ctx, lps22df_init_t val)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b08a      	sub	sp, #40	@ 0x28
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	460b      	mov	r3, r1
 8005d98:	70fb      	strb	r3, [r7, #3]
  lps22df_ctrl_reg2_t ctrl_reg2;
  lps22df_ctrl_reg3_t ctrl_reg3;
  lps22df_int_source_t int_src;
  lps22df_stat_t status;
  uint8_t reg[2], cnt = 0;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG2, reg, 2);
 8005da0:	f107 020c 	add.w	r2, r7, #12
 8005da4:	2302      	movs	r3, #2
 8005da6:	2111      	movs	r1, #17
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff fef5 	bl	8005b98 <lps22df_read_reg>
 8005dae:	6238      	str	r0, [r7, #32]
  if (ret == 0)
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f040 80c8 	bne.w	8005f48 <lps22df_init_set+0x1ba>
  {
    bytecpy((uint8_t *)&ctrl_reg2, &reg[0]);
 8005db8:	f107 020c 	add.w	r2, r7, #12
 8005dbc:	f107 031c 	add.w	r3, r7, #28
 8005dc0:	4611      	mov	r1, r2
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff ff24 	bl	8005c10 <bytecpy>
    bytecpy((uint8_t *)&ctrl_reg3, &reg[1]);
 8005dc8:	f107 030c 	add.w	r3, r7, #12
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	f107 0318 	add.w	r3, r7, #24
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff ff1b 	bl	8005c10 <bytecpy>

    switch (val)
 8005dda:	78fb      	ldrb	r3, [r7, #3]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d043      	beq.n	8005e68 <lps22df_init_set+0xda>
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	f300 809d 	bgt.w	8005f20 <lps22df_init_set+0x192>
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d078      	beq.n	8005edc <lps22df_init_set+0x14e>
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	f040 8098 	bne.w	8005f20 <lps22df_init_set+0x192>
    {
      case LPS22DF_BOOT:
        ctrl_reg2.boot = PROPERTY_ENABLE;
 8005df0:	7f3b      	ldrb	r3, [r7, #28]
 8005df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005df6:	773b      	strb	r3, [r7, #28]
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2,
 8005df8:	f107 021c 	add.w	r2, r7, #28
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	2111      	movs	r1, #17
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f7ff fee7 	bl	8005bd4 <lps22df_write_reg>
 8005e06:	6238      	str	r0, [r7, #32]
                                (uint8_t *)&ctrl_reg2, 1);
        if (ret != 0)
 8005e08:	6a3b      	ldr	r3, [r7, #32]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f040 8095 	bne.w	8005f3a <lps22df_init_set+0x1ac>
          break;
        }

        do
        {
          ret = lps22df_read_reg(ctx, LPS22DF_INT_SOURCE, (uint8_t *)&int_src, 1);
 8005e10:	f107 0214 	add.w	r2, r7, #20
 8005e14:	2301      	movs	r3, #1
 8005e16:	2124      	movs	r1, #36	@ 0x24
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f7ff febd 	bl	8005b98 <lps22df_read_reg>
 8005e1e:	6238      	str	r0, [r7, #32]
          if (ret != 0)
 8005e20:	6a3b      	ldr	r3, [r7, #32]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d115      	bne.n	8005e52 <lps22df_init_set+0xc4>
          {
            break;
          }

          /* boot procedue ended correctly */
          if (int_src.boot_on == 0U)
 8005e26:	7d3b      	ldrb	r3, [r7, #20]
 8005e28:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d011      	beq.n	8005e56 <lps22df_init_set+0xc8>
          {
            break;
          }

          if (ctx->mdelay != NULL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <lps22df_init_set+0xb4>
          {
            ctx->mdelay(10); /* 10ms of boot time */
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	200a      	movs	r0, #10
 8005e40:	4798      	blx	r3
          }
        } while (cnt++ < 5U);
 8005e42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e46:	1c5a      	adds	r2, r3, #1
 8005e48:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8005e4c:	2b04      	cmp	r3, #4
 8005e4e:	d9df      	bls.n	8005e10 <lps22df_init_set+0x82>
 8005e50:	e002      	b.n	8005e58 <lps22df_init_set+0xca>
            break;
 8005e52:	bf00      	nop
 8005e54:	e000      	b.n	8005e58 <lps22df_init_set+0xca>
            break;
 8005e56:	bf00      	nop

        if (cnt >= 5U)
 8005e58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e5c:	2b04      	cmp	r3, #4
 8005e5e:	d96e      	bls.n	8005f3e <lps22df_init_set+0x1b0>
        {
          ret = -1;  /* boot procedure failed */
 8005e60:	f04f 33ff 	mov.w	r3, #4294967295
 8005e64:	623b      	str	r3, [r7, #32]
        }

        break;
 8005e66:	e06a      	b.n	8005f3e <lps22df_init_set+0x1b0>
      case LPS22DF_RESET:
        ctrl_reg2.swreset = PROPERTY_ENABLE;
 8005e68:	7f3b      	ldrb	r3, [r7, #28]
 8005e6a:	f043 0304 	orr.w	r3, r3, #4
 8005e6e:	773b      	strb	r3, [r7, #28]
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2,
 8005e70:	f107 021c 	add.w	r2, r7, #28
 8005e74:	2301      	movs	r3, #1
 8005e76:	2111      	movs	r1, #17
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff feab 	bl	8005bd4 <lps22df_write_reg>
 8005e7e:	6238      	str	r0, [r7, #32]
                                (uint8_t *)&ctrl_reg2, 1);
        if (ret != 0)
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d15d      	bne.n	8005f42 <lps22df_init_set+0x1b4>
          break;
        }

        do
        {
          ret = lps22df_status_get(ctx, &status);
 8005e86:	f107 0310 	add.w	r3, r7, #16
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f860 	bl	8005f52 <lps22df_status_get>
 8005e92:	6238      	str	r0, [r7, #32]
          if (ret != 0)
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d115      	bne.n	8005ec6 <lps22df_init_set+0x138>
          {
            break;
          }

          /* sw-reset procedue ended correctly */
          if (status.sw_reset == 0U)
 8005e9a:	7c3b      	ldrb	r3, [r7, #16]
 8005e9c:	f003 0301 	and.w	r3, r3, #1
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d011      	beq.n	8005eca <lps22df_init_set+0x13c>
          {
            break;
          }

          if (ctx->mdelay != NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <lps22df_init_set+0x128>
          {
            ctx->mdelay(1); /* should be 50 us */
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	2001      	movs	r0, #1
 8005eb4:	4798      	blx	r3
          }
        } while (cnt++ < 5U);
 8005eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005eba:	1c5a      	adds	r2, r3, #1
 8005ebc:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8005ec0:	2b04      	cmp	r3, #4
 8005ec2:	d9e0      	bls.n	8005e86 <lps22df_init_set+0xf8>
 8005ec4:	e002      	b.n	8005ecc <lps22df_init_set+0x13e>
            break;
 8005ec6:	bf00      	nop
 8005ec8:	e000      	b.n	8005ecc <lps22df_init_set+0x13e>
            break;
 8005eca:	bf00      	nop

        if (cnt >= 5U)
 8005ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	d938      	bls.n	8005f46 <lps22df_init_set+0x1b8>
        {
          ret = -1;  /* sw-reset procedure failed */
 8005ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ed8:	623b      	str	r3, [r7, #32]
        }

        break;
 8005eda:	e034      	b.n	8005f46 <lps22df_init_set+0x1b8>
      case LPS22DF_DRV_RDY:
        ctrl_reg2.bdu = PROPERTY_ENABLE;
 8005edc:	7f3b      	ldrb	r3, [r7, #28]
 8005ede:	f043 0308 	orr.w	r3, r3, #8
 8005ee2:	773b      	strb	r3, [r7, #28]
        ctrl_reg3.if_add_inc = PROPERTY_ENABLE;
 8005ee4:	7e3b      	ldrb	r3, [r7, #24]
 8005ee6:	f043 0301 	orr.w	r3, r3, #1
 8005eea:	763b      	strb	r3, [r7, #24]
        bytecpy(&reg[0], (uint8_t *)&ctrl_reg2);
 8005eec:	f107 021c 	add.w	r2, r7, #28
 8005ef0:	f107 030c 	add.w	r3, r7, #12
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7ff fe8a 	bl	8005c10 <bytecpy>
        bytecpy(&reg[1], (uint8_t *)&ctrl_reg3);
 8005efc:	f107 0218 	add.w	r2, r7, #24
 8005f00:	f107 030c 	add.w	r3, r7, #12
 8005f04:	3301      	adds	r3, #1
 8005f06:	4611      	mov	r1, r2
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7ff fe81 	bl	8005c10 <bytecpy>
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2, reg, 2);
 8005f0e:	f107 020c 	add.w	r2, r7, #12
 8005f12:	2302      	movs	r3, #2
 8005f14:	2111      	movs	r1, #17
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7ff fe5c 	bl	8005bd4 <lps22df_write_reg>
 8005f1c:	6238      	str	r0, [r7, #32]
        break;
 8005f1e:	e013      	b.n	8005f48 <lps22df_init_set+0x1ba>
      default:
        ctrl_reg2.swreset = PROPERTY_ENABLE;
 8005f20:	7f3b      	ldrb	r3, [r7, #28]
 8005f22:	f043 0304 	orr.w	r3, r3, #4
 8005f26:	773b      	strb	r3, [r7, #28]
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2,
 8005f28:	f107 021c 	add.w	r2, r7, #28
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	2111      	movs	r1, #17
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7ff fe4f 	bl	8005bd4 <lps22df_write_reg>
 8005f36:	6238      	str	r0, [r7, #32]
                                (uint8_t *)&ctrl_reg2, 1);
        break;
 8005f38:	e006      	b.n	8005f48 <lps22df_init_set+0x1ba>
          break;
 8005f3a:	bf00      	nop
 8005f3c:	e004      	b.n	8005f48 <lps22df_init_set+0x1ba>
        break;
 8005f3e:	bf00      	nop
 8005f40:	e002      	b.n	8005f48 <lps22df_init_set+0x1ba>
          break;
 8005f42:	bf00      	nop
 8005f44:	e000      	b.n	8005f48 <lps22df_init_set+0x1ba>
        break;
 8005f46:	bf00      	nop
    }
  }

  return ret;
 8005f48:	6a3b      	ldr	r3, [r7, #32]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3728      	adds	r7, #40	@ 0x28
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <lps22df_status_get>:
  * @param  val   the status of the device.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_status_get(const stmdev_ctx_t *ctx, lps22df_stat_t *val)
{
 8005f52:	b580      	push	{r7, lr}
 8005f54:	b088      	sub	sp, #32
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
 8005f5a:	6039      	str	r1, [r7, #0]
  lps22df_int_source_t int_source;
  lps22df_ctrl_reg2_t ctrl_reg2;
  lps22df_status_t status;
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG2,
 8005f5c:	f107 0210 	add.w	r2, r7, #16
 8005f60:	2301      	movs	r3, #1
 8005f62:	2111      	movs	r1, #17
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7ff fe17 	bl	8005b98 <lps22df_read_reg>
 8005f6a:	61f8      	str	r0, [r7, #28]
                         (uint8_t *)&ctrl_reg2, 1);
  if (ret == 0)
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d107      	bne.n	8005f82 <lps22df_status_get+0x30>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_INT_SOURCE, (uint8_t *)&int_source, 1);
 8005f72:	f107 0214 	add.w	r2, r7, #20
 8005f76:	2301      	movs	r3, #1
 8005f78:	2124      	movs	r1, #36	@ 0x24
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7ff fe0c 	bl	8005b98 <lps22df_read_reg>
 8005f80:	61f8      	str	r0, [r7, #28]
  }
  if (ret == 0)
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d107      	bne.n	8005f98 <lps22df_status_get+0x46>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_STATUS, (uint8_t *)&status, 1);
 8005f88:	f107 020c 	add.w	r2, r7, #12
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	2127      	movs	r1, #39	@ 0x27
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f7ff fe01 	bl	8005b98 <lps22df_read_reg>
 8005f96:	61f8      	str	r0, [r7, #28]
  }
  if (ret == 0)
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d107      	bne.n	8005fae <lps22df_status_get+0x5c>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_INTERRUPT_CFG,
 8005f9e:	f107 0218 	add.w	r2, r7, #24
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	210b      	movs	r1, #11
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7ff fdf6 	bl	8005b98 <lps22df_read_reg>
 8005fac:	61f8      	str	r0, [r7, #28]
                           (uint8_t *)&interrupt_cfg, 1);
  }
  val->sw_reset  = ctrl_reg2.swreset;
 8005fae:	7c3b      	ldrb	r3, [r7, #16]
 8005fb0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005fb4:	b2d9      	uxtb	r1, r3
 8005fb6:	683a      	ldr	r2, [r7, #0]
 8005fb8:	7813      	ldrb	r3, [r2, #0]
 8005fba:	f361 0300 	bfi	r3, r1, #0, #1
 8005fbe:	7013      	strb	r3, [r2, #0]
  val->boot      = int_source.boot_on;
 8005fc0:	7d3b      	ldrb	r3, [r7, #20]
 8005fc2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005fc6:	b2d9      	uxtb	r1, r3
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	7813      	ldrb	r3, [r2, #0]
 8005fcc:	f361 0341 	bfi	r3, r1, #1, #1
 8005fd0:	7013      	strb	r3, [r2, #0]
  val->drdy_pres = status.p_da;
 8005fd2:	7b3b      	ldrb	r3, [r7, #12]
 8005fd4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fd8:	b2d9      	uxtb	r1, r3
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	7813      	ldrb	r3, [r2, #0]
 8005fde:	f361 0382 	bfi	r3, r1, #2, #1
 8005fe2:	7013      	strb	r3, [r2, #0]
  val->drdy_temp = status.t_da;
 8005fe4:	7b3b      	ldrb	r3, [r7, #12]
 8005fe6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005fea:	b2d9      	uxtb	r1, r3
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	7813      	ldrb	r3, [r2, #0]
 8005ff0:	f361 03c3 	bfi	r3, r1, #3, #1
 8005ff4:	7013      	strb	r3, [r2, #0]
  val->ovr_pres  = status.p_or;
 8005ff6:	7b3b      	ldrb	r3, [r7, #12]
 8005ff8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005ffc:	b2d9      	uxtb	r1, r3
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	7813      	ldrb	r3, [r2, #0]
 8006002:	f361 1304 	bfi	r3, r1, #4, #1
 8006006:	7013      	strb	r3, [r2, #0]
  val->ovr_temp  = status.t_or;
 8006008:	7b3b      	ldrb	r3, [r7, #12]
 800600a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800600e:	b2d9      	uxtb	r1, r3
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	7813      	ldrb	r3, [r2, #0]
 8006014:	f361 1345 	bfi	r3, r1, #5, #1
 8006018:	7013      	strb	r3, [r2, #0]
  val->end_meas  = ~ctrl_reg2.oneshot;
 800601a:	7c3b      	ldrb	r3, [r7, #16]
 800601c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006020:	b2db      	uxtb	r3, r3
 8006022:	43db      	mvns	r3, r3
 8006024:	b2db      	uxtb	r3, r3
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	b2d9      	uxtb	r1, r3
 800602c:	683a      	ldr	r2, [r7, #0]
 800602e:	7813      	ldrb	r3, [r2, #0]
 8006030:	f361 1386 	bfi	r3, r1, #6, #1
 8006034:	7013      	strb	r3, [r2, #0]
  val->ref_done = ~interrupt_cfg.autozero;
 8006036:	7e3b      	ldrb	r3, [r7, #24]
 8006038:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800603c:	b2db      	uxtb	r3, r3
 800603e:	43db      	mvns	r3, r3
 8006040:	b2db      	uxtb	r3, r3
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	b2d9      	uxtb	r1, r3
 8006048:	683a      	ldr	r2, [r7, #0]
 800604a:	7813      	ldrb	r3, [r2, #0]
 800604c:	f361 13c7 	bfi	r3, r1, #7, #1
 8006050:	7013      	strb	r3, [r2, #0]

  return ret;
 8006052:	69fb      	ldr	r3, [r7, #28]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3720      	adds	r7, #32
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <lps22df_mode_set>:
  * @param  val   set the sensor conversion parameters.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_mode_set(const stmdev_ctx_t *ctx, lps22df_md_t *val)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b086      	sub	sp, #24
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
  lps22df_ctrl_reg1_t ctrl_reg1;
  lps22df_ctrl_reg2_t ctrl_reg2;
  uint8_t reg[2];
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG1, reg, 2);
 8006066:	f107 0208 	add.w	r2, r7, #8
 800606a:	2302      	movs	r3, #2
 800606c:	2110      	movs	r1, #16
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7ff fd92 	bl	8005b98 <lps22df_read_reg>
 8006074:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d148      	bne.n	800610e <lps22df_mode_set+0xb2>
  {
    bytecpy((uint8_t *)&ctrl_reg1, &reg[0]);
 800607c:	f107 0208 	add.w	r2, r7, #8
 8006080:	f107 0310 	add.w	r3, r7, #16
 8006084:	4611      	mov	r1, r2
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff fdc2 	bl	8005c10 <bytecpy>
    bytecpy((uint8_t *)&ctrl_reg2, &reg[1]);
 800608c:	f107 0308 	add.w	r3, r7, #8
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	f107 030c 	add.w	r3, r7, #12
 8006096:	4611      	mov	r1, r2
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff fdb9 	bl	8005c10 <bytecpy>

    ctrl_reg1.odr = (uint8_t)val->odr;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	f003 030f 	and.w	r3, r3, #15
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	7c3b      	ldrb	r3, [r7, #16]
 80060aa:	f362 03c6 	bfi	r3, r2, #3, #4
 80060ae:	743b      	strb	r3, [r7, #16]
    ctrl_reg1.avg = (uint8_t)val->avg;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	785b      	ldrb	r3, [r3, #1]
 80060b4:	f003 0307 	and.w	r3, r3, #7
 80060b8:	b2da      	uxtb	r2, r3
 80060ba:	7c3b      	ldrb	r3, [r7, #16]
 80060bc:	f362 0302 	bfi	r3, r2, #0, #3
 80060c0:	743b      	strb	r3, [r7, #16]
    ctrl_reg2.en_lpfp = (uint8_t)val->lpf & 0x01U;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	789b      	ldrb	r3, [r3, #2]
 80060c6:	f003 0301 	and.w	r3, r3, #1
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	7b3b      	ldrb	r3, [r7, #12]
 80060ce:	f362 1304 	bfi	r3, r2, #4, #1
 80060d2:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.lfpf_cfg = ((uint8_t)val->lpf & 0x02U) >> 2;
 80060d4:	7b3b      	ldrb	r3, [r7, #12]
 80060d6:	f023 0320 	bic.w	r3, r3, #32
 80060da:	733b      	strb	r3, [r7, #12]

    bytecpy(&reg[0], (uint8_t *)&ctrl_reg1);
 80060dc:	f107 0210 	add.w	r2, r7, #16
 80060e0:	f107 0308 	add.w	r3, r7, #8
 80060e4:	4611      	mov	r1, r2
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7ff fd92 	bl	8005c10 <bytecpy>
    bytecpy(&reg[1], (uint8_t *)&ctrl_reg2);
 80060ec:	f107 020c 	add.w	r2, r7, #12
 80060f0:	f107 0308 	add.w	r3, r7, #8
 80060f4:	3301      	adds	r3, #1
 80060f6:	4611      	mov	r1, r2
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7ff fd89 	bl	8005c10 <bytecpy>
    ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG1, reg, 2);
 80060fe:	f107 0208 	add.w	r2, r7, #8
 8006102:	2302      	movs	r3, #2
 8006104:	2110      	movs	r1, #16
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f7ff fd64 	bl	8005bd4 <lps22df_write_reg>
 800610c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800610e:	697b      	ldr	r3, [r7, #20]
}
 8006110:	4618      	mov	r0, r3
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <lps22df_mode_get>:
  * @param  val   get the sensor conversion parameters.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_mode_get(const stmdev_ctx_t *ctx, lps22df_md_t *val)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
  lps22df_ctrl_reg1_t ctrl_reg1;
  lps22df_ctrl_reg2_t ctrl_reg2;
  uint8_t reg[2];
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG1, reg, 2);
 8006122:	f107 0208 	add.w	r2, r7, #8
 8006126:	2302      	movs	r3, #2
 8006128:	2110      	movs	r1, #16
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7ff fd34 	bl	8005b98 <lps22df_read_reg>
 8006130:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	2b00      	cmp	r3, #0
 8006136:	f040 80b6 	bne.w	80062a6 <lps22df_mode_get+0x18e>
  {
    bytecpy((uint8_t *)&ctrl_reg1, &reg[0]);
 800613a:	f107 0208 	add.w	r2, r7, #8
 800613e:	f107 0310 	add.w	r3, r7, #16
 8006142:	4611      	mov	r1, r2
 8006144:	4618      	mov	r0, r3
 8006146:	f7ff fd63 	bl	8005c10 <bytecpy>
    bytecpy((uint8_t *)&ctrl_reg2, &reg[1]);
 800614a:	f107 0308 	add.w	r3, r7, #8
 800614e:	1c5a      	adds	r2, r3, #1
 8006150:	f107 030c 	add.w	r3, r7, #12
 8006154:	4611      	mov	r1, r2
 8006156:	4618      	mov	r0, r3
 8006158:	f7ff fd5a 	bl	8005c10 <bytecpy>

    switch (ctrl_reg1.odr)
 800615c:	7c3b      	ldrb	r3, [r7, #16]
 800615e:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b08      	cmp	r3, #8
 8006166:	d839      	bhi.n	80061dc <lps22df_mode_get+0xc4>
 8006168:	a201      	add	r2, pc, #4	@ (adr r2, 8006170 <lps22df_mode_get+0x58>)
 800616a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800616e:	bf00      	nop
 8006170:	08006195 	.word	0x08006195
 8006174:	0800619d 	.word	0x0800619d
 8006178:	080061a5 	.word	0x080061a5
 800617c:	080061ad 	.word	0x080061ad
 8006180:	080061b5 	.word	0x080061b5
 8006184:	080061bd 	.word	0x080061bd
 8006188:	080061c5 	.word	0x080061c5
 800618c:	080061cd 	.word	0x080061cd
 8006190:	080061d5 	.word	0x080061d5
    {
      case LPS22DF_ONE_SHOT:
        val->odr = LPS22DF_ONE_SHOT;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	2200      	movs	r2, #0
 8006198:	701a      	strb	r2, [r3, #0]
        break;
 800619a:	e023      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_1Hz:
        val->odr = LPS22DF_1Hz;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2201      	movs	r2, #1
 80061a0:	701a      	strb	r2, [r3, #0]
        break;
 80061a2:	e01f      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_4Hz:
        val->odr = LPS22DF_4Hz;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	2202      	movs	r2, #2
 80061a8:	701a      	strb	r2, [r3, #0]
        break;
 80061aa:	e01b      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_10Hz:
        val->odr = LPS22DF_10Hz;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2203      	movs	r2, #3
 80061b0:	701a      	strb	r2, [r3, #0]
        break;
 80061b2:	e017      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_25Hz:
        val->odr = LPS22DF_25Hz;
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2204      	movs	r2, #4
 80061b8:	701a      	strb	r2, [r3, #0]
        break;
 80061ba:	e013      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_50Hz:
        val->odr = LPS22DF_50Hz;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2205      	movs	r2, #5
 80061c0:	701a      	strb	r2, [r3, #0]
        break;
 80061c2:	e00f      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_75Hz:
        val->odr = LPS22DF_75Hz;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2206      	movs	r2, #6
 80061c8:	701a      	strb	r2, [r3, #0]
        break;
 80061ca:	e00b      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_100Hz:
        val->odr = LPS22DF_100Hz;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2207      	movs	r2, #7
 80061d0:	701a      	strb	r2, [r3, #0]
        break;
 80061d2:	e007      	b.n	80061e4 <lps22df_mode_get+0xcc>
      case LPS22DF_200Hz:
        val->odr = LPS22DF_200Hz;
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	2208      	movs	r2, #8
 80061d8:	701a      	strb	r2, [r3, #0]
        break;
 80061da:	e003      	b.n	80061e4 <lps22df_mode_get+0xcc>
      default:
        val->odr = LPS22DF_ONE_SHOT;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	2200      	movs	r2, #0
 80061e0:	701a      	strb	r2, [r3, #0]
        break;
 80061e2:	bf00      	nop
    }

    switch (ctrl_reg1.avg)
 80061e4:	7c3b      	ldrb	r3, [r7, #16]
 80061e6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b07      	cmp	r3, #7
 80061ee:	d833      	bhi.n	8006258 <lps22df_mode_get+0x140>
 80061f0:	a201      	add	r2, pc, #4	@ (adr r2, 80061f8 <lps22df_mode_get+0xe0>)
 80061f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f6:	bf00      	nop
 80061f8:	08006219 	.word	0x08006219
 80061fc:	08006221 	.word	0x08006221
 8006200:	08006229 	.word	0x08006229
 8006204:	08006231 	.word	0x08006231
 8006208:	08006239 	.word	0x08006239
 800620c:	08006241 	.word	0x08006241
 8006210:	08006249 	.word	0x08006249
 8006214:	08006251 	.word	0x08006251
    {
      case LPS22DF_4_AVG:
        val->avg = LPS22DF_4_AVG;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	2200      	movs	r2, #0
 800621c:	705a      	strb	r2, [r3, #1]
        break;
 800621e:	e01f      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_8_AVG:
        val->avg = LPS22DF_8_AVG;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2201      	movs	r2, #1
 8006224:	705a      	strb	r2, [r3, #1]
        break;
 8006226:	e01b      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_16_AVG:
        val->avg = LPS22DF_16_AVG;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2202      	movs	r2, #2
 800622c:	705a      	strb	r2, [r3, #1]
        break;
 800622e:	e017      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_32_AVG:
        val->avg = LPS22DF_32_AVG;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	2203      	movs	r2, #3
 8006234:	705a      	strb	r2, [r3, #1]
        break;
 8006236:	e013      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_64_AVG:
        val->avg = LPS22DF_64_AVG;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2204      	movs	r2, #4
 800623c:	705a      	strb	r2, [r3, #1]
        break;
 800623e:	e00f      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_128_AVG:
        val->avg = LPS22DF_128_AVG;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	2205      	movs	r2, #5
 8006244:	705a      	strb	r2, [r3, #1]
        break;
 8006246:	e00b      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_256_AVG:
        val->avg = LPS22DF_256_AVG;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	2206      	movs	r2, #6
 800624c:	705a      	strb	r2, [r3, #1]
        break;
 800624e:	e007      	b.n	8006260 <lps22df_mode_get+0x148>
      case LPS22DF_512_AVG:
        val->avg = LPS22DF_512_AVG;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2207      	movs	r2, #7
 8006254:	705a      	strb	r2, [r3, #1]
        break;
 8006256:	e003      	b.n	8006260 <lps22df_mode_get+0x148>
      default:
        val->avg = LPS22DF_4_AVG;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2200      	movs	r2, #0
 800625c:	705a      	strb	r2, [r3, #1]
        break;
 800625e:	bf00      	nop
    }

    switch ((ctrl_reg2.lfpf_cfg << 2) | ctrl_reg2.en_lpfp)
 8006260:	7b3b      	ldrb	r3, [r7, #12]
 8006262:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006266:	b2db      	uxtb	r3, r3
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	7b3a      	ldrb	r2, [r7, #12]
 800626c:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8006270:	b2d2      	uxtb	r2, r2
 8006272:	4313      	orrs	r3, r2
 8006274:	2b03      	cmp	r3, #3
 8006276:	d00e      	beq.n	8006296 <lps22df_mode_get+0x17e>
 8006278:	2b03      	cmp	r3, #3
 800627a:	dc10      	bgt.n	800629e <lps22df_mode_get+0x186>
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <lps22df_mode_get+0x16e>
 8006280:	2b01      	cmp	r3, #1
 8006282:	d004      	beq.n	800628e <lps22df_mode_get+0x176>
 8006284:	e00b      	b.n	800629e <lps22df_mode_get+0x186>
    {
      case LPS22DF_LPF_DISABLE:
        val->lpf = LPS22DF_LPF_DISABLE;
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2200      	movs	r2, #0
 800628a:	709a      	strb	r2, [r3, #2]
        break;
 800628c:	e00b      	b.n	80062a6 <lps22df_mode_get+0x18e>
      case LPS22DF_LPF_ODR_DIV_4:
        val->lpf = LPS22DF_LPF_ODR_DIV_4;
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	2201      	movs	r2, #1
 8006292:	709a      	strb	r2, [r3, #2]
        break;
 8006294:	e007      	b.n	80062a6 <lps22df_mode_get+0x18e>
      case LPS22DF_LPF_ODR_DIV_9:
        val->lpf = LPS22DF_LPF_ODR_DIV_9;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2203      	movs	r2, #3
 800629a:	709a      	strb	r2, [r3, #2]
        break;
 800629c:	e003      	b.n	80062a6 <lps22df_mode_get+0x18e>
      default:
        val->lpf = LPS22DF_LPF_DISABLE;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	2200      	movs	r2, #0
 80062a2:	709a      	strb	r2, [r3, #2]
        break;
 80062a4:	bf00      	nop
    }
  }
  return ret;
 80062a6:	697b      	ldr	r3, [r7, #20]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3718      	adds	r7, #24
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <lps22df_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_pressure_raw_get(const stmdev_ctx_t *ctx, uint32_t *buff)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[3];

  ret =  lps22df_read_reg(ctx, LPS22DF_PRESS_OUT_XL, reg, 3);
 80062ba:	f107 0208 	add.w	r2, r7, #8
 80062be:	2303      	movs	r3, #3
 80062c0:	2128      	movs	r1, #40	@ 0x28
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7ff fc68 	bl	8005b98 <lps22df_read_reg>
 80062c8:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80062ca:	7abb      	ldrb	r3, [r7, #10]
 80062cc:	461a      	mov	r2, r3
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[1];
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	021b      	lsls	r3, r3, #8
 80062d8:	7a7a      	ldrb	r2, [r7, #9]
 80062da:	441a      	add	r2, r3
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[0];
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	021b      	lsls	r3, r3, #8
 80062e6:	7a3a      	ldrb	r2, [r7, #8]
 80062e8:	441a      	add	r2, r3
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	601a      	str	r2, [r3, #0]
  *buff *= 256U;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	021a      	lsls	r2, r3, #8
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	601a      	str	r2, [r3, #0]

  return ret;
 80062f8:	68fb      	ldr	r3, [r7, #12]
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3710      	adds	r7, #16
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}

08006302 <lps22df_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *buff)
{
 8006302:	b580      	push	{r7, lr}
 8006304:	b084      	sub	sp, #16
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
 800630a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[2];

  ret =  lps22df_read_reg(ctx, LPS22DF_TEMP_OUT_L, reg, 2);
 800630c:	f107 0208 	add.w	r2, r7, #8
 8006310:	2302      	movs	r3, #2
 8006312:	212b      	movs	r1, #43	@ 0x2b
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f7ff fc3f 	bl	8005b98 <lps22df_read_reg>
 800631a:	60f8      	str	r0, [r7, #12]
  *buff = (int16_t)reg[1];
 800631c:	7a7b      	ldrb	r3, [r7, #9]
 800631e:	b21a      	sxth	r2, r3
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + (int16_t)reg[0];
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800632a:	b29b      	uxth	r3, r3
 800632c:	021b      	lsls	r3, r3, #8
 800632e:	b29b      	uxth	r3, r3
 8006330:	7a3a      	ldrb	r2, [r7, #8]
 8006332:	4413      	add	r3, r2
 8006334:	b29b      	uxth	r3, r3
 8006336:	b21a      	sxth	r2, r3
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	801a      	strh	r2, [r3, #0]

  return ret;
 800633c:	68fb      	ldr	r3, [r7, #12]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
	...

08006348 <LSM6DSO16IS_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_RegisterBusIO(LSM6DSO16IS_Object_t *pObj, LSM6DSO16IS_IO_t *pIO)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006352:	2300      	movs	r3, #0
 8006354:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d103      	bne.n	8006364 <LSM6DSO16IS_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO16IS_ERROR;
 800635c:	f04f 33ff 	mov.w	r3, #4294967295
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	e04d      	b.n	8006400 <LSM6DSO16IS_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	689a      	ldr	r2, [r3, #8]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	7b1a      	ldrb	r2, [r3, #12]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	691a      	ldr	r2, [r3, #16]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	695a      	ldr	r2, [r3, #20]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	699a      	ldr	r2, [r3, #24]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a1b      	ldr	r2, [pc, #108]	@ (800640c <LSM6DSO16IS_RegisterBusIO+0xc4>)
 80063a0:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a1a      	ldr	r2, [pc, #104]	@ (8006410 <LSM6DSO16IS_RegisterBusIO+0xc8>)
 80063a6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.handle    = pObj;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d103      	bne.n	80063be <LSM6DSO16IS_RegisterBusIO+0x76>
    {
      ret = LSM6DSO16IS_ERROR;
 80063b6:	f04f 33ff 	mov.w	r3, #4294967295
 80063ba:	60fb      	str	r3, [r7, #12]
 80063bc:	e020      	b.n	8006400 <LSM6DSO16IS_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSO16IS_OK)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4798      	blx	r3
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d003      	beq.n	80063d2 <LSM6DSO16IS_RegisterBusIO+0x8a>
    {
      ret = LSM6DSO16IS_ERROR;
 80063ca:	f04f 33ff 	mov.w	r3, #4294967295
 80063ce:	60fb      	str	r3, [r7, #12]
 80063d0:	e016      	b.n	8006400 <LSM6DSO16IS_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO16IS_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d112      	bne.n	8006400 <LSM6DSO16IS_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10d      	bne.n	8006400 <LSM6DSO16IS_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80063e4:	230c      	movs	r3, #12
 80063e6:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO16IS_Write_Reg(pObj, LSM6DSO16IS_CTRL3_C, data) != LSM6DSO16IS_OK)
 80063e8:	7afb      	ldrb	r3, [r7, #11]
 80063ea:	461a      	mov	r2, r3
 80063ec:	2112      	movs	r1, #18
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 fdbe 	bl	8006f70 <LSM6DSO16IS_Write_Reg>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d002      	beq.n	8006400 <LSM6DSO16IS_RegisterBusIO+0xb8>
          {
            ret = LSM6DSO16IS_ERROR;
 80063fa:	f04f 33ff 	mov.w	r3, #4294967295
 80063fe:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8006400:	68fb      	ldr	r3, [r7, #12]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	08007439 	.word	0x08007439
 8006410:	0800746f 	.word	0x0800746f

08006414 <LSM6DSO16IS_Init>:
  * @brief  Initialize the LSM6DSO16IS sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_Init(LSM6DSO16IS_Object_t *pObj)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  int32_t ret = LSM6DSO16IS_OK;
 800641c:	2300      	movs	r3, #0
 800641e:	60fb      	str	r3, [r7, #12]

  /* Set main memory bank */
  if (LSM6DSO16IS_Set_Mem_Bank(pObj, (uint8_t)LSM6DSO16IS_MAIN_MEM_BANK) != LSM6DSO16IS_OK)
 8006420:	2100      	movs	r1, #0
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fdc1 	bl	8006faa <LSM6DSO16IS_Set_Mem_Bank>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <LSM6DSO16IS_Init+0x20>
  {
    ret = LSM6DSO16IS_ERROR;
 800642e:	f04f 33ff 	mov.w	r3, #4294967295
 8006432:	60fb      	str	r3, [r7, #12]
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso16is_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO16IS_OK)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3320      	adds	r3, #32
 8006438:	2101      	movs	r1, #1
 800643a:	4618      	mov	r0, r3
 800643c:	f001 fbdc 	bl	8007bf8 <lsm6dso16is_auto_increment_set>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d002      	beq.n	800644c <LSM6DSO16IS_Init+0x38>
  {
    ret = LSM6DSO16IS_ERROR;
 8006446:	f04f 33ff 	mov.w	r3, #4294967295
 800644a:	60fb      	str	r3, [r7, #12]
  }

  /* Enable BDU */
  if (lsm6dso16is_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO16IS_OK)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3320      	adds	r3, #32
 8006450:	2101      	movs	r1, #1
 8006452:	4618      	mov	r0, r3
 8006454:	f001 fbf6 	bl	8007c44 <lsm6dso16is_block_data_update_set>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <LSM6DSO16IS_Init+0x50>
  {
    ret = LSM6DSO16IS_ERROR;
 800645e:	f04f 33ff 	mov.w	r3, #4294967295
 8006462:	60fb      	str	r3, [r7, #12]
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO16IS_XL_ODR_AT_104Hz_HP;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2204      	movs	r2, #4
 8006468:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso16is_xl_data_rate_set(&(pObj->Ctx), LSM6DSO16IS_XL_ODR_OFF) != LSM6DSO16IS_OK)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	3320      	adds	r3, #32
 8006470:	2100      	movs	r1, #0
 8006472:	4618      	mov	r0, r3
 8006474:	f001 f910 	bl	8007698 <lsm6dso16is_xl_data_rate_set>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d002      	beq.n	8006484 <LSM6DSO16IS_Init+0x70>
  {
    ret = LSM6DSO16IS_ERROR;
 800647e:	f04f 33ff 	mov.w	r3, #4294967295
 8006482:	60fb      	str	r3, [r7, #12]
  }

  /* Full scale selection. */
  if (lsm6dso16is_xl_full_scale_set(&(pObj->Ctx), LSM6DSO16IS_2g) != LSM6DSO16IS_OK)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	3320      	adds	r3, #32
 8006488:	2100      	movs	r1, #0
 800648a:	4618      	mov	r0, r3
 800648c:	f001 f8a6 	bl	80075dc <lsm6dso16is_xl_full_scale_set>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d002      	beq.n	800649c <LSM6DSO16IS_Init+0x88>
  {
    ret = LSM6DSO16IS_ERROR;
 8006496:	f04f 33ff 	mov.w	r3, #4294967295
 800649a:	60fb      	str	r3, [r7, #12]
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO16IS_GY_ODR_AT_104Hz_HP;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2204      	movs	r2, #4
 80064a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso16is_gy_data_rate_set(&(pObj->Ctx), LSM6DSO16IS_GY_ODR_OFF) != LSM6DSO16IS_OK)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	3320      	adds	r3, #32
 80064a8:	2100      	movs	r1, #0
 80064aa:	4618      	mov	r0, r3
 80064ac:	f001 faa8 	bl	8007a00 <lsm6dso16is_gy_data_rate_set>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <LSM6DSO16IS_Init+0xa8>
  {
    ret = LSM6DSO16IS_ERROR;
 80064b6:	f04f 33ff 	mov.w	r3, #4294967295
 80064ba:	60fb      	str	r3, [r7, #12]
  }

  /* Full scale selection. */
  if (lsm6dso16is_gy_full_scale_set(&(pObj->Ctx), LSM6DSO16IS_2000dps) != LSM6DSO16IS_OK)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	3320      	adds	r3, #32
 80064c0:	2103      	movs	r1, #3
 80064c2:	4618      	mov	r0, r3
 80064c4:	f001 fa10 	bl	80078e8 <lsm6dso16is_gy_full_scale_set>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d002      	beq.n	80064d4 <LSM6DSO16IS_Init+0xc0>
  {
    ret = LSM6DSO16IS_ERROR;
 80064ce:	f04f 33ff 	mov.w	r3, #4294967295
 80064d2:	60fb      	str	r3, [r7, #12]
  }

  if (ret == LSM6DSO16IS_OK)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d103      	bne.n	80064e2 <LSM6DSO16IS_Init+0xce>
  {
    pObj->is_initialized = 1;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  return ret;
 80064e2:	68fb      	ldr	r3, [r7, #12]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <LSM6DSO16IS_DeInit>:
  * @brief  Deinitialize the LSM6DSO16IS sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_DeInit(LSM6DSO16IS_Object_t *pObj)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  int32_t ret = LSM6DSO16IS_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Disable the component */
  if (LSM6DSO16IS_ACC_Disable(pObj) != LSM6DSO16IS_OK)
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 f890 	bl	800661e <LSM6DSO16IS_ACC_Disable>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <LSM6DSO16IS_DeInit+0x1e>
  {
    ret = LSM6DSO16IS_ERROR;
 8006504:	f04f 33ff 	mov.w	r3, #4294967295
 8006508:	60fb      	str	r3, [r7, #12]
  }

  if (LSM6DSO16IS_GYRO_Disable(pObj) != LSM6DSO16IS_OK)
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 fad0 	bl	8006ab0 <LSM6DSO16IS_GYRO_Disable>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d002      	beq.n	800651c <LSM6DSO16IS_DeInit+0x30>
  {
    ret = LSM6DSO16IS_ERROR;
 8006516:	f04f 33ff 	mov.w	r3, #4294967295
 800651a:	60fb      	str	r3, [r7, #12]
  }

  if (ret == LSM6DSO16IS_OK)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10b      	bne.n	800653a <LSM6DSO16IS_DeInit+0x4e>
  {
    /* Reset output data rate. */
    pObj->acc_odr = LSM6DSO16IS_XL_ODR_OFF;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    pObj->gyro_odr = LSM6DSO16IS_GY_ODR_OFF;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    pObj->is_initialized = 0;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  return ret;
 800653a:	68fb      	ldr	r3, [r7, #12]
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <LSM6DSO16IS_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ReadID(LSM6DSO16IS_Object_t *pObj, uint8_t *Id)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	60fb      	str	r3, [r7, #12]

  if (lsm6dso16is_device_id_get(&(pObj->Ctx), Id) != LSM6DSO16IS_OK)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	3320      	adds	r3, #32
 8006556:	6839      	ldr	r1, [r7, #0]
 8006558:	4618      	mov	r0, r3
 800655a:	f001 f808 	bl	800756e <lsm6dso16is_device_id_get>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d002      	beq.n	800656a <LSM6DSO16IS_ReadID+0x26>
  {
    ret = LSM6DSO16IS_ERROR;
 8006564:	f04f 33ff 	mov.w	r3, #4294967295
 8006568:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800656a:	68fb      	ldr	r3, [r7, #12]
}
 800656c:	4618      	mov	r0, r3
 800656e:	3710      	adds	r7, #16
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <LSM6DSO16IS_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LSM6DSO16IS sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GetCapabilities(LSM6DSO16IS_Object_t *pObj, LSM6DSO16IS_Capabilities_t *Capabilities)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2201      	movs	r2, #1
 8006582:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	2201      	movs	r2, #1
 8006588:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2200      	movs	r2, #0
 800658e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2200      	movs	r2, #0
 8006594:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800659c:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2210      	movs	r2, #16
 80065a2:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	2200      	movs	r2, #0
 80065a8:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 3333.0f;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	4a07      	ldr	r2, [pc, #28]	@ (80065cc <LSM6DSO16IS_GetCapabilities+0x58>)
 80065ae:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 3333.0f;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	4a06      	ldr	r2, [pc, #24]	@ (80065cc <LSM6DSO16IS_GetCapabilities+0x58>)
 80065b4:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	f04f 0200 	mov.w	r2, #0
 80065bc:	619a      	str	r2, [r3, #24]

  return LSM6DSO16IS_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr
 80065cc:	45505000 	.word	0x45505000

080065d0 <LSM6DSO16IS_ACC_Enable>:
  * @brief  Enable the LSM6DSO16IS accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_Enable(LSM6DSO16IS_Object_t *pObj)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  int32_t ret = LSM6DSO16IS_OK;
 80065d8:	2300      	movs	r3, #0
 80065da:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d102      	bne.n	80065ec <LSM6DSO16IS_ACC_Enable+0x1c>
  {
    ret = LSM6DSO16IS_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	60fb      	str	r3, [r7, #12]
 80065ea:	e013      	b.n	8006614 <LSM6DSO16IS_ACC_Enable+0x44>
  }
  else
  {
    /* Output data rate selection. */
    if (lsm6dso16is_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO16IS_OK)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f103 0220 	add.w	r2, r3, #32
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80065f8:	4619      	mov	r1, r3
 80065fa:	4610      	mov	r0, r2
 80065fc:	f001 f84c 	bl	8007698 <lsm6dso16is_xl_data_rate_set>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d002      	beq.n	800660c <LSM6DSO16IS_ACC_Enable+0x3c>
    {
      ret = LSM6DSO16IS_ERROR;
 8006606:	f04f 33ff 	mov.w	r3, #4294967295
 800660a:	60fb      	str	r3, [r7, #12]
    }

    pObj->acc_is_enabled = 1;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  }

  return ret;
 8006614:	68fb      	ldr	r3, [r7, #12]
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <LSM6DSO16IS_ACC_Disable>:
  * @brief  Disable the LSM6DSO16IS accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_Disable(LSM6DSO16IS_Object_t *pObj)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b084      	sub	sp, #16
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  int32_t ret = LSM6DSO16IS_OK;
 8006626:	2300      	movs	r3, #0
 8006628:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006630:	2b00      	cmp	r3, #0
 8006632:	d102      	bne.n	800663a <LSM6DSO16IS_ACC_Disable+0x1c>
  {
    ret = LSM6DSO16IS_OK;
 8006634:	2300      	movs	r3, #0
 8006636:	60fb      	str	r3, [r7, #12]
 8006638:	e01e      	b.n	8006678 <LSM6DSO16IS_ACC_Disable+0x5a>
  }
  else
  {
    /* Get current output data rate. */
    if (lsm6dso16is_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSO16IS_OK)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f103 0220 	add.w	r2, r3, #32
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	3333      	adds	r3, #51	@ 0x33
 8006644:	4619      	mov	r1, r3
 8006646:	4610      	mov	r0, r2
 8006648:	f001 f866 	bl	8007718 <lsm6dso16is_xl_data_rate_get>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <LSM6DSO16IS_ACC_Disable+0x3a>
    {
      ret = LSM6DSO16IS_ERROR;
 8006652:	f04f 33ff 	mov.w	r3, #4294967295
 8006656:	60fb      	str	r3, [r7, #12]
    }

    /* Output data rate selection - power down. */
    if (lsm6dso16is_xl_data_rate_set(&(pObj->Ctx), LSM6DSO16IS_XL_ODR_OFF) != LSM6DSO16IS_OK)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	3320      	adds	r3, #32
 800665c:	2100      	movs	r1, #0
 800665e:	4618      	mov	r0, r3
 8006660:	f001 f81a 	bl	8007698 <lsm6dso16is_xl_data_rate_set>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d002      	beq.n	8006670 <LSM6DSO16IS_ACC_Disable+0x52>
    {
      ret = LSM6DSO16IS_ERROR;
 800666a:	f04f 33ff 	mov.w	r3, #4294967295
 800666e:	60fb      	str	r3, [r7, #12]
    }

    pObj->acc_is_enabled = 0;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  }

  return ret;
 8006678:	68fb      	ldr	r3, [r7, #12]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
	...

08006684 <LSM6DSO16IS_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_GetSensitivity(LSM6DSO16IS_Object_t *pObj, float_t *Sensitivity)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_xl_full_scale_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso16is_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO16IS_OK)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	3320      	adds	r3, #32
 8006696:	f107 020b 	add.w	r2, r7, #11
 800669a:	4611      	mov	r1, r2
 800669c:	4618      	mov	r0, r3
 800669e:	f000 ffc3 	bl	8007628 <lsm6dso16is_xl_full_scale_get>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d002      	beq.n	80066ae <LSM6DSO16IS_ACC_GetSensitivity+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 80066a8:	f04f 33ff 	mov.w	r3, #4294967295
 80066ac:	60fb      	str	r3, [r7, #12]
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80066ae:	7afb      	ldrb	r3, [r7, #11]
 80066b0:	2b03      	cmp	r3, #3
 80066b2:	d81b      	bhi.n	80066ec <LSM6DSO16IS_ACC_GetSensitivity+0x68>
 80066b4:	a201      	add	r2, pc, #4	@ (adr r2, 80066bc <LSM6DSO16IS_ACC_GetSensitivity+0x38>)
 80066b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ba:	bf00      	nop
 80066bc:	080066cd 	.word	0x080066cd
 80066c0:	080066e5 	.word	0x080066e5
 80066c4:	080066d5 	.word	0x080066d5
 80066c8:	080066dd 	.word	0x080066dd
  {
    case LSM6DSO16IS_2g:
      *Sensitivity = LSM6DSO16IS_ACC_SENSITIVITY_FS_2G;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006700 <LSM6DSO16IS_ACC_GetSensitivity+0x7c>)
 80066d0:	601a      	str	r2, [r3, #0]
      break;
 80066d2:	e00f      	b.n	80066f4 <LSM6DSO16IS_ACC_GetSensitivity+0x70>

    case LSM6DSO16IS_4g:
      *Sensitivity = LSM6DSO16IS_ACC_SENSITIVITY_FS_4G;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	4a0b      	ldr	r2, [pc, #44]	@ (8006704 <LSM6DSO16IS_ACC_GetSensitivity+0x80>)
 80066d8:	601a      	str	r2, [r3, #0]
      break;
 80066da:	e00b      	b.n	80066f4 <LSM6DSO16IS_ACC_GetSensitivity+0x70>

    case LSM6DSO16IS_8g:
      *Sensitivity = LSM6DSO16IS_ACC_SENSITIVITY_FS_8G;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	4a0a      	ldr	r2, [pc, #40]	@ (8006708 <LSM6DSO16IS_ACC_GetSensitivity+0x84>)
 80066e0:	601a      	str	r2, [r3, #0]
      break;
 80066e2:	e007      	b.n	80066f4 <LSM6DSO16IS_ACC_GetSensitivity+0x70>

    case LSM6DSO16IS_16g:
      *Sensitivity = LSM6DSO16IS_ACC_SENSITIVITY_FS_16G;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	4a09      	ldr	r2, [pc, #36]	@ (800670c <LSM6DSO16IS_ACC_GetSensitivity+0x88>)
 80066e8:	601a      	str	r2, [r3, #0]
      break;
 80066ea:	e003      	b.n	80066f4 <LSM6DSO16IS_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO16IS_ERROR;
 80066ec:	f04f 33ff 	mov.w	r3, #4294967295
 80066f0:	60fb      	str	r3, [r7, #12]
      break;
 80066f2:	bf00      	nop
  }

  return ret;
 80066f4:	68fb      	ldr	r3, [r7, #12]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	3d79db23 	.word	0x3d79db23
 8006704:	3df9db23 	.word	0x3df9db23
 8006708:	3e79db23 	.word	0x3e79db23
 800670c:	3ef9db23 	.word	0x3ef9db23

08006710 <LSM6DSO16IS_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_GetOutputDataRate(LSM6DSO16IS_Object_t *pObj, float_t *Odr)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_xl_data_rate_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso16is_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO16IS_OK)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	3320      	adds	r3, #32
 8006722:	f107 020b 	add.w	r2, r7, #11
 8006726:	4611      	mov	r1, r2
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fff5 	bl	8007718 <lsm6dso16is_xl_data_rate_get>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d002      	beq.n	800673a <LSM6DSO16IS_ACC_GetOutputDataRate+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006734:	f04f 33ff 	mov.w	r3, #4294967295
 8006738:	60fb      	str	r3, [r7, #12]
  }

  switch (odr_low_level)
 800673a:	7afb      	ldrb	r3, [r7, #11]
 800673c:	2b1b      	cmp	r3, #27
 800673e:	d86c      	bhi.n	800681a <LSM6DSO16IS_ACC_GetOutputDataRate+0x10a>
 8006740:	a201      	add	r2, pc, #4	@ (adr r2, 8006748 <LSM6DSO16IS_ACC_GetOutputDataRate+0x38>)
 8006742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006746:	bf00      	nop
 8006748:	080067b9 	.word	0x080067b9
 800674c:	080067cb 	.word	0x080067cb
 8006750:	080067d3 	.word	0x080067d3
 8006754:	080067db 	.word	0x080067db
 8006758:	080067e3 	.word	0x080067e3
 800675c:	080067eb 	.word	0x080067eb
 8006760:	080067f3 	.word	0x080067f3
 8006764:	080067fb 	.word	0x080067fb
 8006768:	08006803 	.word	0x08006803
 800676c:	0800680b 	.word	0x0800680b
 8006770:	08006813 	.word	0x08006813
 8006774:	0800681b 	.word	0x0800681b
 8006778:	0800681b 	.word	0x0800681b
 800677c:	0800681b 	.word	0x0800681b
 8006780:	0800681b 	.word	0x0800681b
 8006784:	0800681b 	.word	0x0800681b
 8006788:	0800681b 	.word	0x0800681b
 800678c:	080067cb 	.word	0x080067cb
 8006790:	080067d3 	.word	0x080067d3
 8006794:	080067db 	.word	0x080067db
 8006798:	080067e3 	.word	0x080067e3
 800679c:	080067eb 	.word	0x080067eb
 80067a0:	080067f3 	.word	0x080067f3
 80067a4:	080067fb 	.word	0x080067fb
 80067a8:	08006803 	.word	0x08006803
 80067ac:	0800680b 	.word	0x0800680b
 80067b0:	08006813 	.word	0x08006813
 80067b4:	080067c3 	.word	0x080067c3
  {
    case LSM6DSO16IS_XL_ODR_OFF:
      *Odr = 0.0f;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	f04f 0200 	mov.w	r2, #0
 80067be:	601a      	str	r2, [r3, #0]
      break;
 80067c0:	e02f      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_1Hz6_LP:
      *Odr = 1.6f;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	4a19      	ldr	r2, [pc, #100]	@ (800682c <LSM6DSO16IS_ACC_GetOutputDataRate+0x11c>)
 80067c6:	601a      	str	r2, [r3, #0]
      break;
 80067c8:	e02b      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_12Hz5_LP:
    case LSM6DSO16IS_XL_ODR_AT_12Hz5_HP:
      *Odr = 12.5f;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	4a18      	ldr	r2, [pc, #96]	@ (8006830 <LSM6DSO16IS_ACC_GetOutputDataRate+0x120>)
 80067ce:	601a      	str	r2, [r3, #0]
      break;
 80067d0:	e027      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_26H_LP:
    case LSM6DSO16IS_XL_ODR_AT_26H_HP:
      *Odr = 26.0f;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	4a17      	ldr	r2, [pc, #92]	@ (8006834 <LSM6DSO16IS_ACC_GetOutputDataRate+0x124>)
 80067d6:	601a      	str	r2, [r3, #0]
      break;
 80067d8:	e023      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_52Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_52Hz_HP:
      *Odr = 52.0f;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	4a16      	ldr	r2, [pc, #88]	@ (8006838 <LSM6DSO16IS_ACC_GetOutputDataRate+0x128>)
 80067de:	601a      	str	r2, [r3, #0]
      break;
 80067e0:	e01f      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_104Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_104Hz_HP:
      *Odr = 104.0f;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	4a15      	ldr	r2, [pc, #84]	@ (800683c <LSM6DSO16IS_ACC_GetOutputDataRate+0x12c>)
 80067e6:	601a      	str	r2, [r3, #0]
      break;
 80067e8:	e01b      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_208Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_208Hz_HP:
      *Odr = 208.0f;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	4a14      	ldr	r2, [pc, #80]	@ (8006840 <LSM6DSO16IS_ACC_GetOutputDataRate+0x130>)
 80067ee:	601a      	str	r2, [r3, #0]
      break;
 80067f0:	e017      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_416Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_416Hz_HP:
      *Odr = 416.0f;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	4a13      	ldr	r2, [pc, #76]	@ (8006844 <LSM6DSO16IS_ACC_GetOutputDataRate+0x134>)
 80067f6:	601a      	str	r2, [r3, #0]
      break;
 80067f8:	e013      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_833Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_833Hz_HP:
      *Odr = 833.0f;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	4a12      	ldr	r2, [pc, #72]	@ (8006848 <LSM6DSO16IS_ACC_GetOutputDataRate+0x138>)
 80067fe:	601a      	str	r2, [r3, #0]
      break;
 8006800:	e00f      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_1667Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_1667Hz_HP:
      *Odr = 1667.0f;
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	4a11      	ldr	r2, [pc, #68]	@ (800684c <LSM6DSO16IS_ACC_GetOutputDataRate+0x13c>)
 8006806:	601a      	str	r2, [r3, #0]
      break;
 8006808:	e00b      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_3333Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_3333Hz_HP:
      *Odr = 3333.0f;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	4a10      	ldr	r2, [pc, #64]	@ (8006850 <LSM6DSO16IS_ACC_GetOutputDataRate+0x140>)
 800680e:	601a      	str	r2, [r3, #0]
      break;
 8006810:	e007      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    case LSM6DSO16IS_XL_ODR_AT_6667Hz_LP:
    case LSM6DSO16IS_XL_ODR_AT_6667Hz_HP:
      *Odr = 6667.0f;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	4a0f      	ldr	r2, [pc, #60]	@ (8006854 <LSM6DSO16IS_ACC_GetOutputDataRate+0x144>)
 8006816:	601a      	str	r2, [r3, #0]
      break;
 8006818:	e003      	b.n	8006822 <LSM6DSO16IS_ACC_GetOutputDataRate+0x112>

    default:
      ret = LSM6DSO16IS_ERROR;
 800681a:	f04f 33ff 	mov.w	r3, #4294967295
 800681e:	60fb      	str	r3, [r7, #12]
      break;
 8006820:	bf00      	nop
  }

  return ret;
 8006822:	68fb      	ldr	r3, [r7, #12]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	3fcccccd 	.word	0x3fcccccd
 8006830:	41480000 	.word	0x41480000
 8006834:	41d00000 	.word	0x41d00000
 8006838:	42500000 	.word	0x42500000
 800683c:	42d00000 	.word	0x42d00000
 8006840:	43500000 	.word	0x43500000
 8006844:	43d00000 	.word	0x43d00000
 8006848:	44504000 	.word	0x44504000
 800684c:	44d06000 	.word	0x44d06000
 8006850:	45505000 	.word	0x45505000
 8006854:	45d05800 	.word	0x45d05800

08006858 <LSM6DSO16IS_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_SetOutputDataRate(LSM6DSO16IS_Object_t *pObj, float_t Odr)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	ed87 0a00 	vstr	s0, [r7]
  int32_t ret;

  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800686a:	2b01      	cmp	r3, #1
 800686c:	d106      	bne.n	800687c <LSM6DSO16IS_ACC_SetOutputDataRate+0x24>
  {
    ret = LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 800686e:	ed97 0a00 	vldr	s0, [r7]
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 fbc0 	bl	8006ff8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled>
 8006878:	60f8      	str	r0, [r7, #12]
 800687a:	e005      	b.n	8006888 <LSM6DSO16IS_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    ret = LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 800687c:	ed97 0a00 	vldr	s0, [r7]
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fc47 	bl	8007114 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled>
 8006886:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006888:	68fb      	ldr	r3, [r7, #12]
}
 800688a:	4618      	mov	r0, r3
 800688c:	3710      	adds	r7, #16
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
	...

08006894 <LSM6DSO16IS_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_GetFullScale(LSM6DSO16IS_Object_t *pObj, int32_t *FullScale)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 800689e:	2300      	movs	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_xl_full_scale_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso16is_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO16IS_OK)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	3320      	adds	r3, #32
 80068a6:	f107 020b 	add.w	r2, r7, #11
 80068aa:	4611      	mov	r1, r2
 80068ac:	4618      	mov	r0, r3
 80068ae:	f000 febb 	bl	8007628 <lsm6dso16is_xl_full_scale_get>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d002      	beq.n	80068be <LSM6DSO16IS_ACC_GetFullScale+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 80068b8:	f04f 33ff 	mov.w	r3, #4294967295
 80068bc:	60fb      	str	r3, [r7, #12]
  }

  switch (fs_low_level)
 80068be:	7afb      	ldrb	r3, [r7, #11]
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d81b      	bhi.n	80068fc <LSM6DSO16IS_ACC_GetFullScale+0x68>
 80068c4:	a201      	add	r2, pc, #4	@ (adr r2, 80068cc <LSM6DSO16IS_ACC_GetFullScale+0x38>)
 80068c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ca:	bf00      	nop
 80068cc:	080068dd 	.word	0x080068dd
 80068d0:	080068f5 	.word	0x080068f5
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	080068ed 	.word	0x080068ed
  {
    case LSM6DSO16IS_2g:
      *FullScale =  2;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	2202      	movs	r2, #2
 80068e0:	601a      	str	r2, [r3, #0]
      break;
 80068e2:	e00f      	b.n	8006904 <LSM6DSO16IS_ACC_GetFullScale+0x70>

    case LSM6DSO16IS_4g:
      *FullScale =  4;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2204      	movs	r2, #4
 80068e8:	601a      	str	r2, [r3, #0]
      break;
 80068ea:	e00b      	b.n	8006904 <LSM6DSO16IS_ACC_GetFullScale+0x70>

    case LSM6DSO16IS_8g:
      *FullScale =  8;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2208      	movs	r2, #8
 80068f0:	601a      	str	r2, [r3, #0]
      break;
 80068f2:	e007      	b.n	8006904 <LSM6DSO16IS_ACC_GetFullScale+0x70>

    case LSM6DSO16IS_16g:
      *FullScale = 16;
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	2210      	movs	r2, #16
 80068f8:	601a      	str	r2, [r3, #0]
      break;
 80068fa:	e003      	b.n	8006904 <LSM6DSO16IS_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSO16IS_ERROR;
 80068fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006900:	60fb      	str	r3, [r7, #12]
      break;
 8006902:	bf00      	nop
  }

  return ret;
 8006904:	68fb      	ldr	r3, [r7, #12]
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop

08006910 <LSM6DSO16IS_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_SetFullScale(LSM6DSO16IS_Object_t *pObj, int32_t FullScale)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 800691a:	2300      	movs	r3, #0
 800691c:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_xl_full_scale_t new_fs;

  new_fs = (FullScale <= 2) ? LSM6DSO16IS_2g
           : (FullScale <= 4) ? LSM6DSO16IS_4g
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b02      	cmp	r3, #2
 8006922:	dd0b      	ble.n	800693c <LSM6DSO16IS_ACC_SetFullScale+0x2c>
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	2b04      	cmp	r3, #4
 8006928:	dd06      	ble.n	8006938 <LSM6DSO16IS_ACC_SetFullScale+0x28>
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	2b08      	cmp	r3, #8
 800692e:	dc01      	bgt.n	8006934 <LSM6DSO16IS_ACC_SetFullScale+0x24>
 8006930:	2303      	movs	r3, #3
 8006932:	e004      	b.n	800693e <LSM6DSO16IS_ACC_SetFullScale+0x2e>
 8006934:	2301      	movs	r3, #1
 8006936:	e002      	b.n	800693e <LSM6DSO16IS_ACC_SetFullScale+0x2e>
 8006938:	2302      	movs	r3, #2
 800693a:	e000      	b.n	800693e <LSM6DSO16IS_ACC_SetFullScale+0x2e>
 800693c:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSO16IS_2g
 800693e:	72fb      	strb	r3, [r7, #11]
           : (FullScale <= 8) ? LSM6DSO16IS_8g
           :                    LSM6DSO16IS_16g;

  if (lsm6dso16is_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO16IS_OK)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	3320      	adds	r3, #32
 8006944:	7afa      	ldrb	r2, [r7, #11]
 8006946:	4611      	mov	r1, r2
 8006948:	4618      	mov	r0, r3
 800694a:	f000 fe47 	bl	80075dc <lsm6dso16is_xl_full_scale_set>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <LSM6DSO16IS_ACC_SetFullScale+0x4a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006954:	f04f 33ff 	mov.w	r3, #4294967295
 8006958:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800695a:	68fb      	ldr	r3, [r7, #12]
}
 800695c:	4618      	mov	r0, r3
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <LSM6DSO16IS_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_GetAxesRaw(LSM6DSO16IS_Object_t *pObj, LSM6DSO16IS_AxesRaw_t *Value)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 800696e:	2300      	movs	r3, #0
 8006970:	617b      	str	r3, [r7, #20]
  int16_t data_raw[3];

  /* Read raw data values. */
  if (lsm6dso16is_acceleration_raw_get(&(pObj->Ctx), data_raw) != LSM6DSO16IS_OK)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	3320      	adds	r3, #32
 8006976:	f107 020c 	add.w	r2, r7, #12
 800697a:	4611      	mov	r1, r2
 800697c:	4618      	mov	r0, r3
 800697e:	f001 f9cf 	bl	8007d20 <lsm6dso16is_acceleration_raw_get>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <LSM6DSO16IS_ACC_GetAxesRaw+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006988:	f04f 33ff 	mov.w	r3, #4294967295
 800698c:	617b      	str	r3, [r7, #20]
  }

  /* Format the data. */
  Value->x = data_raw[0];
 800698e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw[1];
 8006996:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw[2];
 800699e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	809a      	strh	r2, [r3, #4]

  return ret;
 80069a6:	697b      	ldr	r3, [r7, #20]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3718      	adds	r7, #24
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <LSM6DSO16IS_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_ACC_GetAxes(LSM6DSO16IS_Object_t *pObj, LSM6DSO16IS_Axes_t *Acceleration)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	617b      	str	r3, [r7, #20]
  int16_t data_raw[3];
  float_t sensitivity = 0.0f;
 80069be:	f04f 0300 	mov.w	r3, #0
 80069c2:	60bb      	str	r3, [r7, #8]

  /* Read raw data values. */
  if (lsm6dso16is_acceleration_raw_get(&(pObj->Ctx), data_raw) != LSM6DSO16IS_OK)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	3320      	adds	r3, #32
 80069c8:	f107 020c 	add.w	r2, r7, #12
 80069cc:	4611      	mov	r1, r2
 80069ce:	4618      	mov	r0, r3
 80069d0:	f001 f9a6 	bl	8007d20 <lsm6dso16is_acceleration_raw_get>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d002      	beq.n	80069e0 <LSM6DSO16IS_ACC_GetAxes+0x30>
  {
    ret = LSM6DSO16IS_ERROR;
 80069da:	f04f 33ff 	mov.w	r3, #4294967295
 80069de:	617b      	str	r3, [r7, #20]
  }

  /* Get LSM6DSO16IS actual sensitivity. */
  if (LSM6DSO16IS_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO16IS_OK)
 80069e0:	f107 0308 	add.w	r3, r7, #8
 80069e4:	4619      	mov	r1, r3
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7ff fe4c 	bl	8006684 <LSM6DSO16IS_ACC_GetSensitivity>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <LSM6DSO16IS_ACC_GetAxes+0x48>
  {
    ret = LSM6DSO16IS_ERROR;
 80069f2:	f04f 33ff 	mov.w	r3, #4294967295
 80069f6:	617b      	str	r3, [r7, #20]
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw[0] * sensitivity));
 80069f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80069fc:	ee07 3a90 	vmov	s15, r3
 8006a00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a04:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a10:	ee17 2a90 	vmov	r2, s15
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw[1] * sensitivity));
 8006a18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006a1c:	ee07 3a90 	vmov	s15, r3
 8006a20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a24:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a30:	ee17 2a90 	vmov	r2, s15
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw[2] * sensitivity));
 8006a38:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006a3c:	ee07 3a90 	vmov	s15, r3
 8006a40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a44:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a50:	ee17 2a90 	vmov	r2, s15
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	609a      	str	r2, [r3, #8]

  return ret;
 8006a58:	697b      	ldr	r3, [r7, #20]
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3718      	adds	r7, #24
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <LSM6DSO16IS_GYRO_Enable>:
  * @brief  Enable the LSM6DSO16IS gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_Enable(LSM6DSO16IS_Object_t *pObj)
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b084      	sub	sp, #16
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
  int32_t ret = LSM6DSO16IS_OK;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d102      	bne.n	8006a7e <LSM6DSO16IS_GYRO_Enable+0x1c>
  {
    ret = LSM6DSO16IS_OK;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	60fb      	str	r3, [r7, #12]
 8006a7c:	e013      	b.n	8006aa6 <LSM6DSO16IS_GYRO_Enable+0x44>
  }
  else
  {
    /* Output data rate selection. */
    if (lsm6dso16is_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO16IS_OK)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f103 0220 	add.w	r2, r3, #32
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	f000 ffb7 	bl	8007a00 <lsm6dso16is_gy_data_rate_set>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <LSM6DSO16IS_GYRO_Enable+0x3c>
    {
      ret = LSM6DSO16IS_ERROR;
 8006a98:	f04f 33ff 	mov.w	r3, #4294967295
 8006a9c:	60fb      	str	r3, [r7, #12]
    }

    pObj->gyro_is_enabled = 1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  }

  return ret;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <LSM6DSO16IS_GYRO_Disable>:
  * @brief  Disable the LSM6DSO16IS gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_Disable(LSM6DSO16IS_Object_t *pObj)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  int32_t ret = LSM6DSO16IS_OK;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d102      	bne.n	8006acc <LSM6DSO16IS_GYRO_Disable+0x1c>
  {
    ret = LSM6DSO16IS_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	60fb      	str	r3, [r7, #12]
 8006aca:	e01e      	b.n	8006b0a <LSM6DSO16IS_GYRO_Disable+0x5a>
  }
  else
  {
    /* Get current output data rate. */
    if (lsm6dso16is_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO16IS_OK)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f103 0220 	add.w	r2, r3, #32
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	3334      	adds	r3, #52	@ 0x34
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	4610      	mov	r0, r2
 8006ada:	f000 ffd1 	bl	8007a80 <lsm6dso16is_gy_data_rate_get>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d002      	beq.n	8006aea <LSM6DSO16IS_GYRO_Disable+0x3a>
    {
      ret = LSM6DSO16IS_ERROR;
 8006ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae8:	60fb      	str	r3, [r7, #12]
    }

    /* Output data rate selection - power down. */
    if (lsm6dso16is_gy_data_rate_set(&(pObj->Ctx), LSM6DSO16IS_GY_ODR_OFF) != LSM6DSO16IS_OK)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3320      	adds	r3, #32
 8006aee:	2100      	movs	r1, #0
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 ff85 	bl	8007a00 <lsm6dso16is_gy_data_rate_set>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d002      	beq.n	8006b02 <LSM6DSO16IS_GYRO_Disable+0x52>
    {
      ret = LSM6DSO16IS_ERROR;
 8006afc:	f04f 33ff 	mov.w	r3, #4294967295
 8006b00:	60fb      	str	r3, [r7, #12]
    }

    pObj->gyro_is_enabled = 0;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  }

  return ret;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <LSM6DSO16IS_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_GetSensitivity(LSM6DSO16IS_Object_t *pObj, float_t *Sensitivity)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_gy_full_scale_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso16is_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO16IS_OK)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	3320      	adds	r3, #32
 8006b26:	f107 020b 	add.w	r2, r7, #11
 8006b2a:	4611      	mov	r1, r2
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 ff0b 	bl	8007948 <lsm6dso16is_gy_full_scale_get>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d002      	beq.n	8006b3e <LSM6DSO16IS_GYRO_GetSensitivity+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006b38:	f04f 33ff 	mov.w	r3, #4294967295
 8006b3c:	60fb      	str	r3, [r7, #12]
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8006b3e:	7afb      	ldrb	r3, [r7, #11]
 8006b40:	2b10      	cmp	r3, #16
 8006b42:	d839      	bhi.n	8006bb8 <LSM6DSO16IS_GYRO_GetSensitivity+0xa4>
 8006b44:	a201      	add	r2, pc, #4	@ (adr r2, 8006b4c <LSM6DSO16IS_GYRO_GetSensitivity+0x38>)
 8006b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b4a:	bf00      	nop
 8006b4c:	08006b99 	.word	0x08006b99
 8006b50:	08006ba1 	.word	0x08006ba1
 8006b54:	08006ba9 	.word	0x08006ba9
 8006b58:	08006bb1 	.word	0x08006bb1
 8006b5c:	08006bb9 	.word	0x08006bb9
 8006b60:	08006bb9 	.word	0x08006bb9
 8006b64:	08006bb9 	.word	0x08006bb9
 8006b68:	08006bb9 	.word	0x08006bb9
 8006b6c:	08006bb9 	.word	0x08006bb9
 8006b70:	08006bb9 	.word	0x08006bb9
 8006b74:	08006bb9 	.word	0x08006bb9
 8006b78:	08006bb9 	.word	0x08006bb9
 8006b7c:	08006bb9 	.word	0x08006bb9
 8006b80:	08006bb9 	.word	0x08006bb9
 8006b84:	08006bb9 	.word	0x08006bb9
 8006b88:	08006bb9 	.word	0x08006bb9
 8006b8c:	08006b91 	.word	0x08006b91
  {
    case LSM6DSO16IS_125dps:
      *Sensitivity = LSM6DSO16IS_GYRO_SENSITIVITY_FS_125DPS;
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	4a0e      	ldr	r2, [pc, #56]	@ (8006bcc <LSM6DSO16IS_GYRO_GetSensitivity+0xb8>)
 8006b94:	601a      	str	r2, [r3, #0]
      break;
 8006b96:	e013      	b.n	8006bc0 <LSM6DSO16IS_GYRO_GetSensitivity+0xac>

    case LSM6DSO16IS_250dps:
      *Sensitivity = LSM6DSO16IS_GYRO_SENSITIVITY_FS_250DPS;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006bd0 <LSM6DSO16IS_GYRO_GetSensitivity+0xbc>)
 8006b9c:	601a      	str	r2, [r3, #0]
      break;
 8006b9e:	e00f      	b.n	8006bc0 <LSM6DSO16IS_GYRO_GetSensitivity+0xac>

    case LSM6DSO16IS_500dps:
      *Sensitivity = LSM6DSO16IS_GYRO_SENSITIVITY_FS_500DPS;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8006bd4 <LSM6DSO16IS_GYRO_GetSensitivity+0xc0>)
 8006ba4:	601a      	str	r2, [r3, #0]
      break;
 8006ba6:	e00b      	b.n	8006bc0 <LSM6DSO16IS_GYRO_GetSensitivity+0xac>

    case LSM6DSO16IS_1000dps:
      *Sensitivity = LSM6DSO16IS_GYRO_SENSITIVITY_FS_1000DPS;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	4a0b      	ldr	r2, [pc, #44]	@ (8006bd8 <LSM6DSO16IS_GYRO_GetSensitivity+0xc4>)
 8006bac:	601a      	str	r2, [r3, #0]
      break;
 8006bae:	e007      	b.n	8006bc0 <LSM6DSO16IS_GYRO_GetSensitivity+0xac>

    case LSM6DSO16IS_2000dps:
      *Sensitivity = LSM6DSO16IS_GYRO_SENSITIVITY_FS_2000DPS;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8006bdc <LSM6DSO16IS_GYRO_GetSensitivity+0xc8>)
 8006bb4:	601a      	str	r2, [r3, #0]
      break;
 8006bb6:	e003      	b.n	8006bc0 <LSM6DSO16IS_GYRO_GetSensitivity+0xac>

    default:
      ret = LSM6DSO16IS_ERROR;
 8006bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bbc:	60fb      	str	r3, [r7, #12]
      break;
 8006bbe:	bf00      	nop
  }

  return ret;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	408c0000 	.word	0x408c0000
 8006bd0:	410c0000 	.word	0x410c0000
 8006bd4:	418c0000 	.word	0x418c0000
 8006bd8:	420c0000 	.word	0x420c0000
 8006bdc:	428c0000 	.word	0x428c0000

08006be0 <LSM6DSO16IS_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_GetOutputDataRate(LSM6DSO16IS_Object_t *pObj, float_t *Odr)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006bea:	2300      	movs	r3, #0
 8006bec:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_gy_data_rate_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso16is_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO16IS_OK)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	3320      	adds	r3, #32
 8006bf2:	f107 020b 	add.w	r2, r7, #11
 8006bf6:	4611      	mov	r1, r2
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 ff41 	bl	8007a80 <lsm6dso16is_gy_data_rate_get>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <LSM6DSO16IS_GYRO_GetOutputDataRate+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006c04:	f04f 33ff 	mov.w	r3, #4294967295
 8006c08:	60fb      	str	r3, [r7, #12]
  }

  switch (odr_low_level)
 8006c0a:	7afb      	ldrb	r3, [r7, #11]
 8006c0c:	2b1a      	cmp	r3, #26
 8006c0e:	d866      	bhi.n	8006cde <LSM6DSO16IS_GYRO_GetOutputDataRate+0xfe>
 8006c10:	a201      	add	r2, pc, #4	@ (adr r2, 8006c18 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x38>)
 8006c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c16:	bf00      	nop
 8006c18:	08006c85 	.word	0x08006c85
 8006c1c:	08006c8f 	.word	0x08006c8f
 8006c20:	08006c97 	.word	0x08006c97
 8006c24:	08006c9f 	.word	0x08006c9f
 8006c28:	08006ca7 	.word	0x08006ca7
 8006c2c:	08006caf 	.word	0x08006caf
 8006c30:	08006cb7 	.word	0x08006cb7
 8006c34:	08006cbf 	.word	0x08006cbf
 8006c38:	08006cc7 	.word	0x08006cc7
 8006c3c:	08006ccf 	.word	0x08006ccf
 8006c40:	08006cd7 	.word	0x08006cd7
 8006c44:	08006cdf 	.word	0x08006cdf
 8006c48:	08006cdf 	.word	0x08006cdf
 8006c4c:	08006cdf 	.word	0x08006cdf
 8006c50:	08006cdf 	.word	0x08006cdf
 8006c54:	08006cdf 	.word	0x08006cdf
 8006c58:	08006cdf 	.word	0x08006cdf
 8006c5c:	08006c8f 	.word	0x08006c8f
 8006c60:	08006c97 	.word	0x08006c97
 8006c64:	08006c9f 	.word	0x08006c9f
 8006c68:	08006ca7 	.word	0x08006ca7
 8006c6c:	08006caf 	.word	0x08006caf
 8006c70:	08006cb7 	.word	0x08006cb7
 8006c74:	08006cbf 	.word	0x08006cbf
 8006c78:	08006cc7 	.word	0x08006cc7
 8006c7c:	08006ccf 	.word	0x08006ccf
 8006c80:	08006cd7 	.word	0x08006cd7
  {
    case LSM6DSO16IS_GY_ODR_OFF:
      *Odr = 0.0f;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	f04f 0200 	mov.w	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]
      break;
 8006c8c:	e02b      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_12Hz5_LP:
    case LSM6DSO16IS_GY_ODR_AT_12Hz5_HP:
      *Odr = 12.5f;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	4a17      	ldr	r2, [pc, #92]	@ (8006cf0 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x110>)
 8006c92:	601a      	str	r2, [r3, #0]
      break;
 8006c94:	e027      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_26H_LP:
    case LSM6DSO16IS_GY_ODR_AT_26H_HP:
      *Odr = 26.0f;
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	4a16      	ldr	r2, [pc, #88]	@ (8006cf4 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x114>)
 8006c9a:	601a      	str	r2, [r3, #0]
      break;
 8006c9c:	e023      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_52Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_52Hz_HP:
      *Odr = 52.0f;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	4a15      	ldr	r2, [pc, #84]	@ (8006cf8 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x118>)
 8006ca2:	601a      	str	r2, [r3, #0]
      break;
 8006ca4:	e01f      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_104Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_104Hz_HP:
      *Odr = 104.0f;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	4a14      	ldr	r2, [pc, #80]	@ (8006cfc <LSM6DSO16IS_GYRO_GetOutputDataRate+0x11c>)
 8006caa:	601a      	str	r2, [r3, #0]
      break;
 8006cac:	e01b      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_208Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_208Hz_HP:
      *Odr = 208.0f;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	4a13      	ldr	r2, [pc, #76]	@ (8006d00 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x120>)
 8006cb2:	601a      	str	r2, [r3, #0]
      break;
 8006cb4:	e017      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_416Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_416Hz_HP:
      *Odr = 416.0f;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	4a12      	ldr	r2, [pc, #72]	@ (8006d04 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x124>)
 8006cba:	601a      	str	r2, [r3, #0]
      break;
 8006cbc:	e013      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_833Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_833Hz_HP:
      *Odr = 833.0f;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	4a11      	ldr	r2, [pc, #68]	@ (8006d08 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x128>)
 8006cc2:	601a      	str	r2, [r3, #0]
      break;
 8006cc4:	e00f      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_1667Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_1667Hz_HP:
      *Odr =  1667.0f;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	4a10      	ldr	r2, [pc, #64]	@ (8006d0c <LSM6DSO16IS_GYRO_GetOutputDataRate+0x12c>)
 8006cca:	601a      	str	r2, [r3, #0]
      break;
 8006ccc:	e00b      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_3333Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_3333Hz_HP:
      *Odr =  3333.0f;
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8006d10 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x130>)
 8006cd2:	601a      	str	r2, [r3, #0]
      break;
 8006cd4:	e007      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    case LSM6DSO16IS_GY_ODR_AT_6667Hz_LP:
    case LSM6DSO16IS_GY_ODR_AT_6667Hz_HP:
      *Odr =  6667.0f;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8006d14 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x134>)
 8006cda:	601a      	str	r2, [r3, #0]
      break;
 8006cdc:	e003      	b.n	8006ce6 <LSM6DSO16IS_GYRO_GetOutputDataRate+0x106>

    default:
      ret = LSM6DSO16IS_ERROR;
 8006cde:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce2:	60fb      	str	r3, [r7, #12]
      break;
 8006ce4:	bf00      	nop
  }

  return ret;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	41480000 	.word	0x41480000
 8006cf4:	41d00000 	.word	0x41d00000
 8006cf8:	42500000 	.word	0x42500000
 8006cfc:	42d00000 	.word	0x42d00000
 8006d00:	43500000 	.word	0x43500000
 8006d04:	43d00000 	.word	0x43d00000
 8006d08:	44504000 	.word	0x44504000
 8006d0c:	44d06000 	.word	0x44d06000
 8006d10:	45505000 	.word	0x45505000
 8006d14:	45d05800 	.word	0x45d05800

08006d18 <LSM6DSO16IS_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_SetOutputDataRate(LSM6DSO16IS_Object_t *pObj, float_t Odr)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	ed87 0a00 	vstr	s0, [r7]
  int32_t ret;

  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d106      	bne.n	8006d3c <LSM6DSO16IS_GYRO_SetOutputDataRate+0x24>
  {
    ret = LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8006d2e:	ed97 0a00 	vldr	s0, [r7]
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fa70 	bl	8007218 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled>
 8006d38:	60f8      	str	r0, [r7, #12]
 8006d3a:	e005      	b.n	8006d48 <LSM6DSO16IS_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    ret = LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8006d3c:	ed97 0a00 	vldr	s0, [r7]
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 faf7 	bl	8007334 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled>
 8006d46:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006d48:	68fb      	ldr	r3, [r7, #12]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3710      	adds	r7, #16
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
	...

08006d54 <LSM6DSO16IS_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_GetFullScale(LSM6DSO16IS_Object_t *pObj, int32_t  *FullScale)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_gy_full_scale_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso16is_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO16IS_OK)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	3320      	adds	r3, #32
 8006d66:	f107 020b 	add.w	r2, r7, #11
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f000 fdeb 	bl	8007948 <lsm6dso16is_gy_full_scale_get>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d002      	beq.n	8006d7e <LSM6DSO16IS_GYRO_GetFullScale+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006d78:	f04f 33ff 	mov.w	r3, #4294967295
 8006d7c:	60fb      	str	r3, [r7, #12]
  }

  switch (fs_low_level)
 8006d7e:	7afb      	ldrb	r3, [r7, #11]
 8006d80:	2b10      	cmp	r3, #16
 8006d82:	d83c      	bhi.n	8006dfe <LSM6DSO16IS_GYRO_GetFullScale+0xaa>
 8006d84:	a201      	add	r2, pc, #4	@ (adr r2, 8006d8c <LSM6DSO16IS_GYRO_GetFullScale+0x38>)
 8006d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d8a:	bf00      	nop
 8006d8c:	08006dd9 	.word	0x08006dd9
 8006d90:	08006de1 	.word	0x08006de1
 8006d94:	08006deb 	.word	0x08006deb
 8006d98:	08006df5 	.word	0x08006df5
 8006d9c:	08006dff 	.word	0x08006dff
 8006da0:	08006dff 	.word	0x08006dff
 8006da4:	08006dff 	.word	0x08006dff
 8006da8:	08006dff 	.word	0x08006dff
 8006dac:	08006dff 	.word	0x08006dff
 8006db0:	08006dff 	.word	0x08006dff
 8006db4:	08006dff 	.word	0x08006dff
 8006db8:	08006dff 	.word	0x08006dff
 8006dbc:	08006dff 	.word	0x08006dff
 8006dc0:	08006dff 	.word	0x08006dff
 8006dc4:	08006dff 	.word	0x08006dff
 8006dc8:	08006dff 	.word	0x08006dff
 8006dcc:	08006dd1 	.word	0x08006dd1
  {
    case LSM6DSO16IS_125dps:
      *FullScale =  125;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	227d      	movs	r2, #125	@ 0x7d
 8006dd4:	601a      	str	r2, [r3, #0]
      break;
 8006dd6:	e016      	b.n	8006e06 <LSM6DSO16IS_GYRO_GetFullScale+0xb2>

    case LSM6DSO16IS_250dps:
      *FullScale =  250;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	22fa      	movs	r2, #250	@ 0xfa
 8006ddc:	601a      	str	r2, [r3, #0]
      break;
 8006dde:	e012      	b.n	8006e06 <LSM6DSO16IS_GYRO_GetFullScale+0xb2>

    case LSM6DSO16IS_500dps:
      *FullScale =  500;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8006de6:	601a      	str	r2, [r3, #0]
      break;
 8006de8:	e00d      	b.n	8006e06 <LSM6DSO16IS_GYRO_GetFullScale+0xb2>

    case LSM6DSO16IS_1000dps:
      *FullScale = 1000;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006df0:	601a      	str	r2, [r3, #0]
      break;
 8006df2:	e008      	b.n	8006e06 <LSM6DSO16IS_GYRO_GetFullScale+0xb2>

    case LSM6DSO16IS_2000dps:
      *FullScale = 2000;
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8006dfa:	601a      	str	r2, [r3, #0]
      break;
 8006dfc:	e003      	b.n	8006e06 <LSM6DSO16IS_GYRO_GetFullScale+0xb2>

    default:
      ret = LSM6DSO16IS_ERROR;
 8006dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8006e02:	60fb      	str	r3, [r7, #12]
      break;
 8006e04:	bf00      	nop
  }

  return ret;
 8006e06:	68fb      	ldr	r3, [r7, #12]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <LSM6DSO16IS_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_SetFullScale(LSM6DSO16IS_Object_t *pObj, int32_t FullScale)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_gy_full_scale_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSO16IS_125dps
           : (FullScale <= 250)  ? LSM6DSO16IS_250dps
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b7d      	cmp	r3, #125	@ 0x7d
 8006e22:	dd12      	ble.n	8006e4a <LSM6DSO16IS_GYRO_SetFullScale+0x3a>
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	2bfa      	cmp	r3, #250	@ 0xfa
 8006e28:	dd0d      	ble.n	8006e46 <LSM6DSO16IS_GYRO_SetFullScale+0x36>
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006e30:	dd07      	ble.n	8006e42 <LSM6DSO16IS_GYRO_SetFullScale+0x32>
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e38:	dc01      	bgt.n	8006e3e <LSM6DSO16IS_GYRO_SetFullScale+0x2e>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e006      	b.n	8006e4c <LSM6DSO16IS_GYRO_SetFullScale+0x3c>
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e004      	b.n	8006e4c <LSM6DSO16IS_GYRO_SetFullScale+0x3c>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e002      	b.n	8006e4c <LSM6DSO16IS_GYRO_SetFullScale+0x3c>
 8006e46:	2300      	movs	r3, #0
 8006e48:	e000      	b.n	8006e4c <LSM6DSO16IS_GYRO_SetFullScale+0x3c>
 8006e4a:	2310      	movs	r3, #16
  new_fs = (FullScale <= 125)  ? LSM6DSO16IS_125dps
 8006e4c:	72fb      	strb	r3, [r7, #11]
           : (FullScale <= 500)  ? LSM6DSO16IS_500dps
           : (FullScale <= 1000) ? LSM6DSO16IS_1000dps
           :                       LSM6DSO16IS_2000dps;

  if (lsm6dso16is_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO16IS_OK)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	3320      	adds	r3, #32
 8006e52:	7afa      	ldrb	r2, [r7, #11]
 8006e54:	4611      	mov	r1, r2
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 fd46 	bl	80078e8 <lsm6dso16is_gy_full_scale_set>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d002      	beq.n	8006e68 <LSM6DSO16IS_GYRO_SetFullScale+0x58>
  {
    ret = LSM6DSO16IS_ERROR;
 8006e62:	f04f 33ff 	mov.w	r3, #4294967295
 8006e66:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006e68:	68fb      	ldr	r3, [r7, #12]
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <LSM6DSO16IS_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_GetAxesRaw(LSM6DSO16IS_Object_t *pObj, LSM6DSO16IS_AxesRaw_t *Value)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b086      	sub	sp, #24
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
 8006e7a:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	617b      	str	r3, [r7, #20]
  int16_t data_raw[3];

  /* Read raw data values. */
  if (lsm6dso16is_angular_rate_raw_get(&(pObj->Ctx), data_raw) != LSM6DSO16IS_OK)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3320      	adds	r3, #32
 8006e84:	f107 020c 	add.w	r2, r7, #12
 8006e88:	4611      	mov	r1, r2
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f000 ff00 	bl	8007c90 <lsm6dso16is_angular_rate_raw_get>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d002      	beq.n	8006e9c <LSM6DSO16IS_GYRO_GetAxesRaw+0x2a>
  {
    ret = LSM6DSO16IS_ERROR;
 8006e96:	f04f 33ff 	mov.w	r3, #4294967295
 8006e9a:	617b      	str	r3, [r7, #20]
  }

  /* Format the data. */
  Value->x = data_raw[0];
 8006e9c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw[1];
 8006ea4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw[2];
 8006eac:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	809a      	strh	r2, [r3, #4]

  return ret;
 8006eb4:	697b      	ldr	r3, [r7, #20]
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3718      	adds	r7, #24
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <LSM6DSO16IS_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_GYRO_GetAxes(LSM6DSO16IS_Object_t *pObj, LSM6DSO16IS_Axes_t *AngularRate)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b086      	sub	sp, #24
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
 8006ec6:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO16IS_OK;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	617b      	str	r3, [r7, #20]
  int16_t data_raw[3];
  float_t sensitivity = 0.0f;
 8006ecc:	f04f 0300 	mov.w	r3, #0
 8006ed0:	60bb      	str	r3, [r7, #8]

  /* Read raw data values. */
  if (lsm6dso16is_angular_rate_raw_get(&(pObj->Ctx), data_raw) != LSM6DSO16IS_OK)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	3320      	adds	r3, #32
 8006ed6:	f107 020c 	add.w	r2, r7, #12
 8006eda:	4611      	mov	r1, r2
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 fed7 	bl	8007c90 <lsm6dso16is_angular_rate_raw_get>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <LSM6DSO16IS_GYRO_GetAxes+0x30>
  {
    ret = LSM6DSO16IS_ERROR;
 8006ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8006eec:	617b      	str	r3, [r7, #20]
  }

  /* Get LSM6DSO16IS actual sensitivity. */
  if (LSM6DSO16IS_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO16IS_OK)
 8006eee:	f107 0308 	add.w	r3, r7, #8
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f7ff fe0d 	bl	8006b14 <LSM6DSO16IS_GYRO_GetSensitivity>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d002      	beq.n	8006f06 <LSM6DSO16IS_GYRO_GetAxes+0x48>
  {
    ret = LSM6DSO16IS_ERROR;
 8006f00:	f04f 33ff 	mov.w	r3, #4294967295
 8006f04:	617b      	str	r3, [r7, #20]
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw[0] * sensitivity));
 8006f06:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006f0a:	ee07 3a90 	vmov	s15, r3
 8006f0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006f12:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f1e:	ee17 2a90 	vmov	r2, s15
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw[1] * sensitivity));
 8006f26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006f2a:	ee07 3a90 	vmov	s15, r3
 8006f2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006f32:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f3e:	ee17 2a90 	vmov	r2, s15
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw[2] * sensitivity));
 8006f46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f4a:	ee07 3a90 	vmov	s15, r3
 8006f4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006f52:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f5e:	ee17 2a90 	vmov	r2, s15
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	609a      	str	r2, [r3, #8]

  return ret;
 8006f66:	697b      	ldr	r3, [r7, #20]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3718      	adds	r7, #24
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <LSM6DSO16IS_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_Write_Reg(LSM6DSO16IS_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	460b      	mov	r3, r1
 8006f7a:	70fb      	strb	r3, [r7, #3]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	70bb      	strb	r3, [r7, #2]
  int32_t ret = LSM6DSO16IS_OK;
 8006f80:	2300      	movs	r3, #0
 8006f82:	60fb      	str	r3, [r7, #12]

  if (lsm6dso16is_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO16IS_OK)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f103 0020 	add.w	r0, r3, #32
 8006f8a:	1cba      	adds	r2, r7, #2
 8006f8c:	78f9      	ldrb	r1, [r7, #3]
 8006f8e:	2301      	movs	r3, #1
 8006f90:	f000 faa6 	bl	80074e0 <lsm6dso16is_write_reg>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d002      	beq.n	8006fa0 <LSM6DSO16IS_Write_Reg+0x30>
  {
    ret = LSM6DSO16IS_ERROR;
 8006f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f9e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <LSM6DSO16IS_Set_Mem_Bank>:
  * @param  Val the value of memory bank in reg FUNC_CFG_ACCESS
  *         0 - LSM6DSO16IS_MAIN_MEM_BANK, 2 - LSM6DSO16IS_SENSOR_HUB_MEM_BANK, 3 - LSM6DSO16IS_ISPU_MEM_BANK
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO16IS_Set_Mem_Bank(LSM6DSO16IS_Object_t *pObj, uint8_t Val)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LSM6DSO16IS_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_mem_bank_t reg;

  reg = (Val == 2U) ? LSM6DSO16IS_SENSOR_HUB_MEM_BANK
        : (Val == 3U) ? LSM6DSO16IS_ISPU_MEM_BANK
 8006fba:	78fb      	ldrb	r3, [r7, #3]
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d006      	beq.n	8006fce <LSM6DSO16IS_Set_Mem_Bank+0x24>
 8006fc0:	78fb      	ldrb	r3, [r7, #3]
 8006fc2:	2b03      	cmp	r3, #3
 8006fc4:	d101      	bne.n	8006fca <LSM6DSO16IS_Set_Mem_Bank+0x20>
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e002      	b.n	8006fd0 <LSM6DSO16IS_Set_Mem_Bank+0x26>
 8006fca:	2300      	movs	r3, #0
 8006fcc:	e000      	b.n	8006fd0 <LSM6DSO16IS_Set_Mem_Bank+0x26>
 8006fce:	2302      	movs	r3, #2
  reg = (Val == 2U) ? LSM6DSO16IS_SENSOR_HUB_MEM_BANK
 8006fd0:	72fb      	strb	r3, [r7, #11]
        :               LSM6DSO16IS_MAIN_MEM_BANK;

  if (lsm6dso16is_mem_bank_set(&(pObj->Ctx), reg) != LSM6DSO16IS_OK)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	3320      	adds	r3, #32
 8006fd6:	7afa      	ldrb	r2, [r7, #11]
 8006fd8:	4611      	mov	r1, r2
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 fa9e 	bl	800751c <lsm6dso16is_mem_bank_set>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <LSM6DSO16IS_Set_Mem_Bank+0x42>
  {
    ret = LSM6DSO16IS_ERROR;
 8006fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fea:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006fec:	68fb      	ldr	r3, [r7, #12]
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
	...

08006ff8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled(LSM6DSO16IS_Object_t *pObj, float_t Odr)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	ed87 0a00 	vstr	s0, [r7]
  int32_t ret = LSM6DSO16IS_OK;
 8007004:	2300      	movs	r3, #0
 8007006:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_xl_data_rate_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO16IS_XL_ODR_AT_12Hz5_HP
            : (Odr <=   26.0f) ? LSM6DSO16IS_XL_ODR_AT_26H_HP
 8007008:	edd7 7a00 	vldr	s15, [r7]
 800700c:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8007010:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007018:	d801      	bhi.n	800701e <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x26>
 800701a:	2301      	movs	r3, #1
 800701c:	e058      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 800701e:	edd7 7a00 	vldr	s15, [r7]
 8007022:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8007026:	eef4 7ac7 	vcmpe.f32	s15, s14
 800702a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800702e:	d801      	bhi.n	8007034 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x3c>
 8007030:	2302      	movs	r3, #2
 8007032:	e04d      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 8007034:	edd7 7a00 	vldr	s15, [r7]
 8007038:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80070f8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x100>
 800703c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007044:	d801      	bhi.n	800704a <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x52>
 8007046:	2303      	movs	r3, #3
 8007048:	e042      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 800704a:	edd7 7a00 	vldr	s15, [r7]
 800704e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80070fc <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x104>
 8007052:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800705a:	d801      	bhi.n	8007060 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x68>
 800705c:	2304      	movs	r3, #4
 800705e:	e037      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 8007060:	edd7 7a00 	vldr	s15, [r7]
 8007064:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8007100 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x108>
 8007068:	eef4 7ac7 	vcmpe.f32	s15, s14
 800706c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007070:	d801      	bhi.n	8007076 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x7e>
 8007072:	2305      	movs	r3, #5
 8007074:	e02c      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 8007076:	edd7 7a00 	vldr	s15, [r7]
 800707a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8007104 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x10c>
 800707e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007086:	d801      	bhi.n	800708c <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x94>
 8007088:	2306      	movs	r3, #6
 800708a:	e021      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 800708c:	edd7 7a00 	vldr	s15, [r7]
 8007090:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8007108 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x110>
 8007094:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800709c:	d801      	bhi.n	80070a2 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xaa>
 800709e:	2307      	movs	r3, #7
 80070a0:	e016      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 80070a2:	edd7 7a00 	vldr	s15, [r7]
 80070a6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800710c <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x114>
 80070aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070b2:	d801      	bhi.n	80070b8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xc0>
 80070b4:	2308      	movs	r3, #8
 80070b6:	e00b      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 80070b8:	edd7 7a00 	vldr	s15, [r7]
 80070bc:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8007110 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0x118>
 80070c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070c8:	d801      	bhi.n	80070ce <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd6>
 80070ca:	2309      	movs	r3, #9
 80070cc:	e000      	b.n	80070d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xd8>
 80070ce:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO16IS_XL_ODR_AT_12Hz5_HP
 80070d0:	72fb      	strb	r3, [r7, #11]
            : (Odr <= 1667.0f) ? LSM6DSO16IS_XL_ODR_AT_1667Hz_HP
            : (Odr <= 3333.0f) ? LSM6DSO16IS_XL_ODR_AT_3333Hz_HP
            :                    LSM6DSO16IS_XL_ODR_AT_6667Hz_HP;

  /* Output data rate selection. */
  if (lsm6dso16is_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO16IS_OK)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	3320      	adds	r3, #32
 80070d6:	7afa      	ldrb	r2, [r7, #11]
 80070d8:	4611      	mov	r1, r2
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 fadc 	bl	8007698 <lsm6dso16is_xl_data_rate_set>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d002      	beq.n	80070ec <LSM6DSO16IS_ACC_SetOutputDataRate_When_Enabled+0xf4>
  {
    ret = LSM6DSO16IS_ERROR;
 80070e6:	f04f 33ff 	mov.w	r3, #4294967295
 80070ea:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80070ec:	68fb      	ldr	r3, [r7, #12]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	42500000 	.word	0x42500000
 80070fc:	42d00000 	.word	0x42d00000
 8007100:	43500000 	.word	0x43500000
 8007104:	43d00000 	.word	0x43d00000
 8007108:	44504000 	.word	0x44504000
 800710c:	44d06000 	.word	0x44d06000
 8007110:	45505000 	.word	0x45505000

08007114 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled(LSM6DSO16IS_Object_t *pObj, float_t Odr)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSO16IS_XL_ODR_AT_12Hz5_HP
                  : (Odr <=   26.0f) ? LSM6DSO16IS_XL_ODR_AT_26H_HP
 8007120:	edd7 7a00 	vldr	s15, [r7]
 8007124:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8007128:	eef4 7ac7 	vcmpe.f32	s15, s14
 800712c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007130:	d801      	bhi.n	8007136 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x22>
 8007132:	2301      	movs	r3, #1
 8007134:	e058      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8007136:	edd7 7a00 	vldr	s15, [r7]
 800713a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800713e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007146:	d801      	bhi.n	800714c <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x38>
 8007148:	2302      	movs	r3, #2
 800714a:	e04d      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800714c:	edd7 7a00 	vldr	s15, [r7]
 8007150:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80071fc <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8007154:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800715c:	d801      	bhi.n	8007162 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800715e:	2303      	movs	r3, #3
 8007160:	e042      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8007162:	edd7 7a00 	vldr	s15, [r7]
 8007166:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8007200 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xec>
 800716a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800716e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007172:	d801      	bhi.n	8007178 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x64>
 8007174:	2304      	movs	r3, #4
 8007176:	e037      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8007178:	edd7 7a00 	vldr	s15, [r7]
 800717c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8007204 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8007180:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007188:	d801      	bhi.n	800718e <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800718a:	2305      	movs	r3, #5
 800718c:	e02c      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800718e:	edd7 7a00 	vldr	s15, [r7]
 8007192:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8007208 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8007196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800719a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800719e:	d801      	bhi.n	80071a4 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x90>
 80071a0:	2306      	movs	r3, #6
 80071a2:	e021      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80071a4:	edd7 7a00 	vldr	s15, [r7]
 80071a8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800720c <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80071ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071b4:	d801      	bhi.n	80071ba <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80071b6:	2307      	movs	r3, #7
 80071b8:	e016      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80071ba:	edd7 7a00 	vldr	s15, [r7]
 80071be:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8007210 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80071c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ca:	d801      	bhi.n	80071d0 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80071cc:	2308      	movs	r3, #8
 80071ce:	e00b      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80071d0:	edd7 7a00 	vldr	s15, [r7]
 80071d4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8007214 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0x100>
 80071d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071e0:	d801      	bhi.n	80071e6 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80071e2:	2309      	movs	r3, #9
 80071e4:	e000      	b.n	80071e8 <LSM6DSO16IS_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80071e6:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSO16IS_XL_ODR_AT_12Hz5_HP
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? LSM6DSO16IS_XL_ODR_AT_833Hz_HP
                  : (Odr <= 1667.0f) ? LSM6DSO16IS_XL_ODR_AT_1667Hz_HP
                  : (Odr <= 3333.0f) ? LSM6DSO16IS_XL_ODR_AT_3333Hz_HP
                  :                    LSM6DSO16IS_XL_ODR_AT_6667Hz_HP;

  return LSM6DSO16IS_OK;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr
 80071fc:	42500000 	.word	0x42500000
 8007200:	42d00000 	.word	0x42d00000
 8007204:	43500000 	.word	0x43500000
 8007208:	43d00000 	.word	0x43d00000
 800720c:	44504000 	.word	0x44504000
 8007210:	44d06000 	.word	0x44d06000
 8007214:	45505000 	.word	0x45505000

08007218 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO16IS_Object_t *pObj, float_t Odr)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	ed87 0a00 	vstr	s0, [r7]
  int32_t ret = LSM6DSO16IS_OK;
 8007224:	2300      	movs	r3, #0
 8007226:	60fb      	str	r3, [r7, #12]
  lsm6dso16is_gy_data_rate_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO16IS_GY_ODR_AT_12Hz5_HP
            : (Odr <=   26.0f) ? LSM6DSO16IS_GY_ODR_AT_26H_HP
 8007228:	edd7 7a00 	vldr	s15, [r7]
 800722c:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8007230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007238:	d801      	bhi.n	800723e <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x26>
 800723a:	2301      	movs	r3, #1
 800723c:	e058      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 800723e:	edd7 7a00 	vldr	s15, [r7]
 8007242:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8007246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800724a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800724e:	d801      	bhi.n	8007254 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x3c>
 8007250:	2302      	movs	r3, #2
 8007252:	e04d      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 8007254:	edd7 7a00 	vldr	s15, [r7]
 8007258:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8007318 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x100>
 800725c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007264:	d801      	bhi.n	800726a <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x52>
 8007266:	2303      	movs	r3, #3
 8007268:	e042      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 800726a:	edd7 7a00 	vldr	s15, [r7]
 800726e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800731c <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8007272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800727a:	d801      	bhi.n	8007280 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x68>
 800727c:	2304      	movs	r3, #4
 800727e:	e037      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 8007280:	edd7 7a00 	vldr	s15, [r7]
 8007284:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8007320 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8007288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	d801      	bhi.n	8007296 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x7e>
 8007292:	2305      	movs	r3, #5
 8007294:	e02c      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 8007296:	edd7 7a00 	vldr	s15, [r7]
 800729a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8007324 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 800729e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072a6:	d801      	bhi.n	80072ac <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x94>
 80072a8:	2306      	movs	r3, #6
 80072aa:	e021      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 80072ac:	edd7 7a00 	vldr	s15, [r7]
 80072b0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8007328 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x110>
 80072b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072bc:	d801      	bhi.n	80072c2 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xaa>
 80072be:	2307      	movs	r3, #7
 80072c0:	e016      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 80072c2:	edd7 7a00 	vldr	s15, [r7]
 80072c6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800732c <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x114>
 80072ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072d2:	d801      	bhi.n	80072d8 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xc0>
 80072d4:	2308      	movs	r3, #8
 80072d6:	e00b      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 80072d8:	edd7 7a00 	vldr	s15, [r7]
 80072dc:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8007330 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0x118>
 80072e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072e8:	d801      	bhi.n	80072ee <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd6>
 80072ea:	2309      	movs	r3, #9
 80072ec:	e000      	b.n	80072f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xd8>
 80072ee:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO16IS_GY_ODR_AT_12Hz5_HP
 80072f0:	72fb      	strb	r3, [r7, #11]
            : (Odr <= 1667.0f) ? LSM6DSO16IS_GY_ODR_AT_1667Hz_HP
            : (Odr <= 3333.0f) ? LSM6DSO16IS_GY_ODR_AT_3333Hz_HP
            :                    LSM6DSO16IS_GY_ODR_AT_6667Hz_HP;

  /* Output data rate selection. */
  if (lsm6dso16is_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO16IS_OK)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	3320      	adds	r3, #32
 80072f6:	7afa      	ldrb	r2, [r7, #11]
 80072f8:	4611      	mov	r1, r2
 80072fa:	4618      	mov	r0, r3
 80072fc:	f000 fb80 	bl	8007a00 <lsm6dso16is_gy_data_rate_set>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d002      	beq.n	800730c <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Enabled+0xf4>
  {
    ret = LSM6DSO16IS_ERROR;
 8007306:	f04f 33ff 	mov.w	r3, #4294967295
 800730a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800730c:	68fb      	ldr	r3, [r7, #12]
}
 800730e:	4618      	mov	r0, r3
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	42500000 	.word	0x42500000
 800731c:	42d00000 	.word	0x42d00000
 8007320:	43500000 	.word	0x43500000
 8007324:	43d00000 	.word	0x43d00000
 8007328:	44504000 	.word	0x44504000
 800732c:	44d06000 	.word	0x44d06000
 8007330:	45505000 	.word	0x45505000

08007334 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO16IS_Object_t *pObj, float_t Odr)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO16IS_GY_ODR_AT_12Hz5_HP
                   : (Odr <=   26.0f) ? LSM6DSO16IS_GY_ODR_AT_26H_HP
 8007340:	edd7 7a00 	vldr	s15, [r7]
 8007344:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8007348:	eef4 7ac7 	vcmpe.f32	s15, s14
 800734c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007350:	d801      	bhi.n	8007356 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8007352:	2301      	movs	r3, #1
 8007354:	e058      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8007356:	edd7 7a00 	vldr	s15, [r7]
 800735a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800735e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007366:	d801      	bhi.n	800736c <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8007368:	2302      	movs	r3, #2
 800736a:	e04d      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800736c:	edd7 7a00 	vldr	s15, [r7]
 8007370:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800741c <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8007374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800737c:	d801      	bhi.n	8007382 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 800737e:	2303      	movs	r3, #3
 8007380:	e042      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8007382:	edd7 7a00 	vldr	s15, [r7]
 8007386:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8007420 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xec>
 800738a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800738e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007392:	d801      	bhi.n	8007398 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8007394:	2304      	movs	r3, #4
 8007396:	e037      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8007398:	edd7 7a00 	vldr	s15, [r7]
 800739c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8007424 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80073a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073a8:	d801      	bhi.n	80073ae <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 80073aa:	2305      	movs	r3, #5
 80073ac:	e02c      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80073ae:	edd7 7a00 	vldr	s15, [r7]
 80073b2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8007428 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 80073b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073be:	d801      	bhi.n	80073c4 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x90>
 80073c0:	2306      	movs	r3, #6
 80073c2:	e021      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80073c4:	edd7 7a00 	vldr	s15, [r7]
 80073c8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800742c <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 80073cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073d4:	d801      	bhi.n	80073da <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 80073d6:	2307      	movs	r3, #7
 80073d8:	e016      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80073da:	edd7 7a00 	vldr	s15, [r7]
 80073de:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8007430 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 80073e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ea:	d801      	bhi.n	80073f0 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 80073ec:	2308      	movs	r3, #8
 80073ee:	e00b      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80073f0:	edd7 7a00 	vldr	s15, [r7]
 80073f4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8007434 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0x100>
 80073f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007400:	d801      	bhi.n	8007406 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8007402:	2309      	movs	r3, #9
 8007404:	e000      	b.n	8007408 <LSM6DSO16IS_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8007406:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO16IS_GY_ODR_AT_12Hz5_HP
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
                   : (Odr <=  833.0f) ? LSM6DSO16IS_GY_ODR_AT_833Hz_HP
                   : (Odr <= 1667.0f) ? LSM6DSO16IS_GY_ODR_AT_1667Hz_HP
                   : (Odr <= 3333.0f) ? LSM6DSO16IS_GY_ODR_AT_3333Hz_HP
                   :                    LSM6DSO16IS_GY_ODR_AT_6667Hz_HP;

  return LSM6DSO16IS_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	42500000 	.word	0x42500000
 8007420:	42d00000 	.word	0x42d00000
 8007424:	43500000 	.word	0x43500000
 8007428:	43d00000 	.word	0x43d00000
 800742c:	44504000 	.word	0x44504000
 8007430:	44d06000 	.word	0x44d06000
 8007434:	45505000 	.word	0x45505000

08007438 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8007438:	b590      	push	{r4, r7, lr}
 800743a:	b087      	sub	sp, #28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	607a      	str	r2, [r7, #4]
 8007442:	461a      	mov	r2, r3
 8007444:	460b      	mov	r3, r1
 8007446:	72fb      	strb	r3, [r7, #11]
 8007448:	4613      	mov	r3, r2
 800744a:	813b      	strh	r3, [r7, #8]
  LSM6DSO16IS_Object_t *pObj = (LSM6DSO16IS_Object_t *)Handle;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	695c      	ldr	r4, [r3, #20]
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	7b1b      	ldrb	r3, [r3, #12]
 8007458:	4618      	mov	r0, r3
 800745a:	7afb      	ldrb	r3, [r7, #11]
 800745c:	b299      	uxth	r1, r3
 800745e:	893b      	ldrh	r3, [r7, #8]
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	47a0      	blx	r4
 8007464:	4603      	mov	r3, r0
}
 8007466:	4618      	mov	r0, r3
 8007468:	371c      	adds	r7, #28
 800746a:	46bd      	mov	sp, r7
 800746c:	bd90      	pop	{r4, r7, pc}

0800746e <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800746e:	b590      	push	{r4, r7, lr}
 8007470:	b087      	sub	sp, #28
 8007472:	af00      	add	r7, sp, #0
 8007474:	60f8      	str	r0, [r7, #12]
 8007476:	607a      	str	r2, [r7, #4]
 8007478:	461a      	mov	r2, r3
 800747a:	460b      	mov	r3, r1
 800747c:	72fb      	strb	r3, [r7, #11]
 800747e:	4613      	mov	r3, r2
 8007480:	813b      	strh	r3, [r7, #8]
  LSM6DSO16IS_Object_t *pObj = (LSM6DSO16IS_Object_t *)Handle;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	691c      	ldr	r4, [r3, #16]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	7b1b      	ldrb	r3, [r3, #12]
 800748e:	4618      	mov	r0, r3
 8007490:	7afb      	ldrb	r3, [r7, #11]
 8007492:	b299      	uxth	r1, r3
 8007494:	893b      	ldrh	r3, [r7, #8]
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	47a0      	blx	r4
 800749a:	4603      	mov	r3, r0
}
 800749c:	4618      	mov	r0, r3
 800749e:	371c      	adds	r7, #28
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd90      	pop	{r4, r7, pc}

080074a4 <lsm6dso16is_read_reg>:
  *
  */
int32_t __weak lsm6dso16is_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 80074a4:	b590      	push	{r4, r7, lr}
 80074a6:	b087      	sub	sp, #28
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	607a      	str	r2, [r7, #4]
 80074ae:	461a      	mov	r2, r3
 80074b0:	460b      	mov	r3, r1
 80074b2:	72fb      	strb	r3, [r7, #11]
 80074b4:	4613      	mov	r3, r2
 80074b6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d102      	bne.n	80074c4 <lsm6dso16is_read_reg+0x20>
  {
    return -1;
 80074be:	f04f 33ff 	mov.w	r3, #4294967295
 80074c2:	e009      	b.n	80074d8 <lsm6dso16is_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	685c      	ldr	r4, [r3, #4]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	68d8      	ldr	r0, [r3, #12]
 80074cc:	893b      	ldrh	r3, [r7, #8]
 80074ce:	7af9      	ldrb	r1, [r7, #11]
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	47a0      	blx	r4
 80074d4:	6178      	str	r0, [r7, #20]

  return ret;
 80074d6:	697b      	ldr	r3, [r7, #20]
}
 80074d8:	4618      	mov	r0, r3
 80074da:	371c      	adds	r7, #28
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd90      	pop	{r4, r7, pc}

080074e0 <lsm6dso16is_write_reg>:
  *
  */
int32_t __weak lsm6dso16is_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                     uint8_t *data,
                                     uint16_t len)
{
 80074e0:	b590      	push	{r4, r7, lr}
 80074e2:	b087      	sub	sp, #28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	607a      	str	r2, [r7, #4]
 80074ea:	461a      	mov	r2, r3
 80074ec:	460b      	mov	r3, r1
 80074ee:	72fb      	strb	r3, [r7, #11]
 80074f0:	4613      	mov	r3, r2
 80074f2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d102      	bne.n	8007500 <lsm6dso16is_write_reg+0x20>
  {
    return -1;
 80074fa:	f04f 33ff 	mov.w	r3, #4294967295
 80074fe:	e009      	b.n	8007514 <lsm6dso16is_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681c      	ldr	r4, [r3, #0]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	68d8      	ldr	r0, [r3, #12]
 8007508:	893b      	ldrh	r3, [r7, #8]
 800750a:	7af9      	ldrb	r1, [r7, #11]
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	47a0      	blx	r4
 8007510:	6178      	str	r0, [r7, #20]

  return ret;
 8007512:	697b      	ldr	r3, [r7, #20]
}
 8007514:	4618      	mov	r0, r3
 8007516:	371c      	adds	r7, #28
 8007518:	46bd      	mov	sp, r7
 800751a:	bd90      	pop	{r4, r7, pc}

0800751c <lsm6dso16is_mem_bank_set>:
  * @param  val      MAIN_MEM_BANK, EMBED_FUNC_MEM_BANK, SENSOR_HUB_MEM_BANK, ISPU_MEM_BANK,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_mem_bank_set(const stmdev_ctx_t *ctx, lsm6dso16is_mem_bank_t val)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	460b      	mov	r3, r1
 8007526:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_func_cfg_access_t func_cfg_access = {0x0};
 8007528:	2300      	movs	r3, #0
 800752a:	723b      	strb	r3, [r7, #8]
  int32_t ret;

  /* no need to read it first as the only other field is a ispu reset bit */
  func_cfg_access.shub_reg_access = (val == LSM6DSO16IS_SENSOR_HUB_MEM_BANK) ? 0x1U : 0x0U;
 800752c:	78fb      	ldrb	r3, [r7, #3]
 800752e:	2b02      	cmp	r3, #2
 8007530:	d101      	bne.n	8007536 <lsm6dso16is_mem_bank_set+0x1a>
 8007532:	2201      	movs	r2, #1
 8007534:	e000      	b.n	8007538 <lsm6dso16is_mem_bank_set+0x1c>
 8007536:	2200      	movs	r2, #0
 8007538:	7a3b      	ldrb	r3, [r7, #8]
 800753a:	f362 1386 	bfi	r3, r2, #6, #1
 800753e:	723b      	strb	r3, [r7, #8]
  func_cfg_access.ispu_reg_access = (val == LSM6DSO16IS_ISPU_MEM_BANK) ? 0x1U : 0x0U;
 8007540:	78fb      	ldrb	r3, [r7, #3]
 8007542:	2b03      	cmp	r3, #3
 8007544:	d101      	bne.n	800754a <lsm6dso16is_mem_bank_set+0x2e>
 8007546:	2201      	movs	r2, #1
 8007548:	e000      	b.n	800754c <lsm6dso16is_mem_bank_set+0x30>
 800754a:	2200      	movs	r2, #0
 800754c:	7a3b      	ldrb	r3, [r7, #8]
 800754e:	f362 13c7 	bfi	r3, r2, #7, #1
 8007552:	723b      	strb	r3, [r7, #8]
  ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8007554:	f107 0208 	add.w	r2, r7, #8
 8007558:	2301      	movs	r3, #1
 800755a:	2101      	movs	r1, #1
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f7ff ffbf 	bl	80074e0 <lsm6dso16is_write_reg>
 8007562:	60f8      	str	r0, [r7, #12]

  return ret;
 8007564:	68fb      	ldr	r3, [r7, #12]
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <lsm6dso16is_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_device_id_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 800756e:	b580      	push	{r7, lr}
 8007570:	b084      	sub	sp, #16
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
 8007576:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_WHO_AM_I, (uint8_t *)val, 1);
 8007578:	2301      	movs	r3, #1
 800757a:	683a      	ldr	r2, [r7, #0]
 800757c:	210f      	movs	r1, #15
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7ff ff90 	bl	80074a4 <lsm6dso16is_read_reg>
 8007584:	60f8      	str	r0, [r7, #12]

  return ret;
 8007586:	68fb      	ldr	r3, [r7, #12]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <lsm6dso16is_xl_hm_mode_set>:
  * @param  val      HIGH_PERFOMANCE_MODE_ENABLED, HIGH_PERFOMANCE_MODE_DISABLED,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_xl_hm_mode_set(const stmdev_ctx_t *ctx, lsm6dso16is_hm_mode_t val)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	460b      	mov	r3, r1
 800759a:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl6_c_t ctrl6_c;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 800759c:	f107 0208 	add.w	r2, r7, #8
 80075a0:	2301      	movs	r3, #1
 80075a2:	2115      	movs	r1, #21
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f7ff ff7d 	bl	80074a4 <lsm6dso16is_read_reg>
 80075aa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10f      	bne.n	80075d2 <lsm6dso16is_xl_hm_mode_set+0x42>
  {
    ctrl6_c.xl_hm_mode = ((uint8_t)val & 0x1U);
 80075b2:	78fb      	ldrb	r3, [r7, #3]
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	b2da      	uxtb	r2, r3
 80075ba:	7a3b      	ldrb	r3, [r7, #8]
 80075bc:	f362 1304 	bfi	r3, r2, #4, #1
 80075c0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 80075c2:	f107 0208 	add.w	r2, r7, #8
 80075c6:	2301      	movs	r3, #1
 80075c8:	2115      	movs	r1, #21
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7ff ff88 	bl	80074e0 <lsm6dso16is_write_reg>
 80075d0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80075d2:	68fb      	ldr	r3, [r7, #12]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <lsm6dso16is_xl_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                      lsm6dso16is_xl_full_scale_t val)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80075e8:	f107 0208 	add.w	r2, r7, #8
 80075ec:	2301      	movs	r3, #1
 80075ee:	2110      	movs	r1, #16
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff ff57 	bl	80074a4 <lsm6dso16is_read_reg>
 80075f6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10f      	bne.n	800761e <lsm6dso16is_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = ((uint8_t)val & 0x3U);
 80075fe:	78fb      	ldrb	r3, [r7, #3]
 8007600:	f003 0303 	and.w	r3, r3, #3
 8007604:	b2da      	uxtb	r2, r3
 8007606:	7a3b      	ldrb	r3, [r7, #8]
 8007608:	f362 0383 	bfi	r3, r2, #2, #2
 800760c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800760e:	f107 0208 	add.w	r2, r7, #8
 8007612:	2301      	movs	r3, #1
 8007614:	2110      	movs	r1, #16
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7ff ff62 	bl	80074e0 <lsm6dso16is_write_reg>
 800761c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800761e:	68fb      	ldr	r3, [r7, #12]
}
 8007620:	4618      	mov	r0, r3
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <lsm6dso16is_xl_full_scale_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                      lsm6dso16is_xl_full_scale_t *val)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
  lsm6dso16is_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8007632:	f107 0208 	add.w	r2, r7, #8
 8007636:	2301      	movs	r3, #1
 8007638:	2110      	movs	r1, #16
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f7ff ff32 	bl	80074a4 <lsm6dso16is_read_reg>
 8007640:	60f8      	str	r0, [r7, #12]

  switch ((ctrl1_xl.fs_xl))
 8007642:	7a3b      	ldrb	r3, [r7, #8]
 8007644:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8007648:	b2db      	uxtb	r3, r3
 800764a:	2b03      	cmp	r3, #3
 800764c:	d81a      	bhi.n	8007684 <lsm6dso16is_xl_full_scale_get+0x5c>
 800764e:	a201      	add	r2, pc, #4	@ (adr r2, 8007654 <lsm6dso16is_xl_full_scale_get+0x2c>)
 8007650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007654:	08007665 	.word	0x08007665
 8007658:	0800767d 	.word	0x0800767d
 800765c:	0800766d 	.word	0x0800766d
 8007660:	08007675 	.word	0x08007675
  {
    case LSM6DSO16IS_2g:
      *val = LSM6DSO16IS_2g;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2200      	movs	r2, #0
 8007668:	701a      	strb	r2, [r3, #0]
      break;
 800766a:	e00f      	b.n	800768c <lsm6dso16is_xl_full_scale_get+0x64>

    case LSM6DSO16IS_4g:
      *val = LSM6DSO16IS_4g;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	2202      	movs	r2, #2
 8007670:	701a      	strb	r2, [r3, #0]
      break;
 8007672:	e00b      	b.n	800768c <lsm6dso16is_xl_full_scale_get+0x64>

    case LSM6DSO16IS_8g:
      *val = LSM6DSO16IS_8g;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	2203      	movs	r2, #3
 8007678:	701a      	strb	r2, [r3, #0]
      break;
 800767a:	e007      	b.n	800768c <lsm6dso16is_xl_full_scale_get+0x64>

    case LSM6DSO16IS_16g:
      *val = LSM6DSO16IS_16g;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	2201      	movs	r2, #1
 8007680:	701a      	strb	r2, [r3, #0]
      break;
 8007682:	e003      	b.n	800768c <lsm6dso16is_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO16IS_2g;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	2200      	movs	r2, #0
 8007688:	701a      	strb	r2, [r3, #0]
      break;
 800768a:	bf00      	nop
  }
  return ret;
 800768c:	68fb      	ldr	r3, [r7, #12]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop

08007698 <lsm6dso16is_xl_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                     lsm6dso16is_xl_data_rate_t val)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	460b      	mov	r3, r1
 80076a2:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80076a4:	f107 0208 	add.w	r2, r7, #8
 80076a8:	2301      	movs	r3, #1
 80076aa:	2110      	movs	r1, #16
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f7ff fef9 	bl	80074a4 <lsm6dso16is_read_reg>
 80076b2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d128      	bne.n	800770c <lsm6dso16is_xl_data_rate_set+0x74>
  {
    if (((uint8_t)val & 0x10U) == 0x10U)
 80076ba:	78fb      	ldrb	r3, [r7, #3]
 80076bc:	f003 0310 	and.w	r3, r3, #16
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d008      	beq.n	80076d6 <lsm6dso16is_xl_data_rate_set+0x3e>
    {
      ret += lsm6dso16is_xl_hm_mode_set(ctx, LSM6DSO16IS_HIGH_PERFOMANCE_MODE_DISABLED);
 80076c4:	2101      	movs	r1, #1
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7ff ff62 	bl	8007590 <lsm6dso16is_xl_hm_mode_set>
 80076cc:	4602      	mov	r2, r0
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	4413      	add	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]
 80076d4:	e007      	b.n	80076e6 <lsm6dso16is_xl_data_rate_set+0x4e>
    }
    else
    {
      ret += lsm6dso16is_xl_hm_mode_set(ctx, LSM6DSO16IS_HIGH_PERFOMANCE_MODE_ENABLED);
 80076d6:	2100      	movs	r1, #0
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f7ff ff59 	bl	8007590 <lsm6dso16is_xl_hm_mode_set>
 80076de:	4602      	mov	r2, r0
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	4413      	add	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]
    }

    ctrl1_xl.odr_xl = ((uint8_t)val & 0xfU);
 80076e6:	78fb      	ldrb	r3, [r7, #3]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	b2da      	uxtb	r2, r3
 80076ee:	7a3b      	ldrb	r3, [r7, #8]
 80076f0:	f362 1307 	bfi	r3, r2, #4, #4
 80076f4:	723b      	strb	r3, [r7, #8]
    ret += lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80076f6:	f107 0208 	add.w	r2, r7, #8
 80076fa:	2301      	movs	r3, #1
 80076fc:	2110      	movs	r1, #16
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f7ff feee 	bl	80074e0 <lsm6dso16is_write_reg>
 8007704:	4602      	mov	r2, r0
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	4413      	add	r3, r2
 800770a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800770c:	68fb      	ldr	r3, [r7, #12]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
	...

08007718 <lsm6dso16is_xl_data_rate_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_xl_data_rate_get(const stmdev_ctx_t *ctx,
                                     lsm6dso16is_xl_data_rate_t *val)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b086      	sub	sp, #24
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  lsm6dso16is_ctrl1_xl_t ctrl1_xl;
  lsm6dso16is_ctrl6_c_t ctrl6_c;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8007722:	f107 0210 	add.w	r2, r7, #16
 8007726:	2301      	movs	r3, #1
 8007728:	2110      	movs	r1, #16
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f7ff feba 	bl	80074a4 <lsm6dso16is_read_reg>
 8007730:	6178      	str	r0, [r7, #20]
  ret += lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8007732:	f107 020c 	add.w	r2, r7, #12
 8007736:	2301      	movs	r3, #1
 8007738:	2115      	movs	r1, #21
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7ff feb2 	bl	80074a4 <lsm6dso16is_read_reg>
 8007740:	4602      	mov	r2, r0
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	4413      	add	r3, r2
 8007746:	617b      	str	r3, [r7, #20]

  switch ((ctrl6_c.xl_hm_mode << 4) | (ctrl1_xl.odr_xl))
 8007748:	7b3b      	ldrb	r3, [r7, #12]
 800774a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800774e:	b2db      	uxtb	r3, r3
 8007750:	011b      	lsls	r3, r3, #4
 8007752:	7c3a      	ldrb	r2, [r7, #16]
 8007754:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007758:	b2d2      	uxtb	r2, r2
 800775a:	4313      	orrs	r3, r2
 800775c:	2b1b      	cmp	r3, #27
 800775e:	f200 8093 	bhi.w	8007888 <lsm6dso16is_xl_data_rate_get+0x170>
 8007762:	a201      	add	r2, pc, #4	@ (adr r2, 8007768 <lsm6dso16is_xl_data_rate_get+0x50>)
 8007764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007768:	080077d9 	.word	0x080077d9
 800776c:	080077e1 	.word	0x080077e1
 8007770:	080077e9 	.word	0x080077e9
 8007774:	080077f1 	.word	0x080077f1
 8007778:	080077f9 	.word	0x080077f9
 800777c:	08007801 	.word	0x08007801
 8007780:	08007809 	.word	0x08007809
 8007784:	08007811 	.word	0x08007811
 8007788:	08007819 	.word	0x08007819
 800778c:	08007821 	.word	0x08007821
 8007790:	08007829 	.word	0x08007829
 8007794:	08007889 	.word	0x08007889
 8007798:	08007889 	.word	0x08007889
 800779c:	08007889 	.word	0x08007889
 80077a0:	08007889 	.word	0x08007889
 80077a4:	08007889 	.word	0x08007889
 80077a8:	08007889 	.word	0x08007889
 80077ac:	08007831 	.word	0x08007831
 80077b0:	08007839 	.word	0x08007839
 80077b4:	08007841 	.word	0x08007841
 80077b8:	08007849 	.word	0x08007849
 80077bc:	08007851 	.word	0x08007851
 80077c0:	08007859 	.word	0x08007859
 80077c4:	08007861 	.word	0x08007861
 80077c8:	08007869 	.word	0x08007869
 80077cc:	08007871 	.word	0x08007871
 80077d0:	08007879 	.word	0x08007879
 80077d4:	08007881 	.word	0x08007881
  {
    case LSM6DSO16IS_XL_ODR_OFF:
      *val = LSM6DSO16IS_XL_ODR_OFF;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	2200      	movs	r2, #0
 80077dc:	701a      	strb	r2, [r3, #0]
      break;
 80077de:	e057      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_12Hz5_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_12Hz5_HP;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	2201      	movs	r2, #1
 80077e4:	701a      	strb	r2, [r3, #0]
      break;
 80077e6:	e053      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_26H_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_26H_HP;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	2202      	movs	r2, #2
 80077ec:	701a      	strb	r2, [r3, #0]
      break;
 80077ee:	e04f      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_52Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_52Hz_HP;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	2203      	movs	r2, #3
 80077f4:	701a      	strb	r2, [r3, #0]
      break;
 80077f6:	e04b      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_104Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_104Hz_HP;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	2204      	movs	r2, #4
 80077fc:	701a      	strb	r2, [r3, #0]
      break;
 80077fe:	e047      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_208Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_208Hz_HP;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	2205      	movs	r2, #5
 8007804:	701a      	strb	r2, [r3, #0]
      break;
 8007806:	e043      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_416Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_416Hz_HP;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	2206      	movs	r2, #6
 800780c:	701a      	strb	r2, [r3, #0]
      break;
 800780e:	e03f      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_833Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_833Hz_HP;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	2207      	movs	r2, #7
 8007814:	701a      	strb	r2, [r3, #0]
      break;
 8007816:	e03b      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_1667Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_1667Hz_HP;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	2208      	movs	r2, #8
 800781c:	701a      	strb	r2, [r3, #0]
      break;
 800781e:	e037      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_3333Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_3333Hz_HP;
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2209      	movs	r2, #9
 8007824:	701a      	strb	r2, [r3, #0]
      break;
 8007826:	e033      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_6667Hz_HP:
      *val = LSM6DSO16IS_XL_ODR_AT_6667Hz_HP;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	220a      	movs	r2, #10
 800782c:	701a      	strb	r2, [r3, #0]
      break;
 800782e:	e02f      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_12Hz5_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_12Hz5_LP;
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2211      	movs	r2, #17
 8007834:	701a      	strb	r2, [r3, #0]
      break;
 8007836:	e02b      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_26H_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_26H_LP;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2212      	movs	r2, #18
 800783c:	701a      	strb	r2, [r3, #0]
      break;
 800783e:	e027      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_52Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_52Hz_LP;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	2213      	movs	r2, #19
 8007844:	701a      	strb	r2, [r3, #0]
      break;
 8007846:	e023      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_104Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_104Hz_LP;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	2214      	movs	r2, #20
 800784c:	701a      	strb	r2, [r3, #0]
      break;
 800784e:	e01f      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_208Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_208Hz_LP;
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2215      	movs	r2, #21
 8007854:	701a      	strb	r2, [r3, #0]
      break;
 8007856:	e01b      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_416Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_416Hz_LP;
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	2216      	movs	r2, #22
 800785c:	701a      	strb	r2, [r3, #0]
      break;
 800785e:	e017      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_833Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_833Hz_LP;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2217      	movs	r2, #23
 8007864:	701a      	strb	r2, [r3, #0]
      break;
 8007866:	e013      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_1667Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_1667Hz_LP;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2218      	movs	r2, #24
 800786c:	701a      	strb	r2, [r3, #0]
      break;
 800786e:	e00f      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_3333Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_3333Hz_LP;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	2219      	movs	r2, #25
 8007874:	701a      	strb	r2, [r3, #0]
      break;
 8007876:	e00b      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_6667Hz_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_6667Hz_LP;
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	221a      	movs	r2, #26
 800787c:	701a      	strb	r2, [r3, #0]
      break;
 800787e:	e007      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    case LSM6DSO16IS_XL_ODR_AT_1Hz6_LP:
      *val = LSM6DSO16IS_XL_ODR_AT_1Hz6_LP;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	221b      	movs	r2, #27
 8007884:	701a      	strb	r2, [r3, #0]
      break;
 8007886:	e003      	b.n	8007890 <lsm6dso16is_xl_data_rate_get+0x178>

    default:
      *val = LSM6DSO16IS_XL_ODR_OFF;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2200      	movs	r2, #0
 800788c:	701a      	strb	r2, [r3, #0]
      break;
 800788e:	bf00      	nop
  }

  return ret;
 8007890:	697b      	ldr	r3, [r7, #20]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3718      	adds	r7, #24
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop

0800789c <lsm6dso16is_gy_hm_mode_set>:
  * @param  val      HIGH_PERFOMANCE_MODE_ENABLED, HIGH_PERFOMANCE_MODE_DISABLED,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_gy_hm_mode_set(const stmdev_ctx_t *ctx, lsm6dso16is_hm_mode_t val)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	460b      	mov	r3, r1
 80078a6:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 80078a8:	f107 0208 	add.w	r2, r7, #8
 80078ac:	2301      	movs	r3, #1
 80078ae:	2116      	movs	r1, #22
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7ff fdf7 	bl	80074a4 <lsm6dso16is_read_reg>
 80078b6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10f      	bne.n	80078de <lsm6dso16is_gy_hm_mode_set+0x42>
  {
    ctrl7_g.g_hm_mode = ((uint8_t)val & 0x1U);
 80078be:	78fb      	ldrb	r3, [r7, #3]
 80078c0:	f003 0301 	and.w	r3, r3, #1
 80078c4:	b2da      	uxtb	r2, r3
 80078c6:	7a3b      	ldrb	r3, [r7, #8]
 80078c8:	f362 13c7 	bfi	r3, r2, #7, #1
 80078cc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 80078ce:	f107 0208 	add.w	r2, r7, #8
 80078d2:	2301      	movs	r3, #1
 80078d4:	2116      	movs	r1, #22
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7ff fe02 	bl	80074e0 <lsm6dso16is_write_reg>
 80078dc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80078de:	68fb      	ldr	r3, [r7, #12]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <lsm6dso16is_gy_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                      lsm6dso16is_gy_full_scale_t val)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80078f4:	f107 0208 	add.w	r2, r7, #8
 80078f8:	2301      	movs	r3, #1
 80078fa:	2111      	movs	r1, #17
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f7ff fdd1 	bl	80074a4 <lsm6dso16is_read_reg>
 8007902:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d119      	bne.n	800793e <lsm6dso16is_gy_full_scale_set+0x56>
  {
    ctrl2_g.fs_g = ((uint8_t)val & 0x3U);
 800790a:	78fb      	ldrb	r3, [r7, #3]
 800790c:	f003 0303 	and.w	r3, r3, #3
 8007910:	b2da      	uxtb	r2, r3
 8007912:	7a3b      	ldrb	r3, [r7, #8]
 8007914:	f362 0383 	bfi	r3, r2, #2, #2
 8007918:	723b      	strb	r3, [r7, #8]
    ctrl2_g.fs_125 = ((uint8_t)val >> 4);
 800791a:	78fb      	ldrb	r3, [r7, #3]
 800791c:	091b      	lsrs	r3, r3, #4
 800791e:	b2db      	uxtb	r3, r3
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	b2da      	uxtb	r2, r3
 8007926:	7a3b      	ldrb	r3, [r7, #8]
 8007928:	f362 0341 	bfi	r3, r2, #1, #1
 800792c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800792e:	f107 0208 	add.w	r2, r7, #8
 8007932:	2301      	movs	r3, #1
 8007934:	2111      	movs	r1, #17
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7ff fdd2 	bl	80074e0 <lsm6dso16is_write_reg>
 800793c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800793e:	68fb      	ldr	r3, [r7, #12]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3710      	adds	r7, #16
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <lsm6dso16is_gy_full_scale_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                      lsm6dso16is_gy_full_scale_t *val)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  lsm6dso16is_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007952:	f107 0208 	add.w	r2, r7, #8
 8007956:	2301      	movs	r3, #1
 8007958:	2111      	movs	r1, #17
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f7ff fda2 	bl	80074a4 <lsm6dso16is_read_reg>
 8007960:	60f8      	str	r0, [r7, #12]

  switch ((ctrl2_g.fs_125 << 4) | (ctrl2_g.fs_g))
 8007962:	7a3b      	ldrb	r3, [r7, #8]
 8007964:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007968:	b2db      	uxtb	r3, r3
 800796a:	011b      	lsls	r3, r3, #4
 800796c:	7a3a      	ldrb	r2, [r7, #8]
 800796e:	f3c2 0281 	ubfx	r2, r2, #2, #2
 8007972:	b2d2      	uxtb	r2, r2
 8007974:	4313      	orrs	r3, r2
 8007976:	2b10      	cmp	r3, #16
 8007978:	d838      	bhi.n	80079ec <lsm6dso16is_gy_full_scale_get+0xa4>
 800797a:	a201      	add	r2, pc, #4	@ (adr r2, 8007980 <lsm6dso16is_gy_full_scale_get+0x38>)
 800797c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007980:	080079cd 	.word	0x080079cd
 8007984:	080079d5 	.word	0x080079d5
 8007988:	080079dd 	.word	0x080079dd
 800798c:	080079e5 	.word	0x080079e5
 8007990:	080079ed 	.word	0x080079ed
 8007994:	080079ed 	.word	0x080079ed
 8007998:	080079ed 	.word	0x080079ed
 800799c:	080079ed 	.word	0x080079ed
 80079a0:	080079ed 	.word	0x080079ed
 80079a4:	080079ed 	.word	0x080079ed
 80079a8:	080079ed 	.word	0x080079ed
 80079ac:	080079ed 	.word	0x080079ed
 80079b0:	080079ed 	.word	0x080079ed
 80079b4:	080079ed 	.word	0x080079ed
 80079b8:	080079ed 	.word	0x080079ed
 80079bc:	080079ed 	.word	0x080079ed
 80079c0:	080079c5 	.word	0x080079c5
  {
    case LSM6DSO16IS_125dps:
      *val = LSM6DSO16IS_125dps;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	2210      	movs	r2, #16
 80079c8:	701a      	strb	r2, [r3, #0]
      break;
 80079ca:	e013      	b.n	80079f4 <lsm6dso16is_gy_full_scale_get+0xac>

    case LSM6DSO16IS_250dps:
      *val = LSM6DSO16IS_250dps;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	2200      	movs	r2, #0
 80079d0:	701a      	strb	r2, [r3, #0]
      break;
 80079d2:	e00f      	b.n	80079f4 <lsm6dso16is_gy_full_scale_get+0xac>

    case LSM6DSO16IS_500dps:
      *val = LSM6DSO16IS_500dps;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	2201      	movs	r2, #1
 80079d8:	701a      	strb	r2, [r3, #0]
      break;
 80079da:	e00b      	b.n	80079f4 <lsm6dso16is_gy_full_scale_get+0xac>

    case LSM6DSO16IS_1000dps:
      *val = LSM6DSO16IS_1000dps;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2202      	movs	r2, #2
 80079e0:	701a      	strb	r2, [r3, #0]
      break;
 80079e2:	e007      	b.n	80079f4 <lsm6dso16is_gy_full_scale_get+0xac>

    case LSM6DSO16IS_2000dps:
      *val = LSM6DSO16IS_2000dps;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2203      	movs	r2, #3
 80079e8:	701a      	strb	r2, [r3, #0]
      break;
 80079ea:	e003      	b.n	80079f4 <lsm6dso16is_gy_full_scale_get+0xac>

    default:
      *val = LSM6DSO16IS_125dps;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	2210      	movs	r2, #16
 80079f0:	701a      	strb	r2, [r3, #0]
      break;
 80079f2:	bf00      	nop
  }
  return ret;
 80079f4:	68fb      	ldr	r3, [r7, #12]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop

08007a00 <lsm6dso16is_gy_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                     lsm6dso16is_gy_data_rate_t val)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	460b      	mov	r3, r1
 8007a0a:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007a0c:	f107 0208 	add.w	r2, r7, #8
 8007a10:	2301      	movs	r3, #1
 8007a12:	2111      	movs	r1, #17
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f7ff fd45 	bl	80074a4 <lsm6dso16is_read_reg>
 8007a1a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d128      	bne.n	8007a74 <lsm6dso16is_gy_data_rate_set+0x74>
  {
    if (((uint8_t)val & 0x10U) == 0x10U)
 8007a22:	78fb      	ldrb	r3, [r7, #3]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d008      	beq.n	8007a3e <lsm6dso16is_gy_data_rate_set+0x3e>
    {
      ret += lsm6dso16is_gy_hm_mode_set(ctx, LSM6DSO16IS_HIGH_PERFOMANCE_MODE_DISABLED);
 8007a2c:	2101      	movs	r1, #1
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f7ff ff34 	bl	800789c <lsm6dso16is_gy_hm_mode_set>
 8007a34:	4602      	mov	r2, r0
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	4413      	add	r3, r2
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	e007      	b.n	8007a4e <lsm6dso16is_gy_data_rate_set+0x4e>
    }
    else
    {
      ret += lsm6dso16is_gy_hm_mode_set(ctx, LSM6DSO16IS_HIGH_PERFOMANCE_MODE_ENABLED);
 8007a3e:	2100      	movs	r1, #0
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f7ff ff2b 	bl	800789c <lsm6dso16is_gy_hm_mode_set>
 8007a46:	4602      	mov	r2, r0
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	60fb      	str	r3, [r7, #12]
    }

    ctrl2_g.odr_g = ((uint8_t)val & 0xfU);
 8007a4e:	78fb      	ldrb	r3, [r7, #3]
 8007a50:	f003 030f 	and.w	r3, r3, #15
 8007a54:	b2da      	uxtb	r2, r3
 8007a56:	7a3b      	ldrb	r3, [r7, #8]
 8007a58:	f362 1307 	bfi	r3, r2, #4, #4
 8007a5c:	723b      	strb	r3, [r7, #8]
    ret += lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007a5e:	f107 0208 	add.w	r2, r7, #8
 8007a62:	2301      	movs	r3, #1
 8007a64:	2111      	movs	r1, #17
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7ff fd3a 	bl	80074e0 <lsm6dso16is_write_reg>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	4413      	add	r3, r2
 8007a72:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007a74:	68fb      	ldr	r3, [r7, #12]
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
	...

08007a80 <lsm6dso16is_gy_data_rate_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_gy_data_rate_get(const stmdev_ctx_t *ctx,
                                     lsm6dso16is_gy_data_rate_t *val)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  lsm6dso16is_ctrl2_g_t ctrl2_g;
  lsm6dso16is_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007a8a:	f107 0210 	add.w	r2, r7, #16
 8007a8e:	2301      	movs	r3, #1
 8007a90:	2111      	movs	r1, #17
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7ff fd06 	bl	80074a4 <lsm6dso16is_read_reg>
 8007a98:	6178      	str	r0, [r7, #20]
  ret += lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8007a9a:	f107 020c 	add.w	r2, r7, #12
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	2116      	movs	r1, #22
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f7ff fcfe 	bl	80074a4 <lsm6dso16is_read_reg>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	4413      	add	r3, r2
 8007aae:	617b      	str	r3, [r7, #20]

  switch ((ctrl7_g.g_hm_mode << 4) | (ctrl2_g.odr_g))
 8007ab0:	7b3b      	ldrb	r3, [r7, #12]
 8007ab2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	011b      	lsls	r3, r3, #4
 8007aba:	7c3a      	ldrb	r2, [r7, #16]
 8007abc:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8007ac0:	b2d2      	uxtb	r2, r2
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	2b1a      	cmp	r3, #26
 8007ac6:	f200 808d 	bhi.w	8007be4 <lsm6dso16is_gy_data_rate_get+0x164>
 8007aca:	a201      	add	r2, pc, #4	@ (adr r2, 8007ad0 <lsm6dso16is_gy_data_rate_get+0x50>)
 8007acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad0:	08007b3d 	.word	0x08007b3d
 8007ad4:	08007b45 	.word	0x08007b45
 8007ad8:	08007b4d 	.word	0x08007b4d
 8007adc:	08007b55 	.word	0x08007b55
 8007ae0:	08007b5d 	.word	0x08007b5d
 8007ae4:	08007b65 	.word	0x08007b65
 8007ae8:	08007b6d 	.word	0x08007b6d
 8007aec:	08007b75 	.word	0x08007b75
 8007af0:	08007b7d 	.word	0x08007b7d
 8007af4:	08007b85 	.word	0x08007b85
 8007af8:	08007b8d 	.word	0x08007b8d
 8007afc:	08007be5 	.word	0x08007be5
 8007b00:	08007be5 	.word	0x08007be5
 8007b04:	08007be5 	.word	0x08007be5
 8007b08:	08007be5 	.word	0x08007be5
 8007b0c:	08007be5 	.word	0x08007be5
 8007b10:	08007be5 	.word	0x08007be5
 8007b14:	08007b95 	.word	0x08007b95
 8007b18:	08007b9d 	.word	0x08007b9d
 8007b1c:	08007ba5 	.word	0x08007ba5
 8007b20:	08007bad 	.word	0x08007bad
 8007b24:	08007bb5 	.word	0x08007bb5
 8007b28:	08007bbd 	.word	0x08007bbd
 8007b2c:	08007bc5 	.word	0x08007bc5
 8007b30:	08007bcd 	.word	0x08007bcd
 8007b34:	08007bd5 	.word	0x08007bd5
 8007b38:	08007bdd 	.word	0x08007bdd
  {
    case LSM6DSO16IS_GY_ODR_OFF:
      *val = LSM6DSO16IS_GY_ODR_OFF;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	701a      	strb	r2, [r3, #0]
      break;
 8007b42:	e053      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_12Hz5_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_12Hz5_HP;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	2201      	movs	r2, #1
 8007b48:	701a      	strb	r2, [r3, #0]
      break;
 8007b4a:	e04f      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_26H_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_26H_HP;
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	2202      	movs	r2, #2
 8007b50:	701a      	strb	r2, [r3, #0]
      break;
 8007b52:	e04b      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_52Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_52Hz_HP;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2203      	movs	r2, #3
 8007b58:	701a      	strb	r2, [r3, #0]
      break;
 8007b5a:	e047      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_104Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_104Hz_HP;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	2204      	movs	r2, #4
 8007b60:	701a      	strb	r2, [r3, #0]
      break;
 8007b62:	e043      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_208Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_208Hz_HP;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	2205      	movs	r2, #5
 8007b68:	701a      	strb	r2, [r3, #0]
      break;
 8007b6a:	e03f      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_416Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_416Hz_HP;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	2206      	movs	r2, #6
 8007b70:	701a      	strb	r2, [r3, #0]
      break;
 8007b72:	e03b      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_833Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_833Hz_HP;
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	2207      	movs	r2, #7
 8007b78:	701a      	strb	r2, [r3, #0]
      break;
 8007b7a:	e037      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_1667Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_1667Hz_HP;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	2208      	movs	r2, #8
 8007b80:	701a      	strb	r2, [r3, #0]
      break;
 8007b82:	e033      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_3333Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_3333Hz_HP;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	2209      	movs	r2, #9
 8007b88:	701a      	strb	r2, [r3, #0]
      break;
 8007b8a:	e02f      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_6667Hz_HP:
      *val = LSM6DSO16IS_GY_ODR_AT_6667Hz_HP;
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	220a      	movs	r2, #10
 8007b90:	701a      	strb	r2, [r3, #0]
      break;
 8007b92:	e02b      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_12Hz5_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_12Hz5_LP;
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	2211      	movs	r2, #17
 8007b98:	701a      	strb	r2, [r3, #0]
      break;
 8007b9a:	e027      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_26H_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_26H_LP;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	2212      	movs	r2, #18
 8007ba0:	701a      	strb	r2, [r3, #0]
      break;
 8007ba2:	e023      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_52Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_52Hz_LP;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2213      	movs	r2, #19
 8007ba8:	701a      	strb	r2, [r3, #0]
      break;
 8007baa:	e01f      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_104Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_104Hz_LP;
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	2214      	movs	r2, #20
 8007bb0:	701a      	strb	r2, [r3, #0]
      break;
 8007bb2:	e01b      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_208Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_208Hz_LP;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	2215      	movs	r2, #21
 8007bb8:	701a      	strb	r2, [r3, #0]
      break;
 8007bba:	e017      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_416Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_416Hz_LP;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	2216      	movs	r2, #22
 8007bc0:	701a      	strb	r2, [r3, #0]
      break;
 8007bc2:	e013      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_833Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_833Hz_LP;
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	2217      	movs	r2, #23
 8007bc8:	701a      	strb	r2, [r3, #0]
      break;
 8007bca:	e00f      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_1667Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_1667Hz_LP;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	2218      	movs	r2, #24
 8007bd0:	701a      	strb	r2, [r3, #0]
      break;
 8007bd2:	e00b      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_3333Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_3333Hz_LP;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2219      	movs	r2, #25
 8007bd8:	701a      	strb	r2, [r3, #0]
      break;
 8007bda:	e007      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    case LSM6DSO16IS_GY_ODR_AT_6667Hz_LP:
      *val = LSM6DSO16IS_GY_ODR_AT_6667Hz_LP;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	221a      	movs	r2, #26
 8007be0:	701a      	strb	r2, [r3, #0]
      break;
 8007be2:	e003      	b.n	8007bec <lsm6dso16is_gy_data_rate_get+0x16c>

    default:
      *val = LSM6DSO16IS_GY_ODR_OFF;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	2200      	movs	r2, #0
 8007be8:	701a      	strb	r2, [r3, #0]
      break;
 8007bea:	bf00      	nop
  }

  return ret;
 8007bec:	697b      	ldr	r3, [r7, #20]
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3718      	adds	r7, #24
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	bf00      	nop

08007bf8 <lsm6dso16is_auto_increment_set>:
  * @param  val      Register address automatically incremented during a multiple byte access with a serial interface (enable by default).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	460b      	mov	r3, r1
 8007c02:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007c04:	f107 0208 	add.w	r2, r7, #8
 8007c08:	2301      	movs	r3, #1
 8007c0a:	2112      	movs	r1, #18
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f7ff fc49 	bl	80074a4 <lsm6dso16is_read_reg>
 8007c12:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10f      	bne.n	8007c3a <lsm6dso16is_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 8007c1a:	78fb      	ldrb	r3, [r7, #3]
 8007c1c:	f003 0301 	and.w	r3, r3, #1
 8007c20:	b2da      	uxtb	r2, r3
 8007c22:	7a3b      	ldrb	r3, [r7, #8]
 8007c24:	f362 0382 	bfi	r3, r2, #2, #1
 8007c28:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007c2a:	f107 0208 	add.w	r2, r7, #8
 8007c2e:	2301      	movs	r3, #1
 8007c30:	2112      	movs	r1, #18
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7ff fc54 	bl	80074e0 <lsm6dso16is_write_reg>
 8007c38:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <lsm6dso16is_block_data_update_set>:
  * @param  val      Block Data Update (BDU): output registers are not updated until LSB and MSB have been read).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	70fb      	strb	r3, [r7, #3]
  lsm6dso16is_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007c50:	f107 0208 	add.w	r2, r7, #8
 8007c54:	2301      	movs	r3, #1
 8007c56:	2112      	movs	r1, #18
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f7ff fc23 	bl	80074a4 <lsm6dso16is_read_reg>
 8007c5e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10f      	bne.n	8007c86 <lsm6dso16is_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 8007c66:	78fb      	ldrb	r3, [r7, #3]
 8007c68:	f003 0301 	and.w	r3, r3, #1
 8007c6c:	b2da      	uxtb	r2, r3
 8007c6e:	7a3b      	ldrb	r3, [r7, #8]
 8007c70:	f362 1386 	bfi	r3, r2, #6, #1
 8007c74:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso16is_write_reg(ctx, LSM6DSO16IS_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007c76:	f107 0208 	add.w	r2, r7, #8
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	2112      	movs	r1, #18
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f7ff fc2e 	bl	80074e0 <lsm6dso16is_write_reg>
 8007c84:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007c86:	68fb      	ldr	r3, [r7, #12]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <lsm6dso16is_angular_rate_raw_get>:
  * @param  val      Angular rate sensor.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_OUTX_L_G, buff, 6);
 8007c9a:	f107 020c 	add.w	r2, r7, #12
 8007c9e:	2306      	movs	r3, #6
 8007ca0:	2122      	movs	r1, #34	@ 0x22
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f7ff fbfe 	bl	80074a4 <lsm6dso16is_read_reg>
 8007ca8:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007caa:	7b7b      	ldrb	r3, [r7, #13]
 8007cac:	b21a      	sxth	r2, r3
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	021b      	lsls	r3, r3, #8
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	7b3a      	ldrb	r2, [r7, #12]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	b21a      	sxth	r2, r3
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007cca:	7bfa      	ldrb	r2, [r7, #15]
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	3302      	adds	r3, #2
 8007cd0:	b212      	sxth	r2, r2
 8007cd2:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	3302      	adds	r3, #2
 8007cd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	021b      	lsls	r3, r3, #8
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	7bba      	ldrb	r2, [r7, #14]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	3302      	adds	r3, #2
 8007cec:	b212      	sxth	r2, r2
 8007cee:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007cf0:	7c7a      	ldrb	r2, [r7, #17]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	b212      	sxth	r2, r2
 8007cf8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	021b      	lsls	r3, r3, #8
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	7c3a      	ldrb	r2, [r7, #16]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	3304      	adds	r3, #4
 8007d12:	b212      	sxth	r2, r2
 8007d14:	801a      	strh	r2, [r3, #0]

  return ret;
 8007d16:	697b      	ldr	r3, [r7, #20]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <lsm6dso16is_acceleration_raw_get>:
  * @param  val      Linear acceleration sensor.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso16is_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b086      	sub	sp, #24
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso16is_read_reg(ctx, LSM6DSO16IS_OUTX_L_A, buff, 6);
 8007d2a:	f107 020c 	add.w	r2, r7, #12
 8007d2e:	2306      	movs	r3, #6
 8007d30:	2128      	movs	r1, #40	@ 0x28
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f7ff fbb6 	bl	80074a4 <lsm6dso16is_read_reg>
 8007d38:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007d3a:	7b7b      	ldrb	r3, [r7, #13]
 8007d3c:	b21a      	sxth	r2, r3
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	021b      	lsls	r3, r3, #8
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	7b3a      	ldrb	r2, [r7, #12]
 8007d50:	4413      	add	r3, r2
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	b21a      	sxth	r2, r3
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007d5a:	7bfa      	ldrb	r2, [r7, #15]
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	3302      	adds	r3, #2
 8007d60:	b212      	sxth	r2, r2
 8007d62:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	3302      	adds	r3, #2
 8007d68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	021b      	lsls	r3, r3, #8
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	7bba      	ldrb	r2, [r7, #14]
 8007d74:	4413      	add	r3, r2
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	3302      	adds	r3, #2
 8007d7c:	b212      	sxth	r2, r2
 8007d7e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007d80:	7c7a      	ldrb	r2, [r7, #17]
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	3304      	adds	r3, #4
 8007d86:	b212      	sxth	r2, r2
 8007d88:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	3304      	adds	r3, #4
 8007d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	021b      	lsls	r3, r3, #8
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	7c3a      	ldrb	r2, [r7, #16]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	3304      	adds	r3, #4
 8007da2:	b212      	sxth	r2, r2
 8007da4:	801a      	strh	r2, [r3, #0]

  return ret;
 8007da6:	697b      	ldr	r3, [r7, #20]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3718      	adds	r7, #24
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <LSM6DSV16X_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_RegisterBusIO(LSM6DSV16X_Object_t *pObj, LSM6DSV16X_IO_t *pIO)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d103      	bne.n	8007dcc <LSM6DSV16X_RegisterBusIO+0x1c>
  {
    ret = LSM6DSV16X_ERROR;
 8007dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8007dc8:	60fb      	str	r3, [r7, #12]
 8007dca:	e05d      	b.n	8007e88 <LSM6DSV16X_RegisterBusIO+0xd8>
  }
  else
  {
    pObj->IO.Init       = pIO->Init;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit     = pIO->DeInit;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType    = pIO->BusType;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	689a      	ldr	r2, [r3, #8]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address    = pIO->Address;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	7b1a      	ldrb	r2, [r3, #12]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg   = pIO->WriteReg;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	691a      	ldr	r2, [r3, #16]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg    = pIO->ReadReg;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	695a      	ldr	r2, [r3, #20]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick    = pIO->GetTick;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	699a      	ldr	r2, [r3, #24]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a23      	ldr	r2, [pc, #140]	@ (8007e94 <LSM6DSV16X_RegisterBusIO+0xe4>)
 8007e08:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a22      	ldr	r2, [pc, #136]	@ (8007e98 <LSM6DSV16X_RegisterBusIO+0xe8>)
 8007e0e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	69da      	ldr	r2, [r3, #28]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d103      	bne.n	8007e2e <LSM6DSV16X_RegisterBusIO+0x7e>
    {
      ret = LSM6DSV16X_ERROR;
 8007e26:	f04f 33ff 	mov.w	r3, #4294967295
 8007e2a:	60fb      	str	r3, [r7, #12]
 8007e2c:	e02c      	b.n	8007e88 <LSM6DSV16X_RegisterBusIO+0xd8>
    }
    else if (pObj->IO.Init() != LSM6DSV16X_OK)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4798      	blx	r3
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d003      	beq.n	8007e42 <LSM6DSV16X_RegisterBusIO+0x92>
    {
      ret = LSM6DSV16X_ERROR;
 8007e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e3e:	60fb      	str	r3, [r7, #12]
 8007e40:	e022      	b.n	8007e88 <LSM6DSV16X_RegisterBusIO+0xd8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSV16X_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d11e      	bne.n	8007e88 <LSM6DSV16X_RegisterBusIO+0xd8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d119      	bne.n	8007e88 <LSM6DSV16X_RegisterBusIO+0xd8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x04;
 8007e54:	2304      	movs	r3, #4
 8007e56:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSV16X_Write_Reg(pObj, LSM6DSV16X_CTRL3, data) != LSM6DSV16X_OK)
 8007e58:	7afb      	ldrb	r3, [r7, #11]
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	2112      	movs	r1, #18
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 ff18 	bl	8008c94 <LSM6DSV16X_Write_Reg>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d002      	beq.n	8007e70 <LSM6DSV16X_RegisterBusIO+0xc0>
          {
            ret = LSM6DSV16X_ERROR;
 8007e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e6e:	60fb      	str	r3, [r7, #12]
          }

          if (LSM6DSV16X_Write_Reg(pObj, LSM6DSV16X_IF_CFG, data) != LSM6DSV16X_OK)
 8007e70:	7afb      	ldrb	r3, [r7, #11]
 8007e72:	461a      	mov	r2, r3
 8007e74:	2103      	movs	r1, #3
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 ff0c 	bl	8008c94 <LSM6DSV16X_Write_Reg>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d002      	beq.n	8007e88 <LSM6DSV16X_RegisterBusIO+0xd8>
          {
            ret = LSM6DSV16X_ERROR;
 8007e82:	f04f 33ff 	mov.w	r3, #4294967295
 8007e86:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8007e88:	68fb      	ldr	r3, [r7, #12]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	080091d5 	.word	0x080091d5
 8007e98:	0800920b 	.word	0x0800920b

08007e9c <LSM6DSV16X_Init>:
  * @brief  Initialize the LSM6DSV16X sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_Init(LSM6DSV16X_Object_t *pObj)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  /* Set main memory bank */
  if (LSM6DSV16X_Set_Mem_Bank(pObj, (uint8_t)LSM6DSV16X_MAIN_MEM_BANK) != LSM6DSV16X_OK)
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 ff0f 	bl	8008cca <LSM6DSV16X_Set_Mem_Bank>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d002      	beq.n	8007eb8 <LSM6DSV16X_Init+0x1c>
  {
    return LSM6DSV16X_ERROR;
 8007eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb6:	e070      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface */
  if (lsm6dsv16x_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSV16X_OK)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	3320      	adds	r3, #32
 8007ebc:	2101      	movs	r1, #1
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f001 fcfe 	bl	80098c0 <lsm6dsv16x_auto_increment_set>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d002      	beq.n	8007ed0 <LSM6DSV16X_Init+0x34>
  {
    return LSM6DSV16X_ERROR;
 8007eca:	f04f 33ff 	mov.w	r3, #4294967295
 8007ece:	e064      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Enable BDU */
  if (lsm6dsv16x_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSV16X_OK)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	3320      	adds	r3, #32
 8007ed4:	2101      	movs	r1, #1
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f001 fd18 	bl	800990c <lsm6dsv16x_block_data_update_set>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d002      	beq.n	8007ee8 <LSM6DSV16X_Init+0x4c>
  {
    return LSM6DSV16X_ERROR;
 8007ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ee6:	e058      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* WAKE_UP mode selection */
  if (lsm6dsv16x_fifo_mode_set(&(pObj->Ctx), LSM6DSV16X_BYPASS_MODE) != LSM6DSV16X_OK)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	3320      	adds	r3, #32
 8007eec:	2100      	movs	r1, #0
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f001 feae 	bl	8009c50 <lsm6dsv16x_fifo_mode_set>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d002      	beq.n	8007f00 <LSM6DSV16X_Init+0x64>
  {
    return LSM6DSV16X_ERROR;
 8007efa:	f04f 33ff 	mov.w	r3, #4294967295
 8007efe:	e04c      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Select default output data rate */
  pObj->acc_odr = LSM6DSV16X_ODR_AT_120Hz;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2206      	movs	r2, #6
 8007f04:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down */
  if (lsm6dsv16x_xl_data_rate_set(&(pObj->Ctx), LSM6DSV16X_ODR_OFF) != LSM6DSV16X_OK)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	3320      	adds	r3, #32
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f001 fa14 	bl	800933c <lsm6dsv16x_xl_data_rate_set>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d002      	beq.n	8007f20 <LSM6DSV16X_Init+0x84>
  {
    return LSM6DSV16X_ERROR;
 8007f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f1e:	e03c      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Full scale selection */
  if (lsm6dsv16x_xl_full_scale_set(&(pObj->Ctx), LSM6DSV16X_2g) != LSM6DSV16X_OK)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	3320      	adds	r3, #32
 8007f24:	2100      	movs	r1, #0
 8007f26:	4618      	mov	r0, r3
 8007f28:	f001 fd94 	bl	8009a54 <lsm6dsv16x_xl_full_scale_set>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d002      	beq.n	8007f38 <LSM6DSV16X_Init+0x9c>
  {
    return LSM6DSV16X_ERROR;
 8007f32:	f04f 33ff 	mov.w	r3, #4294967295
 8007f36:	e030      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Select default output data rate */
  pObj->gyro_odr = LSM6DSV16X_ODR_AT_120Hz;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2206      	movs	r2, #6
 8007f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down */
  if (lsm6dsv16x_gy_data_rate_set(&(pObj->Ctx), LSM6DSV16X_ODR_OFF) != LSM6DSV16X_OK)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3320      	adds	r3, #32
 8007f44:	2100      	movs	r1, #0
 8007f46:	4618      	mov	r0, r3
 8007f48:	f001 fb5a 	bl	8009600 <lsm6dsv16x_gy_data_rate_set>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d002      	beq.n	8007f58 <LSM6DSV16X_Init+0xbc>
  {
    return LSM6DSV16X_ERROR;
 8007f52:	f04f 33ff 	mov.w	r3, #4294967295
 8007f56:	e020      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Full scale selection */
  if (lsm6dsv16x_gy_full_scale_set(&(pObj->Ctx), LSM6DSV16X_2000dps) != LSM6DSV16X_OK)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	3320      	adds	r3, #32
 8007f5c:	2104      	movs	r1, #4
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f001 fcfa 	bl	8009958 <lsm6dsv16x_gy_full_scale_set>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <LSM6DSV16X_Init+0xd4>
  {
    return LSM6DSV16X_ERROR;
 8007f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f6e:	e014      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  /* Enable Qvar functionality */
  lsm6dsv16x_ah_qvar_mode_t mode;
  mode.ah_qvar_en = 1;
 8007f70:	7b3b      	ldrb	r3, [r7, #12]
 8007f72:	f043 0301 	orr.w	r3, r3, #1
 8007f76:	733b      	strb	r3, [r7, #12]

  if (lsm6dsv16x_ah_qvar_mode_set(&(pObj->Ctx), mode) != LSM6DSV16X_OK)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	3320      	adds	r3, #32
 8007f7c:	7b39      	ldrb	r1, [r7, #12]
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f001 fe8c 	bl	8009c9c <lsm6dsv16x_ah_qvar_mode_set>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d002      	beq.n	8007f90 <LSM6DSV16X_Init+0xf4>
  {
    return LSM6DSV16X_ERROR;
 8007f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f8e:	e004      	b.n	8007f9a <LSM6DSV16X_Init+0xfe>
  }

  pObj->is_initialized = 1;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LSM6DSV16X_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <LSM6DSV16X_DeInit>:
  * @brief  Deinitialize the LSM6DSV16X sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_DeInit(LSM6DSV16X_Object_t *pObj)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b084      	sub	sp, #16
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSV16X_ACC_Disable(pObj) != LSM6DSV16X_OK)
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 f898 	bl	80080e0 <LSM6DSV16X_ACC_Disable>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d002      	beq.n	8007fbc <LSM6DSV16X_DeInit+0x1a>
  {
    return LSM6DSV16X_ERROR;
 8007fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8007fba:	e025      	b.n	8008008 <LSM6DSV16X_DeInit+0x66>
  }

  if (LSM6DSV16X_GYRO_Disable(pObj) != LSM6DSV16X_OK)
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 fb6a 	bl	8008696 <LSM6DSV16X_GYRO_Disable>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d002      	beq.n	8007fce <LSM6DSV16X_DeInit+0x2c>
  {
    return LSM6DSV16X_ERROR;
 8007fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8007fcc:	e01c      	b.n	8008008 <LSM6DSV16X_DeInit+0x66>
  }

  /* Reset output data rate */
  pObj->acc_odr = LSM6DSV16X_ODR_OFF;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  pObj->gyro_odr = LSM6DSV16X_ODR_OFF;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Disable Qvar functionality */
  lsm6dsv16x_ah_qvar_mode_t mode;
  mode.ah_qvar_en = 0;
 8007fde:	7b3b      	ldrb	r3, [r7, #12]
 8007fe0:	f023 0301 	bic.w	r3, r3, #1
 8007fe4:	733b      	strb	r3, [r7, #12]

  if (lsm6dsv16x_ah_qvar_mode_set(&(pObj->Ctx), mode) != LSM6DSV16X_OK)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	3320      	adds	r3, #32
 8007fea:	7b39      	ldrb	r1, [r7, #12]
 8007fec:	4618      	mov	r0, r3
 8007fee:	f001 fe55 	bl	8009c9c <lsm6dsv16x_ah_qvar_mode_set>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d002      	beq.n	8007ffe <LSM6DSV16X_DeInit+0x5c>
  {
    return LSM6DSV16X_ERROR;
 8007ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ffc:	e004      	b.n	8008008 <LSM6DSV16X_DeInit+0x66>
  }

  pObj->is_initialized = 0;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LSM6DSV16X_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	4618      	mov	r0, r3
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <LSM6DSV16X_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ReadID(LSM6DSV16X_Object_t *pObj, uint8_t *Id)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
  if (lsm6dsv16x_device_id_get(&(pObj->Ctx), Id) != LSM6DSV16X_OK)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	3320      	adds	r3, #32
 800801e:	6839      	ldr	r1, [r7, #0]
 8008020:	4618      	mov	r0, r3
 8008022:	f001 f97a 	bl	800931a <lsm6dsv16x_device_id_get>
 8008026:	4603      	mov	r3, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <LSM6DSV16X_ReadID+0x22>
  {
    return LSM6DSV16X_ERROR;
 800802c:	f04f 33ff 	mov.w	r3, #4294967295
 8008030:	e000      	b.n	8008034 <LSM6DSV16X_ReadID+0x24>
  }

  return LSM6DSV16X_OK;
 8008032:	2300      	movs	r3, #0
}
 8008034:	4618      	mov	r0, r3
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <LSM6DSV16X_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LSM6DSV16X sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GetCapabilities(LSM6DSV16X_Object_t *pObj, LSM6DSV16X_Capabilities_t *Capabilities)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	2201      	movs	r2, #1
 800804a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	2201      	movs	r2, #1
 8008050:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	2200      	movs	r2, #0
 8008056:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 1;
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2201      	movs	r2, #1
 800805c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 4000;
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8008064:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	2210      	movs	r2, #16
 800806a:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	2200      	movs	r2, #0
 8008070:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 7680.0f;
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	4a07      	ldr	r2, [pc, #28]	@ (8008094 <LSM6DSV16X_GetCapabilities+0x58>)
 8008076:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 7680.0f;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	4a06      	ldr	r2, [pc, #24]	@ (8008094 <LSM6DSV16X_GetCapabilities+0x58>)
 800807c:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	f04f 0200 	mov.w	r2, #0
 8008084:	619a      	str	r2, [r3, #24]
  return LSM6DSV16X_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	370c      	adds	r7, #12
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	45f00000 	.word	0x45f00000

08008098 <LSM6DSV16X_ACC_Enable>:
  * @brief  Enable the LSM6DSV16X accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_Enable(LSM6DSV16X_Object_t *pObj)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d101      	bne.n	80080ae <LSM6DSV16X_ACC_Enable+0x16>
  {
    return LSM6DSV16X_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	e014      	b.n	80080d8 <LSM6DSV16X_ACC_Enable+0x40>
  }

  /* Output data rate selection */
  if (lsm6dsv16x_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSV16X_OK)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f103 0220 	add.w	r2, r3, #32
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80080ba:	4619      	mov	r1, r3
 80080bc:	4610      	mov	r0, r2
 80080be:	f001 f93d 	bl	800933c <lsm6dsv16x_xl_data_rate_set>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d002      	beq.n	80080ce <LSM6DSV16X_ACC_Enable+0x36>
  {
    return LSM6DSV16X_ERROR;
 80080c8:	f04f 33ff 	mov.w	r3, #4294967295
 80080cc:	e004      	b.n	80080d8 <LSM6DSV16X_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2201      	movs	r2, #1
 80080d2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LSM6DSV16X_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3708      	adds	r7, #8
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <LSM6DSV16X_ACC_Disable>:
  * @brief  Disable the LSM6DSV16X accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_Disable(LSM6DSV16X_Object_t *pObj)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d101      	bne.n	80080f6 <LSM6DSV16X_ACC_Disable+0x16>
  {
    return LSM6DSV16X_OK;
 80080f2:	2300      	movs	r3, #0
 80080f4:	e01f      	b.n	8008136 <LSM6DSV16X_ACC_Disable+0x56>
  }

  /* Get current output data rate */
  if (lsm6dsv16x_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSV16X_OK)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f103 0220 	add.w	r2, r3, #32
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	3333      	adds	r3, #51	@ 0x33
 8008100:	4619      	mov	r1, r3
 8008102:	4610      	mov	r0, r2
 8008104:	f001 f96c 	bl	80093e0 <lsm6dsv16x_xl_data_rate_get>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <LSM6DSV16X_ACC_Disable+0x34>
  {
    return LSM6DSV16X_ERROR;
 800810e:	f04f 33ff 	mov.w	r3, #4294967295
 8008112:	e010      	b.n	8008136 <LSM6DSV16X_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down */
  if (lsm6dsv16x_xl_data_rate_set(&(pObj->Ctx), LSM6DSV16X_ODR_OFF) != LSM6DSV16X_OK)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	3320      	adds	r3, #32
 8008118:	2100      	movs	r1, #0
 800811a:	4618      	mov	r0, r3
 800811c:	f001 f90e 	bl	800933c <lsm6dsv16x_xl_data_rate_set>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d002      	beq.n	800812c <LSM6DSV16X_ACC_Disable+0x4c>
  {
    return LSM6DSV16X_ERROR;
 8008126:	f04f 33ff 	mov.w	r3, #4294967295
 800812a:	e004      	b.n	8008136 <LSM6DSV16X_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LSM6DSV16X_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
	...

08008140 <LSM6DSV16X_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_GetSensitivity(LSM6DSV16X_Object_t *pObj, float *Sensitivity)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_xl_full_scale_t full_scale;

  /* Read actual full scale selection from sensor */
  if (lsm6dsv16x_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSV16X_OK)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	3320      	adds	r3, #32
 8008152:	f107 020b 	add.w	r2, r7, #11
 8008156:	4611      	mov	r1, r2
 8008158:	4618      	mov	r0, r3
 800815a:	f001 fca1 	bl	8009aa0 <lsm6dsv16x_xl_full_scale_get>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d002      	beq.n	800816a <LSM6DSV16X_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSV16X_ERROR;
 8008164:	f04f 33ff 	mov.w	r3, #4294967295
 8008168:	e023      	b.n	80081b2 <LSM6DSV16X_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale */
  switch (full_scale)
 800816a:	7afb      	ldrb	r3, [r7, #11]
 800816c:	2b03      	cmp	r3, #3
 800816e:	d81b      	bhi.n	80081a8 <LSM6DSV16X_ACC_GetSensitivity+0x68>
 8008170:	a201      	add	r2, pc, #4	@ (adr r2, 8008178 <LSM6DSV16X_ACC_GetSensitivity+0x38>)
 8008172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008176:	bf00      	nop
 8008178:	08008189 	.word	0x08008189
 800817c:	08008191 	.word	0x08008191
 8008180:	08008199 	.word	0x08008199
 8008184:	080081a1 	.word	0x080081a1
  {
    case LSM6DSV16X_2g:
      *Sensitivity = LSM6DSV16X_ACC_SENSITIVITY_FS_2G;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	4a0c      	ldr	r2, [pc, #48]	@ (80081bc <LSM6DSV16X_ACC_GetSensitivity+0x7c>)
 800818c:	601a      	str	r2, [r3, #0]
      break;
 800818e:	e00f      	b.n	80081b0 <LSM6DSV16X_ACC_GetSensitivity+0x70>

    case LSM6DSV16X_4g:
      *Sensitivity = LSM6DSV16X_ACC_SENSITIVITY_FS_4G;
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	4a0b      	ldr	r2, [pc, #44]	@ (80081c0 <LSM6DSV16X_ACC_GetSensitivity+0x80>)
 8008194:	601a      	str	r2, [r3, #0]
      break;
 8008196:	e00b      	b.n	80081b0 <LSM6DSV16X_ACC_GetSensitivity+0x70>

    case LSM6DSV16X_8g:
      *Sensitivity = LSM6DSV16X_ACC_SENSITIVITY_FS_8G;
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	4a0a      	ldr	r2, [pc, #40]	@ (80081c4 <LSM6DSV16X_ACC_GetSensitivity+0x84>)
 800819c:	601a      	str	r2, [r3, #0]
      break;
 800819e:	e007      	b.n	80081b0 <LSM6DSV16X_ACC_GetSensitivity+0x70>

    case LSM6DSV16X_16g:
      *Sensitivity = LSM6DSV16X_ACC_SENSITIVITY_FS_16G;
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	4a09      	ldr	r2, [pc, #36]	@ (80081c8 <LSM6DSV16X_ACC_GetSensitivity+0x88>)
 80081a4:	601a      	str	r2, [r3, #0]
      break;
 80081a6:	e003      	b.n	80081b0 <LSM6DSV16X_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSV16X_ERROR;
 80081a8:	f04f 33ff 	mov.w	r3, #4294967295
 80081ac:	60fb      	str	r3, [r7, #12]
      break;
 80081ae:	bf00      	nop
  }

  return ret;
 80081b0:	68fb      	ldr	r3, [r7, #12]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3710      	adds	r7, #16
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	3d79db23 	.word	0x3d79db23
 80081c0:	3df9db23 	.word	0x3df9db23
 80081c4:	3e79db23 	.word	0x3e79db23
 80081c8:	3ef9db23 	.word	0x3ef9db23

080081cc <LSM6DSV16X_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_GetOutputDataRate(LSM6DSV16X_Object_t *pObj, float *Odr)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 80081d6:	2300      	movs	r3, #0
 80081d8:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_data_rate_t odr_low_level;

  /* Get current output data rate */
  if (lsm6dsv16x_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSV16X_OK)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	3320      	adds	r3, #32
 80081de:	f107 020b 	add.w	r2, r7, #11
 80081e2:	4611      	mov	r1, r2
 80081e4:	4618      	mov	r0, r3
 80081e6:	f001 f8fb 	bl	80093e0 <lsm6dsv16x_xl_data_rate_get>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d002      	beq.n	80081f6 <LSM6DSV16X_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSV16X_ERROR;
 80081f0:	f04f 33ff 	mov.w	r3, #4294967295
 80081f4:	e0ea      	b.n	80083cc <LSM6DSV16X_ACC_GetOutputDataRate+0x200>
  }

  switch (odr_low_level)
 80081f6:	7afb      	ldrb	r3, [r7, #11]
 80081f8:	2b2c      	cmp	r3, #44	@ 0x2c
 80081fa:	f200 80e2 	bhi.w	80083c2 <LSM6DSV16X_ACC_GetOutputDataRate+0x1f6>
 80081fe:	a201      	add	r2, pc, #4	@ (adr r2, 8008204 <LSM6DSV16X_ACC_GetOutputDataRate+0x38>)
 8008200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008204:	080082b9 	.word	0x080082b9
 8008208:	080082c3 	.word	0x080082c3
 800820c:	080082cb 	.word	0x080082cb
 8008210:	080082db 	.word	0x080082db
 8008214:	080082f3 	.word	0x080082f3
 8008218:	0800830b 	.word	0x0800830b
 800821c:	08008323 	.word	0x08008323
 8008220:	0800833b 	.word	0x0800833b
 8008224:	08008353 	.word	0x08008353
 8008228:	0800836b 	.word	0x0800836b
 800822c:	08008383 	.word	0x08008383
 8008230:	0800839b 	.word	0x0800839b
 8008234:	080083b3 	.word	0x080083b3
 8008238:	080083c3 	.word	0x080083c3
 800823c:	080083c3 	.word	0x080083c3
 8008240:	080083c3 	.word	0x080083c3
 8008244:	080083c3 	.word	0x080083c3
 8008248:	080083c3 	.word	0x080083c3
 800824c:	080083c3 	.word	0x080083c3
 8008250:	080082e3 	.word	0x080082e3
 8008254:	080082fb 	.word	0x080082fb
 8008258:	08008313 	.word	0x08008313
 800825c:	0800832b 	.word	0x0800832b
 8008260:	08008343 	.word	0x08008343
 8008264:	0800835b 	.word	0x0800835b
 8008268:	08008373 	.word	0x08008373
 800826c:	0800838b 	.word	0x0800838b
 8008270:	080083a3 	.word	0x080083a3
 8008274:	080083bb 	.word	0x080083bb
 8008278:	080083c3 	.word	0x080083c3
 800827c:	080083c3 	.word	0x080083c3
 8008280:	080083c3 	.word	0x080083c3
 8008284:	080083c3 	.word	0x080083c3
 8008288:	080083c3 	.word	0x080083c3
 800828c:	080083c3 	.word	0x080083c3
 8008290:	080082d3 	.word	0x080082d3
 8008294:	080082eb 	.word	0x080082eb
 8008298:	08008303 	.word	0x08008303
 800829c:	0800831b 	.word	0x0800831b
 80082a0:	08008333 	.word	0x08008333
 80082a4:	0800834b 	.word	0x0800834b
 80082a8:	08008363 	.word	0x08008363
 80082ac:	0800837b 	.word	0x0800837b
 80082b0:	08008393 	.word	0x08008393
 80082b4:	080083ab 	.word	0x080083ab
  {
    case LSM6DSV16X_ODR_OFF:
      *Odr = 0.0f;
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	f04f 0200 	mov.w	r2, #0
 80082be:	601a      	str	r2, [r3, #0]
      break;
 80082c0:	e083      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_1Hz875:
      *Odr = 1.875f;
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	4a43      	ldr	r2, [pc, #268]	@ (80083d4 <LSM6DSV16X_ACC_GetOutputDataRate+0x208>)
 80082c6:	601a      	str	r2, [r3, #0]
      break;
 80082c8:	e07f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_7Hz5:
      *Odr = 7.5f;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	4a42      	ldr	r2, [pc, #264]	@ (80083d8 <LSM6DSV16X_ACC_GetOutputDataRate+0x20c>)
 80082ce:	601a      	str	r2, [r3, #0]
      break;
 80082d0:	e07b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_12Hz5:
      *Odr = 12.5f;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	4a41      	ldr	r2, [pc, #260]	@ (80083dc <LSM6DSV16X_ACC_GetOutputDataRate+0x210>)
 80082d6:	601a      	str	r2, [r3, #0]
      break;
 80082d8:	e077      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_15Hz:
      *Odr = 15.0f;
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	4a40      	ldr	r2, [pc, #256]	@ (80083e0 <LSM6DSV16X_ACC_GetOutputDataRate+0x214>)
 80082de:	601a      	str	r2, [r3, #0]
      break;
 80082e0:	e073      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_15Hz625:
      *Odr = 15.625f;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	4a3f      	ldr	r2, [pc, #252]	@ (80083e4 <LSM6DSV16X_ACC_GetOutputDataRate+0x218>)
 80082e6:	601a      	str	r2, [r3, #0]
      break;
 80082e8:	e06f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_25Hz:
      *Odr = 25.0f;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	4a3e      	ldr	r2, [pc, #248]	@ (80083e8 <LSM6DSV16X_ACC_GetOutputDataRate+0x21c>)
 80082ee:	601a      	str	r2, [r3, #0]
      break;
 80082f0:	e06b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_30Hz:
      *Odr = 30.0f;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	4a3d      	ldr	r2, [pc, #244]	@ (80083ec <LSM6DSV16X_ACC_GetOutputDataRate+0x220>)
 80082f6:	601a      	str	r2, [r3, #0]
      break;
 80082f8:	e067      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_31Hz25:
      *Odr = 31.25f;
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	4a3c      	ldr	r2, [pc, #240]	@ (80083f0 <LSM6DSV16X_ACC_GetOutputDataRate+0x224>)
 80082fe:	601a      	str	r2, [r3, #0]
      break;
 8008300:	e063      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_50Hz:
      *Odr = 50.0f;
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	4a3b      	ldr	r2, [pc, #236]	@ (80083f4 <LSM6DSV16X_ACC_GetOutputDataRate+0x228>)
 8008306:	601a      	str	r2, [r3, #0]
      break;
 8008308:	e05f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_60Hz:
      *Odr = 60.0f;
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	4a3a      	ldr	r2, [pc, #232]	@ (80083f8 <LSM6DSV16X_ACC_GetOutputDataRate+0x22c>)
 800830e:	601a      	str	r2, [r3, #0]
      break;
 8008310:	e05b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_62Hz5:
      *Odr = 62.5f;
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	4a39      	ldr	r2, [pc, #228]	@ (80083fc <LSM6DSV16X_ACC_GetOutputDataRate+0x230>)
 8008316:	601a      	str	r2, [r3, #0]
      break;
 8008318:	e057      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_100Hz:
      *Odr = 100.0f;
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	4a38      	ldr	r2, [pc, #224]	@ (8008400 <LSM6DSV16X_ACC_GetOutputDataRate+0x234>)
 800831e:	601a      	str	r2, [r3, #0]
      break;
 8008320:	e053      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_120Hz:
      *Odr = 120.0f;
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	4a37      	ldr	r2, [pc, #220]	@ (8008404 <LSM6DSV16X_ACC_GetOutputDataRate+0x238>)
 8008326:	601a      	str	r2, [r3, #0]
      break;
 8008328:	e04f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_125Hz:
      *Odr = 125.0f;
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	4a36      	ldr	r2, [pc, #216]	@ (8008408 <LSM6DSV16X_ACC_GetOutputDataRate+0x23c>)
 800832e:	601a      	str	r2, [r3, #0]
      break;
 8008330:	e04b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_200Hz:
      *Odr = 200.0f;
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	4a35      	ldr	r2, [pc, #212]	@ (800840c <LSM6DSV16X_ACC_GetOutputDataRate+0x240>)
 8008336:	601a      	str	r2, [r3, #0]
      break;
 8008338:	e047      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_240Hz:
      *Odr = 240.0f;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	4a34      	ldr	r2, [pc, #208]	@ (8008410 <LSM6DSV16X_ACC_GetOutputDataRate+0x244>)
 800833e:	601a      	str	r2, [r3, #0]
      break;
 8008340:	e043      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_250Hz:
      *Odr = 250.0f;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	4a33      	ldr	r2, [pc, #204]	@ (8008414 <LSM6DSV16X_ACC_GetOutputDataRate+0x248>)
 8008346:	601a      	str	r2, [r3, #0]
      break;
 8008348:	e03f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_400Hz:
      *Odr = 400.0f;
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	4a32      	ldr	r2, [pc, #200]	@ (8008418 <LSM6DSV16X_ACC_GetOutputDataRate+0x24c>)
 800834e:	601a      	str	r2, [r3, #0]
      break;
 8008350:	e03b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_480Hz:
      *Odr = 480.0f;
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	4a31      	ldr	r2, [pc, #196]	@ (800841c <LSM6DSV16X_ACC_GetOutputDataRate+0x250>)
 8008356:	601a      	str	r2, [r3, #0]
      break;
 8008358:	e037      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_500Hz:
      *Odr = 500.0f;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	4a30      	ldr	r2, [pc, #192]	@ (8008420 <LSM6DSV16X_ACC_GetOutputDataRate+0x254>)
 800835e:	601a      	str	r2, [r3, #0]
      break;
 8008360:	e033      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_800Hz:
      *Odr = 800.0f;
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	4a2f      	ldr	r2, [pc, #188]	@ (8008424 <LSM6DSV16X_ACC_GetOutputDataRate+0x258>)
 8008366:	601a      	str	r2, [r3, #0]
      break;
 8008368:	e02f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_960Hz:
      *Odr = 960.0f;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	4a2e      	ldr	r2, [pc, #184]	@ (8008428 <LSM6DSV16X_ACC_GetOutputDataRate+0x25c>)
 800836e:	601a      	str	r2, [r3, #0]
      break;
 8008370:	e02b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_1000Hz:
      *Odr = 1000.0f;
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	4a2d      	ldr	r2, [pc, #180]	@ (800842c <LSM6DSV16X_ACC_GetOutputDataRate+0x260>)
 8008376:	601a      	str	r2, [r3, #0]
      break;
 8008378:	e027      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_1600Hz:
      *Odr = 1600.0f;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	4a2c      	ldr	r2, [pc, #176]	@ (8008430 <LSM6DSV16X_ACC_GetOutputDataRate+0x264>)
 800837e:	601a      	str	r2, [r3, #0]
      break;
 8008380:	e023      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_1920Hz:
      *Odr = 1920.0f;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	4a2b      	ldr	r2, [pc, #172]	@ (8008434 <LSM6DSV16X_ACC_GetOutputDataRate+0x268>)
 8008386:	601a      	str	r2, [r3, #0]
      break;
 8008388:	e01f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_2000Hz:
      *Odr = 2000.0f;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	4a2a      	ldr	r2, [pc, #168]	@ (8008438 <LSM6DSV16X_ACC_GetOutputDataRate+0x26c>)
 800838e:	601a      	str	r2, [r3, #0]
      break;
 8008390:	e01b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_3200Hz:
      *Odr = 3200.0f;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	4a29      	ldr	r2, [pc, #164]	@ (800843c <LSM6DSV16X_ACC_GetOutputDataRate+0x270>)
 8008396:	601a      	str	r2, [r3, #0]
      break;
 8008398:	e017      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_3840Hz:
      *Odr = 3840.0f;
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	4a28      	ldr	r2, [pc, #160]	@ (8008440 <LSM6DSV16X_ACC_GetOutputDataRate+0x274>)
 800839e:	601a      	str	r2, [r3, #0]
      break;
 80083a0:	e013      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_4000Hz:
      *Odr = 4000.0f;
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	4a27      	ldr	r2, [pc, #156]	@ (8008444 <LSM6DSV16X_ACC_GetOutputDataRate+0x278>)
 80083a6:	601a      	str	r2, [r3, #0]
      break;
 80083a8:	e00f      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_6400Hz:
      *Odr = 6400.0f;
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	4a26      	ldr	r2, [pc, #152]	@ (8008448 <LSM6DSV16X_ACC_GetOutputDataRate+0x27c>)
 80083ae:	601a      	str	r2, [r3, #0]
      break;
 80083b0:	e00b      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_7680Hz:
      *Odr = 7680.0f;
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	4a25      	ldr	r2, [pc, #148]	@ (800844c <LSM6DSV16X_ACC_GetOutputDataRate+0x280>)
 80083b6:	601a      	str	r2, [r3, #0]
      break;
 80083b8:	e007      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_8000Hz:
      *Odr = 8000.0f;
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	4a24      	ldr	r2, [pc, #144]	@ (8008450 <LSM6DSV16X_ACC_GetOutputDataRate+0x284>)
 80083be:	601a      	str	r2, [r3, #0]
      break;
 80083c0:	e003      	b.n	80083ca <LSM6DSV16X_ACC_GetOutputDataRate+0x1fe>

    default:
      ret = LSM6DSV16X_ERROR;
 80083c2:	f04f 33ff 	mov.w	r3, #4294967295
 80083c6:	60fb      	str	r3, [r7, #12]
      break;
 80083c8:	bf00      	nop
  }

  return ret;
 80083ca:	68fb      	ldr	r3, [r7, #12]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3710      	adds	r7, #16
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	3ff00000 	.word	0x3ff00000
 80083d8:	40f00000 	.word	0x40f00000
 80083dc:	41480000 	.word	0x41480000
 80083e0:	41700000 	.word	0x41700000
 80083e4:	417a0000 	.word	0x417a0000
 80083e8:	41c80000 	.word	0x41c80000
 80083ec:	41f00000 	.word	0x41f00000
 80083f0:	41fa0000 	.word	0x41fa0000
 80083f4:	42480000 	.word	0x42480000
 80083f8:	42700000 	.word	0x42700000
 80083fc:	427a0000 	.word	0x427a0000
 8008400:	42c80000 	.word	0x42c80000
 8008404:	42f00000 	.word	0x42f00000
 8008408:	42fa0000 	.word	0x42fa0000
 800840c:	43480000 	.word	0x43480000
 8008410:	43700000 	.word	0x43700000
 8008414:	437a0000 	.word	0x437a0000
 8008418:	43c80000 	.word	0x43c80000
 800841c:	43f00000 	.word	0x43f00000
 8008420:	43fa0000 	.word	0x43fa0000
 8008424:	44480000 	.word	0x44480000
 8008428:	44700000 	.word	0x44700000
 800842c:	447a0000 	.word	0x447a0000
 8008430:	44c80000 	.word	0x44c80000
 8008434:	44f00000 	.word	0x44f00000
 8008438:	44fa0000 	.word	0x44fa0000
 800843c:	45480000 	.word	0x45480000
 8008440:	45700000 	.word	0x45700000
 8008444:	457a0000 	.word	0x457a0000
 8008448:	45c80000 	.word	0x45c80000
 800844c:	45f00000 	.word	0x45f00000
 8008450:	45fa0000 	.word	0x45fa0000

08008454 <LSM6DSV16X_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_SetOutputDataRate(LSM6DSV16X_Object_t *pObj, float Odr)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	ed87 0a00 	vstr	s0, [r7]
  if (pObj->acc_is_enabled == 1U)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8008466:	2b01      	cmp	r3, #1
 8008468:	d106      	bne.n	8008478 <LSM6DSV16X_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 800846a:	ed97 0a00 	vldr	s0, [r7]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fc52 	bl	8008d18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled>
 8008474:	4603      	mov	r3, r0
 8008476:	e005      	b.n	8008484 <LSM6DSV16X_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8008478:	ed97 0a00 	vldr	s0, [r7]
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f000 fced 	bl	8008e5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled>
 8008482:	4603      	mov	r3, r0
  }
}
 8008484:	4618      	mov	r0, r3
 8008486:	3708      	adds	r7, #8
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <LSM6DSV16X_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_GetFullScale(LSM6DSV16X_Object_t *pObj, int32_t *FullScale)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 8008496:	2300      	movs	r3, #0
 8008498:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_xl_full_scale_t fs_low_level;

  /* Read actual full scale selection from sensor */
  if (lsm6dsv16x_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSV16X_OK)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	3320      	adds	r3, #32
 800849e:	f107 020b 	add.w	r2, r7, #11
 80084a2:	4611      	mov	r1, r2
 80084a4:	4618      	mov	r0, r3
 80084a6:	f001 fafb 	bl	8009aa0 <lsm6dsv16x_xl_full_scale_get>
 80084aa:	4603      	mov	r3, r0
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d002      	beq.n	80084b6 <LSM6DSV16X_ACC_GetFullScale+0x2a>
  {
    return LSM6DSV16X_ERROR;
 80084b0:	f04f 33ff 	mov.w	r3, #4294967295
 80084b4:	e023      	b.n	80084fe <LSM6DSV16X_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 80084b6:	7afb      	ldrb	r3, [r7, #11]
 80084b8:	2b03      	cmp	r3, #3
 80084ba:	d81b      	bhi.n	80084f4 <LSM6DSV16X_ACC_GetFullScale+0x68>
 80084bc:	a201      	add	r2, pc, #4	@ (adr r2, 80084c4 <LSM6DSV16X_ACC_GetFullScale+0x38>)
 80084be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c2:	bf00      	nop
 80084c4:	080084d5 	.word	0x080084d5
 80084c8:	080084dd 	.word	0x080084dd
 80084cc:	080084e5 	.word	0x080084e5
 80084d0:	080084ed 	.word	0x080084ed
  {
    case LSM6DSV16X_2g:
      *FullScale =  2;
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	2202      	movs	r2, #2
 80084d8:	601a      	str	r2, [r3, #0]
      break;
 80084da:	e00f      	b.n	80084fc <LSM6DSV16X_ACC_GetFullScale+0x70>

    case LSM6DSV16X_4g:
      *FullScale =  4;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	2204      	movs	r2, #4
 80084e0:	601a      	str	r2, [r3, #0]
      break;
 80084e2:	e00b      	b.n	80084fc <LSM6DSV16X_ACC_GetFullScale+0x70>

    case LSM6DSV16X_8g:
      *FullScale =  8;
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	2208      	movs	r2, #8
 80084e8:	601a      	str	r2, [r3, #0]
      break;
 80084ea:	e007      	b.n	80084fc <LSM6DSV16X_ACC_GetFullScale+0x70>

    case LSM6DSV16X_16g:
      *FullScale = 16;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	2210      	movs	r2, #16
 80084f0:	601a      	str	r2, [r3, #0]
      break;
 80084f2:	e003      	b.n	80084fc <LSM6DSV16X_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSV16X_ERROR;
 80084f4:	f04f 33ff 	mov.w	r3, #4294967295
 80084f8:	60fb      	str	r3, [r7, #12]
      break;
 80084fa:	bf00      	nop
  }

  return ret;
 80084fc:	68fb      	ldr	r3, [r7, #12]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3710      	adds	r7, #16
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop

08008508 <LSM6DSV16X_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_SetFullScale(LSM6DSV16X_Object_t *pObj, int32_t FullScale)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_xl_full_scale_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSV16X_2g
           : (FullScale <= 4) ? LSM6DSV16X_4g
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	2b02      	cmp	r3, #2
 8008516:	dd0b      	ble.n	8008530 <LSM6DSV16X_ACC_SetFullScale+0x28>
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	2b04      	cmp	r3, #4
 800851c:	dd06      	ble.n	800852c <LSM6DSV16X_ACC_SetFullScale+0x24>
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	2b08      	cmp	r3, #8
 8008522:	dc01      	bgt.n	8008528 <LSM6DSV16X_ACC_SetFullScale+0x20>
 8008524:	2302      	movs	r3, #2
 8008526:	e004      	b.n	8008532 <LSM6DSV16X_ACC_SetFullScale+0x2a>
 8008528:	2303      	movs	r3, #3
 800852a:	e002      	b.n	8008532 <LSM6DSV16X_ACC_SetFullScale+0x2a>
 800852c:	2301      	movs	r3, #1
 800852e:	e000      	b.n	8008532 <LSM6DSV16X_ACC_SetFullScale+0x2a>
 8008530:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSV16X_2g
 8008532:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSV16X_8g
           :                    LSM6DSV16X_16g;

  if (lsm6dsv16x_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSV16X_OK)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	3320      	adds	r3, #32
 8008538:	7bfa      	ldrb	r2, [r7, #15]
 800853a:	4611      	mov	r1, r2
 800853c:	4618      	mov	r0, r3
 800853e:	f001 fa89 	bl	8009a54 <lsm6dsv16x_xl_full_scale_set>
 8008542:	4603      	mov	r3, r0
 8008544:	2b00      	cmp	r3, #0
 8008546:	d002      	beq.n	800854e <LSM6DSV16X_ACC_SetFullScale+0x46>
  {
    return LSM6DSV16X_ERROR;
 8008548:	f04f 33ff 	mov.w	r3, #4294967295
 800854c:	e000      	b.n	8008550 <LSM6DSV16X_ACC_SetFullScale+0x48>
  }

  return LSM6DSV16X_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <LSM6DSV16X_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_GetAxesRaw(LSM6DSV16X_Object_t *pObj, LSM6DSV16X_AxesRaw_t *Value)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_axis3bit16_t data_raw;

  /* Read raw data values */
  if (lsm6dsv16x_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSV16X_OK)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	3320      	adds	r3, #32
 8008566:	f107 0208 	add.w	r2, r7, #8
 800856a:	4611      	mov	r1, r2
 800856c:	4618      	mov	r0, r3
 800856e:	f001 fb22 	bl	8009bb6 <lsm6dsv16x_acceleration_raw_get>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d002      	beq.n	800857e <LSM6DSV16X_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSV16X_ERROR;
 8008578:	f04f 33ff 	mov.w	r3, #4294967295
 800857c:	e00c      	b.n	8008598 <LSM6DSV16X_ACC_GetAxesRaw+0x40>
  }

  /* Format the data */
  Value->x = data_raw.i16bit[0];
 800857e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8008586:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800858e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	809a      	strh	r2, [r3, #4]

  return LSM6DSV16X_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <LSM6DSV16X_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_ACC_GetAxes(LSM6DSV16X_Object_t *pObj, LSM6DSV16X_Axes_t *Acceleration)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 80085aa:	f04f 0300 	mov.w	r3, #0
 80085ae:	60fb      	str	r3, [r7, #12]

  /* Read raw data values */
  if (lsm6dsv16x_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSV16X_OK)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	3320      	adds	r3, #32
 80085b4:	f107 0210 	add.w	r2, r7, #16
 80085b8:	4611      	mov	r1, r2
 80085ba:	4618      	mov	r0, r3
 80085bc:	f001 fafb 	bl	8009bb6 <lsm6dsv16x_acceleration_raw_get>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d002      	beq.n	80085cc <LSM6DSV16X_ACC_GetAxes+0x2c>
  {
    return LSM6DSV16X_ERROR;
 80085c6:	f04f 33ff 	mov.w	r3, #4294967295
 80085ca:	e03c      	b.n	8008646 <LSM6DSV16X_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSV16X actual sensitivity */
  if (LSM6DSV16X_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSV16X_OK)
 80085cc:	f107 030c 	add.w	r3, r7, #12
 80085d0:	4619      	mov	r1, r3
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7ff fdb4 	bl	8008140 <LSM6DSV16X_ACC_GetSensitivity>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d002      	beq.n	80085e4 <LSM6DSV16X_ACC_GetAxes+0x44>
  {
    return LSM6DSV16X_ERROR;
 80085de:	f04f 33ff 	mov.w	r3, #4294967295
 80085e2:	e030      	b.n	8008646 <LSM6DSV16X_ACC_GetAxes+0xa6>
  }

  /* Calculate the data */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80085e4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80085e8:	ee07 3a90 	vmov	s15, r3
 80085ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80085f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80085f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80085fc:	ee17 2a90 	vmov	r2, s15
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8008604:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008608:	ee07 3a90 	vmov	s15, r3
 800860c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008610:	edd7 7a03 	vldr	s15, [r7, #12]
 8008614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008618:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800861c:	ee17 2a90 	vmov	r2, s15
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8008624:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008628:	ee07 3a90 	vmov	s15, r3
 800862c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008630:	edd7 7a03 	vldr	s15, [r7, #12]
 8008634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008638:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800863c:	ee17 2a90 	vmov	r2, s15
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	609a      	str	r2, [r3, #8]

  return LSM6DSV16X_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3718      	adds	r7, #24
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <LSM6DSV16X_GYRO_Enable>:
  * @brief  Enable the LSM6DSV16X gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_Enable(LSM6DSV16X_Object_t *pObj)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b082      	sub	sp, #8
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800865c:	2b01      	cmp	r3, #1
 800865e:	d101      	bne.n	8008664 <LSM6DSV16X_GYRO_Enable+0x16>
  {
    return LSM6DSV16X_OK;
 8008660:	2300      	movs	r3, #0
 8008662:	e014      	b.n	800868e <LSM6DSV16X_GYRO_Enable+0x40>
  }

  /* Output data rate selection */
  if (lsm6dsv16x_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSV16X_OK)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f103 0220 	add.w	r2, r3, #32
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008670:	4619      	mov	r1, r3
 8008672:	4610      	mov	r0, r2
 8008674:	f000 ffc4 	bl	8009600 <lsm6dsv16x_gy_data_rate_set>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d002      	beq.n	8008684 <LSM6DSV16X_GYRO_Enable+0x36>
  {
    return LSM6DSV16X_ERROR;
 800867e:	f04f 33ff 	mov.w	r3, #4294967295
 8008682:	e004      	b.n	800868e <LSM6DSV16X_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return LSM6DSV16X_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	3708      	adds	r7, #8
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}

08008696 <LSM6DSV16X_GYRO_Disable>:
  * @brief  Disable the LSM6DSV16X gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_Disable(LSM6DSV16X_Object_t *pObj)
{
 8008696:	b580      	push	{r7, lr}
 8008698:	b082      	sub	sp, #8
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d101      	bne.n	80086ac <LSM6DSV16X_GYRO_Disable+0x16>
  {
    return LSM6DSV16X_OK;
 80086a8:	2300      	movs	r3, #0
 80086aa:	e01f      	b.n	80086ec <LSM6DSV16X_GYRO_Disable+0x56>
  }

  /* Get current output data rate */
  if (lsm6dsv16x_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSV16X_OK)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f103 0220 	add.w	r2, r3, #32
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	3334      	adds	r3, #52	@ 0x34
 80086b6:	4619      	mov	r1, r3
 80086b8:	4610      	mov	r0, r2
 80086ba:	f000 fff1 	bl	80096a0 <lsm6dsv16x_gy_data_rate_get>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d002      	beq.n	80086ca <LSM6DSV16X_GYRO_Disable+0x34>
  {
    return LSM6DSV16X_ERROR;
 80086c4:	f04f 33ff 	mov.w	r3, #4294967295
 80086c8:	e010      	b.n	80086ec <LSM6DSV16X_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down */
  if (lsm6dsv16x_gy_data_rate_set(&(pObj->Ctx), LSM6DSV16X_ODR_OFF) != LSM6DSV16X_OK)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	3320      	adds	r3, #32
 80086ce:	2100      	movs	r1, #0
 80086d0:	4618      	mov	r0, r3
 80086d2:	f000 ff95 	bl	8009600 <lsm6dsv16x_gy_data_rate_set>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <LSM6DSV16X_GYRO_Disable+0x4c>
  {
    return LSM6DSV16X_ERROR;
 80086dc:	f04f 33ff 	mov.w	r3, #4294967295
 80086e0:	e004      	b.n	80086ec <LSM6DSV16X_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return LSM6DSV16X_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3708      	adds	r7, #8
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <LSM6DSV16X_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_GetSensitivity(LSM6DSV16X_Object_t *pObj, float *Sensitivity)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 80086fe:	2300      	movs	r3, #0
 8008700:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_gy_full_scale_t full_scale;

  /* Read actual full scale selection from sensor */
  if (lsm6dsv16x_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSV16X_OK)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	3320      	adds	r3, #32
 8008706:	f107 020b 	add.w	r2, r7, #11
 800870a:	4611      	mov	r1, r2
 800870c:	4618      	mov	r0, r3
 800870e:	f001 f949 	bl	80099a4 <lsm6dsv16x_gy_full_scale_get>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d002      	beq.n	800871e <LSM6DSV16X_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSV16X_ERROR;
 8008718:	f04f 33ff 	mov.w	r3, #4294967295
 800871c:	e03d      	b.n	800879a <LSM6DSV16X_GYRO_GetSensitivity+0xa6>
  }

  /* Store the sensitivity based on actual full scale */
  switch (full_scale)
 800871e:	7afb      	ldrb	r3, [r7, #11]
 8008720:	2b0c      	cmp	r3, #12
 8008722:	d835      	bhi.n	8008790 <LSM6DSV16X_GYRO_GetSensitivity+0x9c>
 8008724:	a201      	add	r2, pc, #4	@ (adr r2, 800872c <LSM6DSV16X_GYRO_GetSensitivity+0x38>)
 8008726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872a:	bf00      	nop
 800872c:	08008761 	.word	0x08008761
 8008730:	08008769 	.word	0x08008769
 8008734:	08008771 	.word	0x08008771
 8008738:	08008779 	.word	0x08008779
 800873c:	08008781 	.word	0x08008781
 8008740:	08008791 	.word	0x08008791
 8008744:	08008791 	.word	0x08008791
 8008748:	08008791 	.word	0x08008791
 800874c:	08008791 	.word	0x08008791
 8008750:	08008791 	.word	0x08008791
 8008754:	08008791 	.word	0x08008791
 8008758:	08008791 	.word	0x08008791
 800875c:	08008789 	.word	0x08008789
  {
    case LSM6DSV16X_125dps:
      *Sensitivity = LSM6DSV16X_GYRO_SENSITIVITY_FS_125DPS;
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	4a10      	ldr	r2, [pc, #64]	@ (80087a4 <LSM6DSV16X_GYRO_GetSensitivity+0xb0>)
 8008764:	601a      	str	r2, [r3, #0]
      break;
 8008766:	e017      	b.n	8008798 <LSM6DSV16X_GYRO_GetSensitivity+0xa4>

    case LSM6DSV16X_250dps:
      *Sensitivity = LSM6DSV16X_GYRO_SENSITIVITY_FS_250DPS;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	4a0f      	ldr	r2, [pc, #60]	@ (80087a8 <LSM6DSV16X_GYRO_GetSensitivity+0xb4>)
 800876c:	601a      	str	r2, [r3, #0]
      break;
 800876e:	e013      	b.n	8008798 <LSM6DSV16X_GYRO_GetSensitivity+0xa4>

    case LSM6DSV16X_500dps:
      *Sensitivity = LSM6DSV16X_GYRO_SENSITIVITY_FS_500DPS;
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	4a0e      	ldr	r2, [pc, #56]	@ (80087ac <LSM6DSV16X_GYRO_GetSensitivity+0xb8>)
 8008774:	601a      	str	r2, [r3, #0]
      break;
 8008776:	e00f      	b.n	8008798 <LSM6DSV16X_GYRO_GetSensitivity+0xa4>

    case LSM6DSV16X_1000dps:
      *Sensitivity = LSM6DSV16X_GYRO_SENSITIVITY_FS_1000DPS;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	4a0d      	ldr	r2, [pc, #52]	@ (80087b0 <LSM6DSV16X_GYRO_GetSensitivity+0xbc>)
 800877c:	601a      	str	r2, [r3, #0]
      break;
 800877e:	e00b      	b.n	8008798 <LSM6DSV16X_GYRO_GetSensitivity+0xa4>

    case LSM6DSV16X_2000dps:
      *Sensitivity = LSM6DSV16X_GYRO_SENSITIVITY_FS_2000DPS;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	4a0c      	ldr	r2, [pc, #48]	@ (80087b4 <LSM6DSV16X_GYRO_GetSensitivity+0xc0>)
 8008784:	601a      	str	r2, [r3, #0]
      break;
 8008786:	e007      	b.n	8008798 <LSM6DSV16X_GYRO_GetSensitivity+0xa4>

    case LSM6DSV16X_4000dps:
      *Sensitivity = LSM6DSV16X_GYRO_SENSITIVITY_FS_4000DPS;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	4a0b      	ldr	r2, [pc, #44]	@ (80087b8 <LSM6DSV16X_GYRO_GetSensitivity+0xc4>)
 800878c:	601a      	str	r2, [r3, #0]
      break;
 800878e:	e003      	b.n	8008798 <LSM6DSV16X_GYRO_GetSensitivity+0xa4>

    default:
      ret = LSM6DSV16X_ERROR;
 8008790:	f04f 33ff 	mov.w	r3, #4294967295
 8008794:	60fb      	str	r3, [r7, #12]
      break;
 8008796:	bf00      	nop
  }

  return ret;
 8008798:	68fb      	ldr	r3, [r7, #12]
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	408c0000 	.word	0x408c0000
 80087a8:	410c0000 	.word	0x410c0000
 80087ac:	418c0000 	.word	0x418c0000
 80087b0:	420c0000 	.word	0x420c0000
 80087b4:	428c0000 	.word	0x428c0000
 80087b8:	430c0000 	.word	0x430c0000

080087bc <LSM6DSV16X_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_GetOutputDataRate(LSM6DSV16X_Object_t *pObj, float *Odr)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 80087c6:	2300      	movs	r3, #0
 80087c8:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_data_rate_t odr_low_level;

  /* Get current output data rate */
  if (lsm6dsv16x_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSV16X_OK)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	3320      	adds	r3, #32
 80087ce:	f107 020b 	add.w	r2, r7, #11
 80087d2:	4611      	mov	r1, r2
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 ff63 	bl	80096a0 <lsm6dsv16x_gy_data_rate_get>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d002      	beq.n	80087e6 <LSM6DSV16X_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSV16X_ERROR;
 80087e0:	f04f 33ff 	mov.w	r3, #4294967295
 80087e4:	e0ea      	b.n	80089bc <LSM6DSV16X_GYRO_GetOutputDataRate+0x200>
  }

  switch (odr_low_level)
 80087e6:	7afb      	ldrb	r3, [r7, #11]
 80087e8:	2b2c      	cmp	r3, #44	@ 0x2c
 80087ea:	f200 80e2 	bhi.w	80089b2 <LSM6DSV16X_GYRO_GetOutputDataRate+0x1f6>
 80087ee:	a201      	add	r2, pc, #4	@ (adr r2, 80087f4 <LSM6DSV16X_GYRO_GetOutputDataRate+0x38>)
 80087f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f4:	080088a9 	.word	0x080088a9
 80087f8:	080088b3 	.word	0x080088b3
 80087fc:	080088bb 	.word	0x080088bb
 8008800:	080088cb 	.word	0x080088cb
 8008804:	080088e3 	.word	0x080088e3
 8008808:	080088fb 	.word	0x080088fb
 800880c:	08008913 	.word	0x08008913
 8008810:	0800892b 	.word	0x0800892b
 8008814:	08008943 	.word	0x08008943
 8008818:	0800895b 	.word	0x0800895b
 800881c:	08008973 	.word	0x08008973
 8008820:	0800898b 	.word	0x0800898b
 8008824:	080089a3 	.word	0x080089a3
 8008828:	080089b3 	.word	0x080089b3
 800882c:	080089b3 	.word	0x080089b3
 8008830:	080089b3 	.word	0x080089b3
 8008834:	080089b3 	.word	0x080089b3
 8008838:	080089b3 	.word	0x080089b3
 800883c:	080089b3 	.word	0x080089b3
 8008840:	080088d3 	.word	0x080088d3
 8008844:	080088eb 	.word	0x080088eb
 8008848:	08008903 	.word	0x08008903
 800884c:	0800891b 	.word	0x0800891b
 8008850:	08008933 	.word	0x08008933
 8008854:	0800894b 	.word	0x0800894b
 8008858:	08008963 	.word	0x08008963
 800885c:	0800897b 	.word	0x0800897b
 8008860:	08008993 	.word	0x08008993
 8008864:	080089ab 	.word	0x080089ab
 8008868:	080089b3 	.word	0x080089b3
 800886c:	080089b3 	.word	0x080089b3
 8008870:	080089b3 	.word	0x080089b3
 8008874:	080089b3 	.word	0x080089b3
 8008878:	080089b3 	.word	0x080089b3
 800887c:	080089b3 	.word	0x080089b3
 8008880:	080088c3 	.word	0x080088c3
 8008884:	080088db 	.word	0x080088db
 8008888:	080088f3 	.word	0x080088f3
 800888c:	0800890b 	.word	0x0800890b
 8008890:	08008923 	.word	0x08008923
 8008894:	0800893b 	.word	0x0800893b
 8008898:	08008953 	.word	0x08008953
 800889c:	0800896b 	.word	0x0800896b
 80088a0:	08008983 	.word	0x08008983
 80088a4:	0800899b 	.word	0x0800899b
  {
    case LSM6DSV16X_ODR_OFF:
      *Odr = 0.0f;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	f04f 0200 	mov.w	r2, #0
 80088ae:	601a      	str	r2, [r3, #0]
      break;
 80088b0:	e083      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_1Hz875:
      *Odr = 1.875f;
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	4a43      	ldr	r2, [pc, #268]	@ (80089c4 <LSM6DSV16X_GYRO_GetOutputDataRate+0x208>)
 80088b6:	601a      	str	r2, [r3, #0]
      break;
 80088b8:	e07f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_7Hz5:
      *Odr = 7.5f;
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	4a42      	ldr	r2, [pc, #264]	@ (80089c8 <LSM6DSV16X_GYRO_GetOutputDataRate+0x20c>)
 80088be:	601a      	str	r2, [r3, #0]
      break;
 80088c0:	e07b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_12Hz5:
      *Odr = 12.5f;
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	4a41      	ldr	r2, [pc, #260]	@ (80089cc <LSM6DSV16X_GYRO_GetOutputDataRate+0x210>)
 80088c6:	601a      	str	r2, [r3, #0]
      break;
 80088c8:	e077      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_15Hz:
      *Odr = 15.0f;
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	4a40      	ldr	r2, [pc, #256]	@ (80089d0 <LSM6DSV16X_GYRO_GetOutputDataRate+0x214>)
 80088ce:	601a      	str	r2, [r3, #0]
      break;
 80088d0:	e073      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_15Hz625:
      *Odr = 15.625f;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	4a3f      	ldr	r2, [pc, #252]	@ (80089d4 <LSM6DSV16X_GYRO_GetOutputDataRate+0x218>)
 80088d6:	601a      	str	r2, [r3, #0]
      break;
 80088d8:	e06f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_25Hz:
      *Odr = 25.0f;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	4a3e      	ldr	r2, [pc, #248]	@ (80089d8 <LSM6DSV16X_GYRO_GetOutputDataRate+0x21c>)
 80088de:	601a      	str	r2, [r3, #0]
      break;
 80088e0:	e06b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_30Hz:
      *Odr = 30.0f;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	4a3d      	ldr	r2, [pc, #244]	@ (80089dc <LSM6DSV16X_GYRO_GetOutputDataRate+0x220>)
 80088e6:	601a      	str	r2, [r3, #0]
      break;
 80088e8:	e067      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_31Hz25:
      *Odr = 31.25f;
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	4a3c      	ldr	r2, [pc, #240]	@ (80089e0 <LSM6DSV16X_GYRO_GetOutputDataRate+0x224>)
 80088ee:	601a      	str	r2, [r3, #0]
      break;
 80088f0:	e063      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_50Hz:
      *Odr = 50.0f;
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	4a3b      	ldr	r2, [pc, #236]	@ (80089e4 <LSM6DSV16X_GYRO_GetOutputDataRate+0x228>)
 80088f6:	601a      	str	r2, [r3, #0]
      break;
 80088f8:	e05f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_60Hz:
      *Odr = 60.0f;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	4a3a      	ldr	r2, [pc, #232]	@ (80089e8 <LSM6DSV16X_GYRO_GetOutputDataRate+0x22c>)
 80088fe:	601a      	str	r2, [r3, #0]
      break;
 8008900:	e05b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_62Hz5:
      *Odr = 62.5f;
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	4a39      	ldr	r2, [pc, #228]	@ (80089ec <LSM6DSV16X_GYRO_GetOutputDataRate+0x230>)
 8008906:	601a      	str	r2, [r3, #0]
      break;
 8008908:	e057      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_100Hz:
      *Odr = 100.0f;
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	4a38      	ldr	r2, [pc, #224]	@ (80089f0 <LSM6DSV16X_GYRO_GetOutputDataRate+0x234>)
 800890e:	601a      	str	r2, [r3, #0]
      break;
 8008910:	e053      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_120Hz:
      *Odr = 120.0f;
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	4a37      	ldr	r2, [pc, #220]	@ (80089f4 <LSM6DSV16X_GYRO_GetOutputDataRate+0x238>)
 8008916:	601a      	str	r2, [r3, #0]
      break;
 8008918:	e04f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_125Hz:
      *Odr = 125.0f;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	4a36      	ldr	r2, [pc, #216]	@ (80089f8 <LSM6DSV16X_GYRO_GetOutputDataRate+0x23c>)
 800891e:	601a      	str	r2, [r3, #0]
      break;
 8008920:	e04b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_200Hz:
      *Odr = 200.0f;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	4a35      	ldr	r2, [pc, #212]	@ (80089fc <LSM6DSV16X_GYRO_GetOutputDataRate+0x240>)
 8008926:	601a      	str	r2, [r3, #0]
      break;
 8008928:	e047      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_240Hz:
      *Odr = 240.0f;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	4a34      	ldr	r2, [pc, #208]	@ (8008a00 <LSM6DSV16X_GYRO_GetOutputDataRate+0x244>)
 800892e:	601a      	str	r2, [r3, #0]
      break;
 8008930:	e043      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_250Hz:
      *Odr = 250.0f;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	4a33      	ldr	r2, [pc, #204]	@ (8008a04 <LSM6DSV16X_GYRO_GetOutputDataRate+0x248>)
 8008936:	601a      	str	r2, [r3, #0]
      break;
 8008938:	e03f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_400Hz:
      *Odr = 400.0f;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	4a32      	ldr	r2, [pc, #200]	@ (8008a08 <LSM6DSV16X_GYRO_GetOutputDataRate+0x24c>)
 800893e:	601a      	str	r2, [r3, #0]
      break;
 8008940:	e03b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_480Hz:
      *Odr = 480.0f;
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	4a31      	ldr	r2, [pc, #196]	@ (8008a0c <LSM6DSV16X_GYRO_GetOutputDataRate+0x250>)
 8008946:	601a      	str	r2, [r3, #0]
      break;
 8008948:	e037      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_500Hz:
      *Odr = 500.0f;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	4a30      	ldr	r2, [pc, #192]	@ (8008a10 <LSM6DSV16X_GYRO_GetOutputDataRate+0x254>)
 800894e:	601a      	str	r2, [r3, #0]
      break;
 8008950:	e033      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_800Hz:
      *Odr = 800.0f;
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	4a2f      	ldr	r2, [pc, #188]	@ (8008a14 <LSM6DSV16X_GYRO_GetOutputDataRate+0x258>)
 8008956:	601a      	str	r2, [r3, #0]
      break;
 8008958:	e02f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_960Hz:
      *Odr = 960.0f;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	4a2e      	ldr	r2, [pc, #184]	@ (8008a18 <LSM6DSV16X_GYRO_GetOutputDataRate+0x25c>)
 800895e:	601a      	str	r2, [r3, #0]
      break;
 8008960:	e02b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_1000Hz:
      *Odr = 1000.0f;
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	4a2d      	ldr	r2, [pc, #180]	@ (8008a1c <LSM6DSV16X_GYRO_GetOutputDataRate+0x260>)
 8008966:	601a      	str	r2, [r3, #0]
      break;
 8008968:	e027      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_1600Hz:
      *Odr = 1600.0f;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	4a2c      	ldr	r2, [pc, #176]	@ (8008a20 <LSM6DSV16X_GYRO_GetOutputDataRate+0x264>)
 800896e:	601a      	str	r2, [r3, #0]
      break;
 8008970:	e023      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_1920Hz:
      *Odr = 1920.0f;
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	4a2b      	ldr	r2, [pc, #172]	@ (8008a24 <LSM6DSV16X_GYRO_GetOutputDataRate+0x268>)
 8008976:	601a      	str	r2, [r3, #0]
      break;
 8008978:	e01f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_2000Hz:
      *Odr = 2000.0f;
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	4a2a      	ldr	r2, [pc, #168]	@ (8008a28 <LSM6DSV16X_GYRO_GetOutputDataRate+0x26c>)
 800897e:	601a      	str	r2, [r3, #0]
      break;
 8008980:	e01b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_3200Hz:
      *Odr = 3200.0f;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	4a29      	ldr	r2, [pc, #164]	@ (8008a2c <LSM6DSV16X_GYRO_GetOutputDataRate+0x270>)
 8008986:	601a      	str	r2, [r3, #0]
      break;
 8008988:	e017      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_3840Hz:
      *Odr = 3840.0f;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	4a28      	ldr	r2, [pc, #160]	@ (8008a30 <LSM6DSV16X_GYRO_GetOutputDataRate+0x274>)
 800898e:	601a      	str	r2, [r3, #0]
      break;
 8008990:	e013      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_4000Hz:
      *Odr = 4000.0f;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	4a27      	ldr	r2, [pc, #156]	@ (8008a34 <LSM6DSV16X_GYRO_GetOutputDataRate+0x278>)
 8008996:	601a      	str	r2, [r3, #0]
      break;
 8008998:	e00f      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA02_AT_6400Hz:
      *Odr = 6400.0f;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	4a26      	ldr	r2, [pc, #152]	@ (8008a38 <LSM6DSV16X_GYRO_GetOutputDataRate+0x27c>)
 800899e:	601a      	str	r2, [r3, #0]
      break;
 80089a0:	e00b      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_AT_7680Hz:
      *Odr = 7680.0f;
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	4a25      	ldr	r2, [pc, #148]	@ (8008a3c <LSM6DSV16X_GYRO_GetOutputDataRate+0x280>)
 80089a6:	601a      	str	r2, [r3, #0]
      break;
 80089a8:	e007      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    case LSM6DSV16X_ODR_HA01_AT_8000Hz:
      *Odr = 8000.0f;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	4a24      	ldr	r2, [pc, #144]	@ (8008a40 <LSM6DSV16X_GYRO_GetOutputDataRate+0x284>)
 80089ae:	601a      	str	r2, [r3, #0]
      break;
 80089b0:	e003      	b.n	80089ba <LSM6DSV16X_GYRO_GetOutputDataRate+0x1fe>

    default:
      ret = LSM6DSV16X_ERROR;
 80089b2:	f04f 33ff 	mov.w	r3, #4294967295
 80089b6:	60fb      	str	r3, [r7, #12]
      break;
 80089b8:	bf00      	nop
  }

  return ret;
 80089ba:	68fb      	ldr	r3, [r7, #12]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	3ff00000 	.word	0x3ff00000
 80089c8:	40f00000 	.word	0x40f00000
 80089cc:	41480000 	.word	0x41480000
 80089d0:	41700000 	.word	0x41700000
 80089d4:	417a0000 	.word	0x417a0000
 80089d8:	41c80000 	.word	0x41c80000
 80089dc:	41f00000 	.word	0x41f00000
 80089e0:	41fa0000 	.word	0x41fa0000
 80089e4:	42480000 	.word	0x42480000
 80089e8:	42700000 	.word	0x42700000
 80089ec:	427a0000 	.word	0x427a0000
 80089f0:	42c80000 	.word	0x42c80000
 80089f4:	42f00000 	.word	0x42f00000
 80089f8:	42fa0000 	.word	0x42fa0000
 80089fc:	43480000 	.word	0x43480000
 8008a00:	43700000 	.word	0x43700000
 8008a04:	437a0000 	.word	0x437a0000
 8008a08:	43c80000 	.word	0x43c80000
 8008a0c:	43f00000 	.word	0x43f00000
 8008a10:	43fa0000 	.word	0x43fa0000
 8008a14:	44480000 	.word	0x44480000
 8008a18:	44700000 	.word	0x44700000
 8008a1c:	447a0000 	.word	0x447a0000
 8008a20:	44c80000 	.word	0x44c80000
 8008a24:	44f00000 	.word	0x44f00000
 8008a28:	44fa0000 	.word	0x44fa0000
 8008a2c:	45480000 	.word	0x45480000
 8008a30:	45700000 	.word	0x45700000
 8008a34:	457a0000 	.word	0x457a0000
 8008a38:	45c80000 	.word	0x45c80000
 8008a3c:	45f00000 	.word	0x45f00000
 8008a40:	45fa0000 	.word	0x45fa0000

08008a44 <LSM6DSV16X_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_SetOutputDataRate(LSM6DSV16X_Object_t *pObj, float Odr)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b082      	sub	sp, #8
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	ed87 0a00 	vstr	s0, [r7]
  if (pObj->gyro_is_enabled == 1U)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d106      	bne.n	8008a68 <LSM6DSV16X_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8008a5a:	ed97 0a00 	vldr	s0, [r7]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fa94 	bl	8008f8c <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled>
 8008a64:	4603      	mov	r3, r0
 8008a66:	e005      	b.n	8008a74 <LSM6DSV16X_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8008a68:	ed97 0a00 	vldr	s0, [r7]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 fb23 	bl	80090b8 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled>
 8008a72:	4603      	mov	r3, r0
  }
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3708      	adds	r7, #8
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <LSM6DSV16X_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_GetFullScale(LSM6DSV16X_Object_t *pObj, int32_t  *FullScale)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSV16X_OK;
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_gy_full_scale_t fs_low_level;

  /* Read actual full scale selection from sensor */
  if (lsm6dsv16x_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSV16X_OK)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	3320      	adds	r3, #32
 8008a8e:	f107 020b 	add.w	r2, r7, #11
 8008a92:	4611      	mov	r1, r2
 8008a94:	4618      	mov	r0, r3
 8008a96:	f000 ff85 	bl	80099a4 <lsm6dsv16x_gy_full_scale_get>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d002      	beq.n	8008aa6 <LSM6DSV16X_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSV16X_ERROR;
 8008aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8008aa4:	e041      	b.n	8008b2a <LSM6DSV16X_GYRO_GetFullScale+0xae>
  }

  switch (fs_low_level)
 8008aa6:	7afb      	ldrb	r3, [r7, #11]
 8008aa8:	2b0c      	cmp	r3, #12
 8008aaa:	d839      	bhi.n	8008b20 <LSM6DSV16X_GYRO_GetFullScale+0xa4>
 8008aac:	a201      	add	r2, pc, #4	@ (adr r2, 8008ab4 <LSM6DSV16X_GYRO_GetFullScale+0x38>)
 8008aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab2:	bf00      	nop
 8008ab4:	08008ae9 	.word	0x08008ae9
 8008ab8:	08008af1 	.word	0x08008af1
 8008abc:	08008af9 	.word	0x08008af9
 8008ac0:	08008b03 	.word	0x08008b03
 8008ac4:	08008b0d 	.word	0x08008b0d
 8008ac8:	08008b21 	.word	0x08008b21
 8008acc:	08008b21 	.word	0x08008b21
 8008ad0:	08008b21 	.word	0x08008b21
 8008ad4:	08008b21 	.word	0x08008b21
 8008ad8:	08008b21 	.word	0x08008b21
 8008adc:	08008b21 	.word	0x08008b21
 8008ae0:	08008b21 	.word	0x08008b21
 8008ae4:	08008b17 	.word	0x08008b17
  {
    case LSM6DSV16X_125dps:
      *FullScale =  125;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	227d      	movs	r2, #125	@ 0x7d
 8008aec:	601a      	str	r2, [r3, #0]
      break;
 8008aee:	e01b      	b.n	8008b28 <LSM6DSV16X_GYRO_GetFullScale+0xac>

    case LSM6DSV16X_250dps:
      *FullScale =  250;
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	22fa      	movs	r2, #250	@ 0xfa
 8008af4:	601a      	str	r2, [r3, #0]
      break;
 8008af6:	e017      	b.n	8008b28 <LSM6DSV16X_GYRO_GetFullScale+0xac>

    case LSM6DSV16X_500dps:
      *FullScale =  500;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8008afe:	601a      	str	r2, [r3, #0]
      break;
 8008b00:	e012      	b.n	8008b28 <LSM6DSV16X_GYRO_GetFullScale+0xac>

    case LSM6DSV16X_1000dps:
      *FullScale = 1000;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008b08:	601a      	str	r2, [r3, #0]
      break;
 8008b0a:	e00d      	b.n	8008b28 <LSM6DSV16X_GYRO_GetFullScale+0xac>

    case LSM6DSV16X_2000dps:
      *FullScale = 2000;
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008b12:	601a      	str	r2, [r3, #0]
      break;
 8008b14:	e008      	b.n	8008b28 <LSM6DSV16X_GYRO_GetFullScale+0xac>

    case LSM6DSV16X_4000dps:
      *FullScale = 4000;
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8008b1c:	601a      	str	r2, [r3, #0]
      break;
 8008b1e:	e003      	b.n	8008b28 <LSM6DSV16X_GYRO_GetFullScale+0xac>

    default:
      ret = LSM6DSV16X_ERROR;
 8008b20:	f04f 33ff 	mov.w	r3, #4294967295
 8008b24:	60fb      	str	r3, [r7, #12]
      break;
 8008b26:	bf00      	nop
  }

  return ret;
 8008b28:	68fb      	ldr	r3, [r7, #12]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3710      	adds	r7, #16
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	bf00      	nop

08008b34 <LSM6DSV16X_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_SetFullScale(LSM6DSV16X_Object_t *pObj, int32_t FullScale)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_gy_full_scale_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSV16X_125dps
           : (FullScale <= 250)  ? LSM6DSV16X_250dps
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	2b7d      	cmp	r3, #125	@ 0x7d
 8008b42:	dd18      	ble.n	8008b76 <LSM6DSV16X_GYRO_SetFullScale+0x42>
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	2bfa      	cmp	r3, #250	@ 0xfa
 8008b48:	dd13      	ble.n	8008b72 <LSM6DSV16X_GYRO_SetFullScale+0x3e>
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008b50:	dd0d      	ble.n	8008b6e <LSM6DSV16X_GYRO_SetFullScale+0x3a>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b58:	dd07      	ble.n	8008b6a <LSM6DSV16X_GYRO_SetFullScale+0x36>
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008b60:	dc01      	bgt.n	8008b66 <LSM6DSV16X_GYRO_SetFullScale+0x32>
 8008b62:	2304      	movs	r3, #4
 8008b64:	e008      	b.n	8008b78 <LSM6DSV16X_GYRO_SetFullScale+0x44>
 8008b66:	230c      	movs	r3, #12
 8008b68:	e006      	b.n	8008b78 <LSM6DSV16X_GYRO_SetFullScale+0x44>
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e004      	b.n	8008b78 <LSM6DSV16X_GYRO_SetFullScale+0x44>
 8008b6e:	2302      	movs	r3, #2
 8008b70:	e002      	b.n	8008b78 <LSM6DSV16X_GYRO_SetFullScale+0x44>
 8008b72:	2301      	movs	r3, #1
 8008b74:	e000      	b.n	8008b78 <LSM6DSV16X_GYRO_SetFullScale+0x44>
 8008b76:	2300      	movs	r3, #0
  new_fs = (FullScale <= 125)  ? LSM6DSV16X_125dps
 8008b78:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSV16X_500dps
           : (FullScale <= 1000) ? LSM6DSV16X_1000dps
           : (FullScale <= 2000) ? LSM6DSV16X_2000dps
           :                       LSM6DSV16X_4000dps;

  if (lsm6dsv16x_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSV16X_OK)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	3320      	adds	r3, #32
 8008b7e:	7bfa      	ldrb	r2, [r7, #15]
 8008b80:	4611      	mov	r1, r2
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 fee8 	bl	8009958 <lsm6dsv16x_gy_full_scale_set>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d002      	beq.n	8008b94 <LSM6DSV16X_GYRO_SetFullScale+0x60>
  {
    return LSM6DSV16X_ERROR;
 8008b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008b92:	e000      	b.n	8008b96 <LSM6DSV16X_GYRO_SetFullScale+0x62>
  }

  return LSM6DSV16X_OK;
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <LSM6DSV16X_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_GetAxesRaw(LSM6DSV16X_Object_t *pObj, LSM6DSV16X_AxesRaw_t *Value)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b084      	sub	sp, #16
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
 8008ba6:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_axis3bit16_t data_raw;

  /* Read raw data values */
  if (lsm6dsv16x_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSV16X_OK)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	3320      	adds	r3, #32
 8008bac:	f107 0208 	add.w	r2, r7, #8
 8008bb0:	4611      	mov	r1, r2
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f000 ffb2 	bl	8009b1c <lsm6dsv16x_angular_rate_raw_get>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d002      	beq.n	8008bc4 <LSM6DSV16X_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSV16X_ERROR;
 8008bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008bc2:	e00c      	b.n	8008bde <LSM6DSV16X_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data */
  Value->x = data_raw.i16bit[0];
 8008bc4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8008bcc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8008bd4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	809a      	strh	r2, [r3, #4]

  return LSM6DSV16X_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <LSM6DSV16X_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_GYRO_GetAxes(LSM6DSV16X_Object_t *pObj, LSM6DSV16X_Axes_t *AngularRate)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b086      	sub	sp, #24
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
 8008bee:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8008bf0:	f04f 0300 	mov.w	r3, #0
 8008bf4:	60fb      	str	r3, [r7, #12]

  /* Read raw data values */
  if (lsm6dsv16x_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSV16X_OK)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	3320      	adds	r3, #32
 8008bfa:	f107 0210 	add.w	r2, r7, #16
 8008bfe:	4611      	mov	r1, r2
 8008c00:	4618      	mov	r0, r3
 8008c02:	f000 ff8b 	bl	8009b1c <lsm6dsv16x_angular_rate_raw_get>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d002      	beq.n	8008c12 <LSM6DSV16X_GYRO_GetAxes+0x2c>
  {
    return LSM6DSV16X_ERROR;
 8008c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c10:	e03c      	b.n	8008c8c <LSM6DSV16X_GYRO_GetAxes+0xa6>
  }

  /* Get LSM6DSV16X actual sensitivity */
  if (LSM6DSV16X_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSV16X_OK)
 8008c12:	f107 030c 	add.w	r3, r7, #12
 8008c16:	4619      	mov	r1, r3
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f7ff fd6b 	bl	80086f4 <LSM6DSV16X_GYRO_GetSensitivity>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d002      	beq.n	8008c2a <LSM6DSV16X_GYRO_GetAxes+0x44>
  {
    return LSM6DSV16X_ERROR;
 8008c24:	f04f 33ff 	mov.w	r3, #4294967295
 8008c28:	e030      	b.n	8008c8c <LSM6DSV16X_GYRO_GetAxes+0xa6>
  }

  /* Calculate the data */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8008c2a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008c2e:	ee07 3a90 	vmov	s15, r3
 8008c32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008c36:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c42:	ee17 2a90 	vmov	r2, s15
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8008c4a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008c4e:	ee07 3a90 	vmov	s15, r3
 8008c52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008c56:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c62:	ee17 2a90 	vmov	r2, s15
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8008c6a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008c6e:	ee07 3a90 	vmov	s15, r3
 8008c72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008c76:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c82:	ee17 2a90 	vmov	r2, s15
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	609a      	str	r2, [r3, #8]

  return LSM6DSV16X_OK;
 8008c8a:	2300      	movs	r3, #0
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3718      	adds	r7, #24
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <LSM6DSV16X_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_Write_Reg(LSM6DSV16X_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	70fb      	strb	r3, [r7, #3]
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsv16x_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSV16X_OK)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f103 0020 	add.w	r0, r3, #32
 8008caa:	1cba      	adds	r2, r7, #2
 8008cac:	78f9      	ldrb	r1, [r7, #3]
 8008cae:	2301      	movs	r3, #1
 8008cb0:	f000 fae4 	bl	800927c <lsm6dsv16x_write_reg>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <LSM6DSV16X_Write_Reg+0x2c>
  {
    return LSM6DSV16X_ERROR;
 8008cba:	f04f 33ff 	mov.w	r3, #4294967295
 8008cbe:	e000      	b.n	8008cc2 <LSM6DSV16X_Write_Reg+0x2e>
  }

  return LSM6DSV16X_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}

08008cca <LSM6DSV16X_Set_Mem_Bank>:
  * @param  Val the value of memory bank in reg FUNC_CFG_ACCESS
  *         0 - LSM6DSV16X_MAIN_MEM_BANK, 1 - LSM6DSV16X_EMBED_FUNC_MEM_BANK, 2 - LSM6DSV16X_SENSOR_HUB_MEM_BANK
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSV16X_Set_Mem_Bank(LSM6DSV16X_Object_t *pObj, uint8_t Val)
{
 8008cca:	b580      	push	{r7, lr}
 8008ccc:	b084      	sub	sp, #16
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
 8008cd2:	460b      	mov	r3, r1
 8008cd4:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LSM6DSV16X_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	60fb      	str	r3, [r7, #12]
  lsm6dsv16x_mem_bank_t reg;

  reg = (Val == 1U) ? LSM6DSV16X_EMBED_FUNC_MEM_BANK
        : (Val == 2U) ? LSM6DSV16X_SENSOR_HUB_MEM_BANK
 8008cda:	78fb      	ldrb	r3, [r7, #3]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d006      	beq.n	8008cee <LSM6DSV16X_Set_Mem_Bank+0x24>
 8008ce0:	78fb      	ldrb	r3, [r7, #3]
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d101      	bne.n	8008cea <LSM6DSV16X_Set_Mem_Bank+0x20>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e002      	b.n	8008cf0 <LSM6DSV16X_Set_Mem_Bank+0x26>
 8008cea:	2300      	movs	r3, #0
 8008cec:	e000      	b.n	8008cf0 <LSM6DSV16X_Set_Mem_Bank+0x26>
 8008cee:	2301      	movs	r3, #1
  reg = (Val == 1U) ? LSM6DSV16X_EMBED_FUNC_MEM_BANK
 8008cf0:	72fb      	strb	r3, [r7, #11]
        :               LSM6DSV16X_MAIN_MEM_BANK;

  if (lsm6dsv16x_mem_bank_set(&(pObj->Ctx), reg) != LSM6DSV16X_OK)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	3320      	adds	r3, #32
 8008cf6:	7afa      	ldrb	r2, [r7, #11]
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f000 fadc 	bl	80092b8 <lsm6dsv16x_mem_bank_set>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d002      	beq.n	8008d0c <LSM6DSV16X_Set_Mem_Bank+0x42>
  {
    ret = LSM6DSV16X_ERROR;
 8008d06:	f04f 33ff 	mov.w	r3, #4294967295
 8008d0a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
	...

08008d18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled(LSM6DSV16X_Object_t *pObj, float Odr)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsv16x_data_rate_t new_odr;

  new_odr = (Odr <=  1.875f) ? LSM6DSV16X_ODR_AT_1Hz875
            : (Odr <=    7.5f) ? LSM6DSV16X_ODR_AT_7Hz5
 8008d24:	edd7 7a00 	vldr	s15, [r7]
 8008d28:	eeb7 7a0e 	vmov.f32	s14, #126	@ 0x3ff00000  1.875
 8008d2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d34:	d801      	bhi.n	8008d3a <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x22>
 8008d36:	2301      	movs	r3, #1
 8008d38:	e06e      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008d3a:	edd7 7a00 	vldr	s15, [r7]
 8008d3e:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 8008d42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d4a:	d801      	bhi.n	8008d50 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x38>
 8008d4c:	2302      	movs	r3, #2
 8008d4e:	e063      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008d50:	edd7 7a00 	vldr	s15, [r7]
 8008d54:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8008d58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d60:	d801      	bhi.n	8008d66 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8008d62:	2303      	movs	r3, #3
 8008d64:	e058      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008d66:	edd7 7a00 	vldr	s15, [r7]
 8008d6a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8008d6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d76:	d801      	bhi.n	8008d7c <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x64>
 8008d78:	2304      	movs	r3, #4
 8008d7a:	e04d      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008d7c:	edd7 7a00 	vldr	s15, [r7]
 8008d80:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008e40 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x128>
 8008d84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d8c:	d801      	bhi.n	8008d92 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8008d8e:	2305      	movs	r3, #5
 8008d90:	e042      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008d92:	edd7 7a00 	vldr	s15, [r7]
 8008d96:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8008e44 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x12c>
 8008d9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da2:	d801      	bhi.n	8008da8 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x90>
 8008da4:	2306      	movs	r3, #6
 8008da6:	e037      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008da8:	edd7 7a00 	vldr	s15, [r7]
 8008dac:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8008e48 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x130>
 8008db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db8:	d801      	bhi.n	8008dbe <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8008dba:	2307      	movs	r3, #7
 8008dbc:	e02c      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008dbe:	edd7 7a00 	vldr	s15, [r7]
 8008dc2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8008e4c <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x134>
 8008dc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dce:	d801      	bhi.n	8008dd4 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8008dd0:	2308      	movs	r3, #8
 8008dd2:	e021      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008dd4:	edd7 7a00 	vldr	s15, [r7]
 8008dd8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008e50 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x138>
 8008ddc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008de4:	d801      	bhi.n	8008dea <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8008de6:	2309      	movs	r3, #9
 8008de8:	e016      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008dea:	edd7 7a00 	vldr	s15, [r7]
 8008dee:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008e54 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x13c>
 8008df2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dfa:	d801      	bhi.n	8008e00 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0xe8>
 8008dfc:	230a      	movs	r3, #10
 8008dfe:	e00b      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008e00:	edd7 7a00 	vldr	s15, [r7]
 8008e04:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8008e58 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x140>
 8008e08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e10:	d801      	bhi.n	8008e16 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0xfe>
 8008e12:	230b      	movs	r3, #11
 8008e14:	e000      	b.n	8008e18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x100>
 8008e16:	230c      	movs	r3, #12
  new_odr = (Odr <=  1.875f) ? LSM6DSV16X_ODR_AT_1Hz875
 8008e18:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1920.0f) ? LSM6DSV16X_ODR_AT_1920Hz
            : (Odr <= 3840.0f) ? LSM6DSV16X_ODR_AT_3840Hz
            :                    LSM6DSV16X_ODR_AT_7680Hz;

  /* Output data rate selection */
  if (lsm6dsv16x_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSV16X_OK)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	3320      	adds	r3, #32
 8008e1e:	7bfa      	ldrb	r2, [r7, #15]
 8008e20:	4611      	mov	r1, r2
 8008e22:	4618      	mov	r0, r3
 8008e24:	f000 fa8a 	bl	800933c <lsm6dsv16x_xl_data_rate_set>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d002      	beq.n	8008e34 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x11c>
  {
    return LSM6DSV16X_ERROR;
 8008e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8008e32:	e000      	b.n	8008e36 <LSM6DSV16X_ACC_SetOutputDataRate_When_Enabled+0x11e>
  }

  return LSM6DSV16X_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	42700000 	.word	0x42700000
 8008e44:	42f00000 	.word	0x42f00000
 8008e48:	43700000 	.word	0x43700000
 8008e4c:	43f00000 	.word	0x43f00000
 8008e50:	44700000 	.word	0x44700000
 8008e54:	44f00000 	.word	0x44f00000
 8008e58:	45700000 	.word	0x45700000

08008e5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled(LSM6DSV16X_Object_t *pObj, float Odr)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=  1.875f) ? LSM6DSV16X_ODR_AT_1Hz875
                  : (Odr <=    7.5f) ? LSM6DSV16X_ODR_AT_7Hz5
 8008e68:	edd7 7a00 	vldr	s15, [r7]
 8008e6c:	eeb7 7a0e 	vmov.f32	s14, #126	@ 0x3ff00000  1.875
 8008e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e78:	d801      	bhi.n	8008e7e <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x22>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	e06e      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008e7e:	edd7 7a00 	vldr	s15, [r7]
 8008e82:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 8008e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e8e:	d801      	bhi.n	8008e94 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x38>
 8008e90:	2302      	movs	r3, #2
 8008e92:	e063      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008e94:	edd7 7a00 	vldr	s15, [r7]
 8008e98:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8008e9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ea4:	d801      	bhi.n	8008eaa <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e058      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008eaa:	edd7 7a00 	vldr	s15, [r7]
 8008eae:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8008eb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eba:	d801      	bhi.n	8008ec0 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x64>
 8008ebc:	2304      	movs	r3, #4
 8008ebe:	e04d      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008ec0:	edd7 7a00 	vldr	s15, [r7]
 8008ec4:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8008f70 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x114>
 8008ec8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ed0:	d801      	bhi.n	8008ed6 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8008ed2:	2305      	movs	r3, #5
 8008ed4:	e042      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008ed6:	edd7 7a00 	vldr	s15, [r7]
 8008eda:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8008f74 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x118>
 8008ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ee6:	d801      	bhi.n	8008eec <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x90>
 8008ee8:	2306      	movs	r3, #6
 8008eea:	e037      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008eec:	edd7 7a00 	vldr	s15, [r7]
 8008ef0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8008f78 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x11c>
 8008ef4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efc:	d801      	bhi.n	8008f02 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8008efe:	2307      	movs	r3, #7
 8008f00:	e02c      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008f02:	edd7 7a00 	vldr	s15, [r7]
 8008f06:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008f7c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x120>
 8008f0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f12:	d801      	bhi.n	8008f18 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8008f14:	2308      	movs	r3, #8
 8008f16:	e021      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008f18:	edd7 7a00 	vldr	s15, [r7]
 8008f1c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008f80 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x124>
 8008f20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f28:	d801      	bhi.n	8008f2e <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8008f2a:	2309      	movs	r3, #9
 8008f2c:	e016      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008f2e:	edd7 7a00 	vldr	s15, [r7]
 8008f32:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8008f84 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x128>
 8008f36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f3e:	d801      	bhi.n	8008f44 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8008f40:	230a      	movs	r3, #10
 8008f42:	e00b      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008f44:	edd7 7a00 	vldr	s15, [r7]
 8008f48:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8008f88 <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x12c>
 8008f4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f54:	d801      	bhi.n	8008f5a <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0xfe>
 8008f56:	230b      	movs	r3, #11
 8008f58:	e000      	b.n	8008f5c <LSM6DSV16X_ACC_SetOutputDataRate_When_Disabled+0x100>
 8008f5a:	230c      	movs	r3, #12
  pObj->acc_odr = (Odr <=  1.875f) ? LSM6DSV16X_ODR_AT_1Hz875
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  960.0f) ? LSM6DSV16X_ODR_AT_960Hz
                  : (Odr <= 1920.0f) ? LSM6DSV16X_ODR_AT_1920Hz
                  : (Odr <= 3840.0f) ? LSM6DSV16X_ODR_AT_3840Hz
                  :                    LSM6DSV16X_ODR_AT_7680Hz;

  return LSM6DSV16X_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	42700000 	.word	0x42700000
 8008f74:	42f00000 	.word	0x42f00000
 8008f78:	43700000 	.word	0x43700000
 8008f7c:	43f00000 	.word	0x43f00000
 8008f80:	44700000 	.word	0x44700000
 8008f84:	44f00000 	.word	0x44f00000
 8008f88:	45700000 	.word	0x45700000

08008f8c <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled(LSM6DSV16X_Object_t *pObj, float Odr)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsv16x_data_rate_t new_odr;

  new_odr = (Odr <=    7.5f) ? LSM6DSV16X_ODR_AT_7Hz5
            : (Odr <=   15.0f) ? LSM6DSV16X_ODR_AT_15Hz
 8008f98:	edd7 7a00 	vldr	s15, [r7]
 8008f9c:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 8008fa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fa8:	d801      	bhi.n	8008fae <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8008faa:	2302      	movs	r3, #2
 8008fac:	e063      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8008fae:	edd7 7a00 	vldr	s15, [r7]
 8008fb2:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8008fb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fbe:	d801      	bhi.n	8008fc4 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	e058      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8008fc4:	edd7 7a00 	vldr	s15, [r7]
 8008fc8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8008fcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fd4:	d801      	bhi.n	8008fda <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8008fd6:	2304      	movs	r3, #4
 8008fd8:	e04d      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8008fda:	edd7 7a00 	vldr	s15, [r7]
 8008fde:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800909c <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8008fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fea:	d801      	bhi.n	8008ff0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8008fec:	2305      	movs	r3, #5
 8008fee:	e042      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8008ff0:	edd7 7a00 	vldr	s15, [r7]
 8008ff4:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80090a0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8008ff8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009000:	d801      	bhi.n	8009006 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8009002:	2306      	movs	r3, #6
 8009004:	e037      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8009006:	edd7 7a00 	vldr	s15, [r7]
 800900a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80090a4 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x118>
 800900e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009016:	d801      	bhi.n	800901c <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8009018:	2307      	movs	r3, #7
 800901a:	e02c      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 800901c:	edd7 7a00 	vldr	s15, [r7]
 8009020:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80090a8 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x11c>
 8009024:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800902c:	d801      	bhi.n	8009032 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800902e:	2308      	movs	r3, #8
 8009030:	e021      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8009032:	edd7 7a00 	vldr	s15, [r7]
 8009036:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80090ac <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x120>
 800903a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800903e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009042:	d801      	bhi.n	8009048 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8009044:	2309      	movs	r3, #9
 8009046:	e016      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8009048:	edd7 7a00 	vldr	s15, [r7]
 800904c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80090b0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x124>
 8009050:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009058:	d801      	bhi.n	800905e <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800905a:	230a      	movs	r3, #10
 800905c:	e00b      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 800905e:	edd7 7a00 	vldr	s15, [r7]
 8009062:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80090b4 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x128>
 8009066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800906a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800906e:	d801      	bhi.n	8009074 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xe8>
 8009070:	230b      	movs	r3, #11
 8009072:	e000      	b.n	8009076 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0xea>
 8009074:	230c      	movs	r3, #12
  new_odr = (Odr <=    7.5f) ? LSM6DSV16X_ODR_AT_7Hz5
 8009076:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1920.0f) ? LSM6DSV16X_ODR_AT_1920Hz
            : (Odr <= 3840.0f) ? LSM6DSV16X_ODR_AT_3840Hz
            :                    LSM6DSV16X_ODR_AT_7680Hz;

  /* Output data rate selection */
  if (lsm6dsv16x_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSV16X_OK)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	3320      	adds	r3, #32
 800907c:	7bfa      	ldrb	r2, [r7, #15]
 800907e:	4611      	mov	r1, r2
 8009080:	4618      	mov	r0, r3
 8009082:	f000 fabd 	bl	8009600 <lsm6dsv16x_gy_data_rate_set>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSV16X_ERROR;
 800908c:	f04f 33ff 	mov.w	r3, #4294967295
 8009090:	e000      	b.n	8009094 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSV16X_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3710      	adds	r7, #16
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	42700000 	.word	0x42700000
 80090a0:	42f00000 	.word	0x42f00000
 80090a4:	43700000 	.word	0x43700000
 80090a8:	43f00000 	.word	0x43f00000
 80090ac:	44700000 	.word	0x44700000
 80090b0:	44f00000 	.word	0x44f00000
 80090b4:	45700000 	.word	0x45700000

080090b8 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled(LSM6DSV16X_Object_t *pObj, float Odr)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=    7.5f) ? LSM6DSV16X_ODR_AT_7Hz5
                   : (Odr <=   15.0f) ? LSM6DSV16X_ODR_AT_15Hz
 80090c4:	edd7 7a00 	vldr	s15, [r7]
 80090c8:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 80090cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d4:	d801      	bhi.n	80090da <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80090d6:	2302      	movs	r3, #2
 80090d8:	e063      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 80090da:	edd7 7a00 	vldr	s15, [r7]
 80090de:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80090e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ea:	d801      	bhi.n	80090f0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80090ec:	2303      	movs	r3, #3
 80090ee:	e058      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 80090f0:	edd7 7a00 	vldr	s15, [r7]
 80090f4:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80090f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009100:	d801      	bhi.n	8009106 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8009102:	2304      	movs	r3, #4
 8009104:	e04d      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 8009106:	edd7 7a00 	vldr	s15, [r7]
 800910a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80091b8 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x100>
 800910e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009116:	d801      	bhi.n	800911c <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8009118:	2305      	movs	r3, #5
 800911a:	e042      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 800911c:	edd7 7a00 	vldr	s15, [r7]
 8009120:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80091bc <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x104>
 8009124:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800912c:	d801      	bhi.n	8009132 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 800912e:	2306      	movs	r3, #6
 8009130:	e037      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 8009132:	edd7 7a00 	vldr	s15, [r7]
 8009136:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80091c0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x108>
 800913a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800913e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009142:	d801      	bhi.n	8009148 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8009144:	2307      	movs	r3, #7
 8009146:	e02c      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 8009148:	edd7 7a00 	vldr	s15, [r7]
 800914c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80091c4 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x10c>
 8009150:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009158:	d801      	bhi.n	800915e <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800915a:	2308      	movs	r3, #8
 800915c:	e021      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 800915e:	edd7 7a00 	vldr	s15, [r7]
 8009162:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80091c8 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x110>
 8009166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800916a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800916e:	d801      	bhi.n	8009174 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8009170:	2309      	movs	r3, #9
 8009172:	e016      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 8009174:	edd7 7a00 	vldr	s15, [r7]
 8009178:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80091cc <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x114>
 800917c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009184:	d801      	bhi.n	800918a <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8009186:	230a      	movs	r3, #10
 8009188:	e00b      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 800918a:	edd7 7a00 	vldr	s15, [r7]
 800918e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80091d0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0x118>
 8009192:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919a:	d801      	bhi.n	80091a0 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 800919c:	230b      	movs	r3, #11
 800919e:	e000      	b.n	80091a2 <LSM6DSV16X_GYRO_SetOutputDataRate_When_Disabled+0xea>
 80091a0:	230c      	movs	r3, #12
  pObj->gyro_odr = (Odr <=    7.5f) ? LSM6DSV16X_ODR_AT_7Hz5
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
                   : (Odr <=  960.0f) ? LSM6DSV16X_ODR_AT_960Hz
                   : (Odr <= 1920.0f) ? LSM6DSV16X_ODR_AT_1920Hz
                   : (Odr <= 3840.0f) ? LSM6DSV16X_ODR_AT_3840Hz
                   :                    LSM6DSV16X_ODR_AT_7680Hz;

  return LSM6DSV16X_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	370c      	adds	r7, #12
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	42700000 	.word	0x42700000
 80091bc:	42f00000 	.word	0x42f00000
 80091c0:	43700000 	.word	0x43700000
 80091c4:	43f00000 	.word	0x43f00000
 80091c8:	44700000 	.word	0x44700000
 80091cc:	44f00000 	.word	0x44f00000
 80091d0:	45700000 	.word	0x45700000

080091d4 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80091d4:	b590      	push	{r4, r7, lr}
 80091d6:	b087      	sub	sp, #28
 80091d8:	af00      	add	r7, sp, #0
 80091da:	60f8      	str	r0, [r7, #12]
 80091dc:	607a      	str	r2, [r7, #4]
 80091de:	461a      	mov	r2, r3
 80091e0:	460b      	mov	r3, r1
 80091e2:	72fb      	strb	r3, [r7, #11]
 80091e4:	4613      	mov	r3, r2
 80091e6:	813b      	strh	r3, [r7, #8]
  LSM6DSV16X_Object_t *pObj = (LSM6DSV16X_Object_t *)Handle;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	695c      	ldr	r4, [r3, #20]
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	7b1b      	ldrb	r3, [r3, #12]
 80091f4:	4618      	mov	r0, r3
 80091f6:	7afb      	ldrb	r3, [r7, #11]
 80091f8:	b299      	uxth	r1, r3
 80091fa:	893b      	ldrh	r3, [r7, #8]
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	47a0      	blx	r4
 8009200:	4603      	mov	r3, r0
}
 8009202:	4618      	mov	r0, r3
 8009204:	371c      	adds	r7, #28
 8009206:	46bd      	mov	sp, r7
 8009208:	bd90      	pop	{r4, r7, pc}

0800920a <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800920a:	b590      	push	{r4, r7, lr}
 800920c:	b087      	sub	sp, #28
 800920e:	af00      	add	r7, sp, #0
 8009210:	60f8      	str	r0, [r7, #12]
 8009212:	607a      	str	r2, [r7, #4]
 8009214:	461a      	mov	r2, r3
 8009216:	460b      	mov	r3, r1
 8009218:	72fb      	strb	r3, [r7, #11]
 800921a:	4613      	mov	r3, r2
 800921c:	813b      	strh	r3, [r7, #8]
  LSM6DSV16X_Object_t *pObj = (LSM6DSV16X_Object_t *)Handle;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	691c      	ldr	r4, [r3, #16]
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	7b1b      	ldrb	r3, [r3, #12]
 800922a:	4618      	mov	r0, r3
 800922c:	7afb      	ldrb	r3, [r7, #11]
 800922e:	b299      	uxth	r1, r3
 8009230:	893b      	ldrh	r3, [r7, #8]
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	47a0      	blx	r4
 8009236:	4603      	mov	r3, r0
}
 8009238:	4618      	mov	r0, r3
 800923a:	371c      	adds	r7, #28
 800923c:	46bd      	mov	sp, r7
 800923e:	bd90      	pop	{r4, r7, pc}

08009240 <lsm6dsv16x_read_reg>:
  *
  */
int32_t __weak lsm6dsv16x_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 8009240:	b590      	push	{r4, r7, lr}
 8009242:	b087      	sub	sp, #28
 8009244:	af00      	add	r7, sp, #0
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	607a      	str	r2, [r7, #4]
 800924a:	461a      	mov	r2, r3
 800924c:	460b      	mov	r3, r1
 800924e:	72fb      	strb	r3, [r7, #11]
 8009250:	4613      	mov	r3, r2
 8009252:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d102      	bne.n	8009260 <lsm6dsv16x_read_reg+0x20>
  {
    return -1;
 800925a:	f04f 33ff 	mov.w	r3, #4294967295
 800925e:	e009      	b.n	8009274 <lsm6dsv16x_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	685c      	ldr	r4, [r3, #4]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	68d8      	ldr	r0, [r3, #12]
 8009268:	893b      	ldrh	r3, [r7, #8]
 800926a:	7af9      	ldrb	r1, [r7, #11]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	47a0      	blx	r4
 8009270:	6178      	str	r0, [r7, #20]

  return ret;
 8009272:	697b      	ldr	r3, [r7, #20]
}
 8009274:	4618      	mov	r0, r3
 8009276:	371c      	adds	r7, #28
 8009278:	46bd      	mov	sp, r7
 800927a:	bd90      	pop	{r4, r7, pc}

0800927c <lsm6dsv16x_write_reg>:
  *
  */
int32_t __weak lsm6dsv16x_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 800927c:	b590      	push	{r4, r7, lr}
 800927e:	b087      	sub	sp, #28
 8009280:	af00      	add	r7, sp, #0
 8009282:	60f8      	str	r0, [r7, #12]
 8009284:	607a      	str	r2, [r7, #4]
 8009286:	461a      	mov	r2, r3
 8009288:	460b      	mov	r3, r1
 800928a:	72fb      	strb	r3, [r7, #11]
 800928c:	4613      	mov	r3, r2
 800928e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d102      	bne.n	800929c <lsm6dsv16x_write_reg+0x20>
  {
    return -1;
 8009296:	f04f 33ff 	mov.w	r3, #4294967295
 800929a:	e009      	b.n	80092b0 <lsm6dsv16x_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681c      	ldr	r4, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	68d8      	ldr	r0, [r3, #12]
 80092a4:	893b      	ldrh	r3, [r7, #8]
 80092a6:	7af9      	ldrb	r1, [r7, #11]
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	47a0      	blx	r4
 80092ac:	6178      	str	r0, [r7, #20]

  return ret;
 80092ae:	697b      	ldr	r3, [r7, #20]
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	371c      	adds	r7, #28
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd90      	pop	{r4, r7, pc}

080092b8 <lsm6dsv16x_mem_bank_set>:
  * @param  val      MAIN_MEM_BANK, EMBED_FUNC_MEM_BANK,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_mem_bank_set(const stmdev_ctx_t *ctx, lsm6dsv16x_mem_bank_t val)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	460b      	mov	r3, r1
 80092c2:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80092c4:	f107 0208 	add.w	r2, r7, #8
 80092c8:	2301      	movs	r3, #1
 80092ca:	2101      	movs	r1, #1
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f7ff ffb7 	bl	8009240 <lsm6dsv16x_read_reg>
 80092d2:	60f8      	str	r0, [r7, #12]
  if (ret != 0)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d001      	beq.n	80092de <lsm6dsv16x_mem_bank_set+0x26>
  {
    return ret;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	e019      	b.n	8009312 <lsm6dsv16x_mem_bank_set+0x5a>
  }

  func_cfg_access.shub_reg_access = ((uint8_t)val & 0x02U) >> 1;
 80092de:	78fb      	ldrb	r3, [r7, #3]
 80092e0:	085b      	lsrs	r3, r3, #1
 80092e2:	f003 0301 	and.w	r3, r3, #1
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	7a3b      	ldrb	r3, [r7, #8]
 80092ea:	f362 1386 	bfi	r3, r2, #6, #1
 80092ee:	723b      	strb	r3, [r7, #8]
  func_cfg_access.emb_func_reg_access = (uint8_t)val & 0x01U;
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	f003 0301 	and.w	r3, r3, #1
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	7a3b      	ldrb	r3, [r7, #8]
 80092fa:	f362 13c7 	bfi	r3, r2, #7, #1
 80092fe:	723b      	strb	r3, [r7, #8]
  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8009300:	f107 0208 	add.w	r2, r7, #8
 8009304:	2301      	movs	r3, #1
 8009306:	2101      	movs	r1, #1
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f7ff ffb7 	bl	800927c <lsm6dsv16x_write_reg>
 800930e:	60f8      	str	r0, [r7, #12]

  return ret;
 8009310:	68fb      	ldr	r3, [r7, #12]
}
 8009312:	4618      	mov	r0, r3
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <lsm6dsv16x_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_device_id_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b084      	sub	sp, #16
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_WHO_AM_I, val, 1);
 8009324:	2301      	movs	r3, #1
 8009326:	683a      	ldr	r2, [r7, #0]
 8009328:	210f      	movs	r1, #15
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f7ff ff88 	bl	8009240 <lsm6dsv16x_read_reg>
 8009330:	60f8      	str	r0, [r7, #12]

  return ret;
 8009332:	68fb      	ldr	r3, [r7, #12]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3710      	adds	r7, #16
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <lsm6dsv16x_xl_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t val)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl1_t ctrl1;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8009348:	f107 0210 	add.w	r2, r7, #16
 800934c:	2301      	movs	r3, #1
 800934e:	2110      	movs	r1, #16
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f7ff ff75 	bl	8009240 <lsm6dsv16x_read_reg>
 8009356:	6178      	str	r0, [r7, #20]
  if (ret != 0)
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <lsm6dsv16x_xl_data_rate_set+0x26>
  {
    return ret;
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	e039      	b.n	80093d6 <lsm6dsv16x_xl_data_rate_set+0x9a>
  }

  ctrl1.odr_xl = (uint8_t)val & 0x0Fu;
 8009362:	78fb      	ldrb	r3, [r7, #3]
 8009364:	f003 030f 	and.w	r3, r3, #15
 8009368:	b2da      	uxtb	r2, r3
 800936a:	7c3b      	ldrb	r3, [r7, #16]
 800936c:	f362 0303 	bfi	r3, r2, #0, #4
 8009370:	743b      	strb	r3, [r7, #16]
  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8009372:	f107 0210 	add.w	r2, r7, #16
 8009376:	2301      	movs	r3, #1
 8009378:	2110      	movs	r1, #16
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f7ff ff7e 	bl	800927c <lsm6dsv16x_write_reg>
 8009380:	6178      	str	r0, [r7, #20]
  if (ret != 0)
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <lsm6dsv16x_xl_data_rate_set+0x50>
  {
    return ret;
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	e024      	b.n	80093d6 <lsm6dsv16x_xl_data_rate_set+0x9a>
  }

  sel = ((uint8_t)val >> 4) & 0xFU;
 800938c:	78fb      	ldrb	r3, [r7, #3]
 800938e:	091b      	lsrs	r3, r3, #4
 8009390:	74fb      	strb	r3, [r7, #19]
  if (sel != 0U)
 8009392:	7cfb      	ldrb	r3, [r7, #19]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d01d      	beq.n	80093d4 <lsm6dsv16x_xl_data_rate_set+0x98>
  {
    ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8009398:	f107 020c 	add.w	r2, r7, #12
 800939c:	2301      	movs	r3, #1
 800939e:	2162      	movs	r1, #98	@ 0x62
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f7ff ff4d 	bl	8009240 <lsm6dsv16x_read_reg>
 80093a6:	4602      	mov	r2, r0
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	4413      	add	r3, r2
 80093ac:	617b      	str	r3, [r7, #20]
    haodr.haodr_sel = sel;
 80093ae:	7cfb      	ldrb	r3, [r7, #19]
 80093b0:	f003 0303 	and.w	r3, r3, #3
 80093b4:	b2da      	uxtb	r2, r3
 80093b6:	7b3b      	ldrb	r3, [r7, #12]
 80093b8:	f362 0301 	bfi	r3, r2, #0, #2
 80093bc:	733b      	strb	r3, [r7, #12]
    ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 80093be:	f107 020c 	add.w	r2, r7, #12
 80093c2:	2301      	movs	r3, #1
 80093c4:	2162      	movs	r1, #98	@ 0x62
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f7ff ff58 	bl	800927c <lsm6dsv16x_write_reg>
 80093cc:	4602      	mov	r2, r0
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	4413      	add	r3, r2
 80093d2:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80093d4:	697b      	ldr	r3, [r7, #20]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3718      	adds	r7, #24
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
	...

080093e0 <lsm6dsv16x_xl_data_rate_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_data_rate_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t *val)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b086      	sub	sp, #24
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_ctrl1_t ctrl1;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 80093ea:	f107 0210 	add.w	r2, r7, #16
 80093ee:	2301      	movs	r3, #1
 80093f0:	2110      	movs	r1, #16
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f7ff ff24 	bl	8009240 <lsm6dsv16x_read_reg>
 80093f8:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 80093fa:	f107 020c 	add.w	r2, r7, #12
 80093fe:	2301      	movs	r3, #1
 8009400:	2162      	movs	r1, #98	@ 0x62
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f7ff ff1c 	bl	8009240 <lsm6dsv16x_read_reg>
 8009408:	4602      	mov	r2, r0
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	4413      	add	r3, r2
 800940e:	617b      	str	r3, [r7, #20]
  if (ret != 0)
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <lsm6dsv16x_xl_data_rate_get+0x3a>
  {
    return ret;
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	e0ed      	b.n	80095f6 <lsm6dsv16x_xl_data_rate_get+0x216>
  }

  sel = haodr.haodr_sel;
 800941a:	7b3b      	ldrb	r3, [r7, #12]
 800941c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009420:	b2db      	uxtb	r3, r3
 8009422:	74fb      	strb	r3, [r7, #19]

  switch (ctrl1.odr_xl)
 8009424:	7c3b      	ldrb	r3, [r7, #16]
 8009426:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800942a:	b2db      	uxtb	r3, r3
 800942c:	2b0c      	cmp	r3, #12
 800942e:	f200 80dd 	bhi.w	80095ec <lsm6dsv16x_xl_data_rate_get+0x20c>
 8009432:	a201      	add	r2, pc, #4	@ (adr r2, 8009438 <lsm6dsv16x_xl_data_rate_get+0x58>)
 8009434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009438:	0800946d 	.word	0x0800946d
 800943c:	08009475 	.word	0x08009475
 8009440:	0800947d 	.word	0x0800947d
 8009444:	08009485 	.word	0x08009485
 8009448:	080094a9 	.word	0x080094a9
 800944c:	080094cd 	.word	0x080094cd
 8009450:	080094f1 	.word	0x080094f1
 8009454:	08009515 	.word	0x08009515
 8009458:	08009539 	.word	0x08009539
 800945c:	0800955d 	.word	0x0800955d
 8009460:	08009581 	.word	0x08009581
 8009464:	080095a5 	.word	0x080095a5
 8009468:	080095c9 	.word	0x080095c9
  {
    case LSM6DSV16X_ODR_OFF:
      *val = LSM6DSV16X_ODR_OFF;
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	2200      	movs	r2, #0
 8009470:	701a      	strb	r2, [r3, #0]
      break;
 8009472:	e0bf      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_1Hz875:
      *val = LSM6DSV16X_ODR_AT_1Hz875;
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	2201      	movs	r2, #1
 8009478:	701a      	strb	r2, [r3, #0]
      break;
 800947a:	e0bb      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_7Hz5:
      *val = LSM6DSV16X_ODR_AT_7Hz5;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	2202      	movs	r2, #2
 8009480:	701a      	strb	r2, [r3, #0]
      break;
 8009482:	e0b7      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_15Hz:
      switch (sel)
 8009484:	7cfb      	ldrb	r3, [r7, #19]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d005      	beq.n	8009496 <lsm6dsv16x_xl_data_rate_get+0xb6>
 800948a:	2b02      	cmp	r3, #2
 800948c:	d007      	beq.n	800949e <lsm6dsv16x_xl_data_rate_get+0xbe>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_15Hz;
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	2203      	movs	r2, #3
 8009492:	701a      	strb	r2, [r3, #0]
          break;
 8009494:	e007      	b.n	80094a6 <lsm6dsv16x_xl_data_rate_get+0xc6>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_15Hz625;
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	2213      	movs	r2, #19
 800949a:	701a      	strb	r2, [r3, #0]
          break;
 800949c:	e003      	b.n	80094a6 <lsm6dsv16x_xl_data_rate_get+0xc6>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_12Hz5;
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	2223      	movs	r2, #35	@ 0x23
 80094a2:	701a      	strb	r2, [r3, #0]
          break;
 80094a4:	bf00      	nop
      }
      break;
 80094a6:	e0a5      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_30Hz:
      switch (sel)
 80094a8:	7cfb      	ldrb	r3, [r7, #19]
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d005      	beq.n	80094ba <lsm6dsv16x_xl_data_rate_get+0xda>
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d007      	beq.n	80094c2 <lsm6dsv16x_xl_data_rate_get+0xe2>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_30Hz;
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	2204      	movs	r2, #4
 80094b6:	701a      	strb	r2, [r3, #0]
          break;
 80094b8:	e007      	b.n	80094ca <lsm6dsv16x_xl_data_rate_get+0xea>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_31Hz25;
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	2214      	movs	r2, #20
 80094be:	701a      	strb	r2, [r3, #0]
          break;
 80094c0:	e003      	b.n	80094ca <lsm6dsv16x_xl_data_rate_get+0xea>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_25Hz;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	2224      	movs	r2, #36	@ 0x24
 80094c6:	701a      	strb	r2, [r3, #0]
          break;
 80094c8:	bf00      	nop
      }
      break;
 80094ca:	e093      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_60Hz:
      switch (sel)
 80094cc:	7cfb      	ldrb	r3, [r7, #19]
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d005      	beq.n	80094de <lsm6dsv16x_xl_data_rate_get+0xfe>
 80094d2:	2b02      	cmp	r3, #2
 80094d4:	d007      	beq.n	80094e6 <lsm6dsv16x_xl_data_rate_get+0x106>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_60Hz;
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	2205      	movs	r2, #5
 80094da:	701a      	strb	r2, [r3, #0]
          break;
 80094dc:	e007      	b.n	80094ee <lsm6dsv16x_xl_data_rate_get+0x10e>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_62Hz5;
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	2215      	movs	r2, #21
 80094e2:	701a      	strb	r2, [r3, #0]
          break;
 80094e4:	e003      	b.n	80094ee <lsm6dsv16x_xl_data_rate_get+0x10e>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_50Hz;
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	2225      	movs	r2, #37	@ 0x25
 80094ea:	701a      	strb	r2, [r3, #0]
          break;
 80094ec:	bf00      	nop
      }
      break;
 80094ee:	e081      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_120Hz:
      switch (sel)
 80094f0:	7cfb      	ldrb	r3, [r7, #19]
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d005      	beq.n	8009502 <lsm6dsv16x_xl_data_rate_get+0x122>
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d007      	beq.n	800950a <lsm6dsv16x_xl_data_rate_get+0x12a>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_120Hz;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	2206      	movs	r2, #6
 80094fe:	701a      	strb	r2, [r3, #0]
          break;
 8009500:	e007      	b.n	8009512 <lsm6dsv16x_xl_data_rate_get+0x132>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_125Hz;
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	2216      	movs	r2, #22
 8009506:	701a      	strb	r2, [r3, #0]
          break;
 8009508:	e003      	b.n	8009512 <lsm6dsv16x_xl_data_rate_get+0x132>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_100Hz;
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	2226      	movs	r2, #38	@ 0x26
 800950e:	701a      	strb	r2, [r3, #0]
          break;
 8009510:	bf00      	nop
      }
      break;
 8009512:	e06f      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_240Hz:
      switch (sel)
 8009514:	7cfb      	ldrb	r3, [r7, #19]
 8009516:	2b01      	cmp	r3, #1
 8009518:	d005      	beq.n	8009526 <lsm6dsv16x_xl_data_rate_get+0x146>
 800951a:	2b02      	cmp	r3, #2
 800951c:	d007      	beq.n	800952e <lsm6dsv16x_xl_data_rate_get+0x14e>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_240Hz;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	2207      	movs	r2, #7
 8009522:	701a      	strb	r2, [r3, #0]
          break;
 8009524:	e007      	b.n	8009536 <lsm6dsv16x_xl_data_rate_get+0x156>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_250Hz;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	2217      	movs	r2, #23
 800952a:	701a      	strb	r2, [r3, #0]
          break;
 800952c:	e003      	b.n	8009536 <lsm6dsv16x_xl_data_rate_get+0x156>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_200Hz;
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	2227      	movs	r2, #39	@ 0x27
 8009532:	701a      	strb	r2, [r3, #0]
          break;
 8009534:	bf00      	nop
      }
      break;
 8009536:	e05d      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_480Hz:
      switch (sel)
 8009538:	7cfb      	ldrb	r3, [r7, #19]
 800953a:	2b01      	cmp	r3, #1
 800953c:	d005      	beq.n	800954a <lsm6dsv16x_xl_data_rate_get+0x16a>
 800953e:	2b02      	cmp	r3, #2
 8009540:	d007      	beq.n	8009552 <lsm6dsv16x_xl_data_rate_get+0x172>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_480Hz;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	2208      	movs	r2, #8
 8009546:	701a      	strb	r2, [r3, #0]
          break;
 8009548:	e007      	b.n	800955a <lsm6dsv16x_xl_data_rate_get+0x17a>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_500Hz;
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2218      	movs	r2, #24
 800954e:	701a      	strb	r2, [r3, #0]
          break;
 8009550:	e003      	b.n	800955a <lsm6dsv16x_xl_data_rate_get+0x17a>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_400Hz;
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	2228      	movs	r2, #40	@ 0x28
 8009556:	701a      	strb	r2, [r3, #0]
          break;
 8009558:	bf00      	nop
      }
      break;
 800955a:	e04b      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_960Hz:
      switch (sel)
 800955c:	7cfb      	ldrb	r3, [r7, #19]
 800955e:	2b01      	cmp	r3, #1
 8009560:	d005      	beq.n	800956e <lsm6dsv16x_xl_data_rate_get+0x18e>
 8009562:	2b02      	cmp	r3, #2
 8009564:	d007      	beq.n	8009576 <lsm6dsv16x_xl_data_rate_get+0x196>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_960Hz;
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	2209      	movs	r2, #9
 800956a:	701a      	strb	r2, [r3, #0]
          break;
 800956c:	e007      	b.n	800957e <lsm6dsv16x_xl_data_rate_get+0x19e>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_1000Hz;
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	2219      	movs	r2, #25
 8009572:	701a      	strb	r2, [r3, #0]
          break;
 8009574:	e003      	b.n	800957e <lsm6dsv16x_xl_data_rate_get+0x19e>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_800Hz;
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	2229      	movs	r2, #41	@ 0x29
 800957a:	701a      	strb	r2, [r3, #0]
          break;
 800957c:	bf00      	nop
      }
      break;
 800957e:	e039      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_1920Hz:
      switch (sel)
 8009580:	7cfb      	ldrb	r3, [r7, #19]
 8009582:	2b01      	cmp	r3, #1
 8009584:	d005      	beq.n	8009592 <lsm6dsv16x_xl_data_rate_get+0x1b2>
 8009586:	2b02      	cmp	r3, #2
 8009588:	d007      	beq.n	800959a <lsm6dsv16x_xl_data_rate_get+0x1ba>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_1920Hz;
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	220a      	movs	r2, #10
 800958e:	701a      	strb	r2, [r3, #0]
          break;
 8009590:	e007      	b.n	80095a2 <lsm6dsv16x_xl_data_rate_get+0x1c2>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_2000Hz;
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	221a      	movs	r2, #26
 8009596:	701a      	strb	r2, [r3, #0]
          break;
 8009598:	e003      	b.n	80095a2 <lsm6dsv16x_xl_data_rate_get+0x1c2>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_1600Hz;
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	222a      	movs	r2, #42	@ 0x2a
 800959e:	701a      	strb	r2, [r3, #0]
          break;
 80095a0:	bf00      	nop
      }
      break;
 80095a2:	e027      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_3840Hz:
      switch (sel)
 80095a4:	7cfb      	ldrb	r3, [r7, #19]
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d005      	beq.n	80095b6 <lsm6dsv16x_xl_data_rate_get+0x1d6>
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d007      	beq.n	80095be <lsm6dsv16x_xl_data_rate_get+0x1de>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_3840Hz;
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	220b      	movs	r2, #11
 80095b2:	701a      	strb	r2, [r3, #0]
          break;
 80095b4:	e007      	b.n	80095c6 <lsm6dsv16x_xl_data_rate_get+0x1e6>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_4000Hz;
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	221b      	movs	r2, #27
 80095ba:	701a      	strb	r2, [r3, #0]
          break;
 80095bc:	e003      	b.n	80095c6 <lsm6dsv16x_xl_data_rate_get+0x1e6>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_3200Hz;
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	222b      	movs	r2, #43	@ 0x2b
 80095c2:	701a      	strb	r2, [r3, #0]
          break;
 80095c4:	bf00      	nop
      }
      break;
 80095c6:	e015      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_7680Hz:
      switch (sel)
 80095c8:	7cfb      	ldrb	r3, [r7, #19]
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	d005      	beq.n	80095da <lsm6dsv16x_xl_data_rate_get+0x1fa>
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d007      	beq.n	80095e2 <lsm6dsv16x_xl_data_rate_get+0x202>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_7680Hz;
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	220c      	movs	r2, #12
 80095d6:	701a      	strb	r2, [r3, #0]
          break;
 80095d8:	e007      	b.n	80095ea <lsm6dsv16x_xl_data_rate_get+0x20a>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_8000Hz;
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	221c      	movs	r2, #28
 80095de:	701a      	strb	r2, [r3, #0]
          break;
 80095e0:	e003      	b.n	80095ea <lsm6dsv16x_xl_data_rate_get+0x20a>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_6400Hz;
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	222c      	movs	r2, #44	@ 0x2c
 80095e6:	701a      	strb	r2, [r3, #0]
          break;
 80095e8:	bf00      	nop
      }
      break;
 80095ea:	e003      	b.n	80095f4 <lsm6dsv16x_xl_data_rate_get+0x214>

    default:
      *val = LSM6DSV16X_ODR_OFF;
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	2200      	movs	r2, #0
 80095f0:	701a      	strb	r2, [r3, #0]
      break;
 80095f2:	bf00      	nop
  }

  return ret;
 80095f4:	697b      	ldr	r3, [r7, #20]
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3718      	adds	r7, #24
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop

08009600 <lsm6dsv16x_gy_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t val)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	460b      	mov	r3, r1
 800960a:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl2_t ctrl2;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 800960c:	f107 0210 	add.w	r2, r7, #16
 8009610:	2301      	movs	r3, #1
 8009612:	2111      	movs	r1, #17
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f7ff fe13 	bl	8009240 <lsm6dsv16x_read_reg>
 800961a:	6178      	str	r0, [r7, #20]

  ctrl2.odr_g = (uint8_t)val & 0x0Fu;
 800961c:	78fb      	ldrb	r3, [r7, #3]
 800961e:	f003 030f 	and.w	r3, r3, #15
 8009622:	b2da      	uxtb	r2, r3
 8009624:	7c3b      	ldrb	r3, [r7, #16]
 8009626:	f362 0303 	bfi	r3, r2, #0, #4
 800962a:	743b      	strb	r3, [r7, #16]
  ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 800962c:	f107 0210 	add.w	r2, r7, #16
 8009630:	2301      	movs	r3, #1
 8009632:	2111      	movs	r1, #17
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f7ff fe21 	bl	800927c <lsm6dsv16x_write_reg>
 800963a:	4602      	mov	r2, r0
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	4413      	add	r3, r2
 8009640:	617b      	str	r3, [r7, #20]
  if (ret != 0)
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d001      	beq.n	800964c <lsm6dsv16x_gy_data_rate_set+0x4c>
  {
    return ret;
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	e024      	b.n	8009696 <lsm6dsv16x_gy_data_rate_set+0x96>
  }

  sel = ((uint8_t)val >> 4) & 0xFU;
 800964c:	78fb      	ldrb	r3, [r7, #3]
 800964e:	091b      	lsrs	r3, r3, #4
 8009650:	74fb      	strb	r3, [r7, #19]
  if (sel != 0U)
 8009652:	7cfb      	ldrb	r3, [r7, #19]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d01d      	beq.n	8009694 <lsm6dsv16x_gy_data_rate_set+0x94>
  {
    ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8009658:	f107 020c 	add.w	r2, r7, #12
 800965c:	2301      	movs	r3, #1
 800965e:	2162      	movs	r1, #98	@ 0x62
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f7ff fded 	bl	8009240 <lsm6dsv16x_read_reg>
 8009666:	4602      	mov	r2, r0
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	4413      	add	r3, r2
 800966c:	617b      	str	r3, [r7, #20]
    haodr.haodr_sel = sel;
 800966e:	7cfb      	ldrb	r3, [r7, #19]
 8009670:	f003 0303 	and.w	r3, r3, #3
 8009674:	b2da      	uxtb	r2, r3
 8009676:	7b3b      	ldrb	r3, [r7, #12]
 8009678:	f362 0301 	bfi	r3, r2, #0, #2
 800967c:	733b      	strb	r3, [r7, #12]
    ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 800967e:	f107 020c 	add.w	r2, r7, #12
 8009682:	2301      	movs	r3, #1
 8009684:	2162      	movs	r1, #98	@ 0x62
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f7ff fdf8 	bl	800927c <lsm6dsv16x_write_reg>
 800968c:	4602      	mov	r2, r0
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	4413      	add	r3, r2
 8009692:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009694:	697b      	ldr	r3, [r7, #20]
}
 8009696:	4618      	mov	r0, r3
 8009698:	3718      	adds	r7, #24
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
	...

080096a0 <lsm6dsv16x_gy_data_rate_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_data_rate_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t *val)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b086      	sub	sp, #24
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_ctrl2_t ctrl2;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 80096aa:	f107 0210 	add.w	r2, r7, #16
 80096ae:	2301      	movs	r3, #1
 80096b0:	2111      	movs	r1, #17
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7ff fdc4 	bl	8009240 <lsm6dsv16x_read_reg>
 80096b8:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 80096ba:	f107 020c 	add.w	r2, r7, #12
 80096be:	2301      	movs	r3, #1
 80096c0:	2162      	movs	r1, #98	@ 0x62
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f7ff fdbc 	bl	8009240 <lsm6dsv16x_read_reg>
 80096c8:	4602      	mov	r2, r0
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	4413      	add	r3, r2
 80096ce:	617b      	str	r3, [r7, #20]
  if (ret != 0)
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d001      	beq.n	80096da <lsm6dsv16x_gy_data_rate_get+0x3a>
  {
    return ret;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	e0ed      	b.n	80098b6 <lsm6dsv16x_gy_data_rate_get+0x216>
  }

  sel = haodr.haodr_sel;
 80096da:	7b3b      	ldrb	r3, [r7, #12]
 80096dc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	74fb      	strb	r3, [r7, #19]

  switch (ctrl2.odr_g)
 80096e4:	7c3b      	ldrb	r3, [r7, #16]
 80096e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	2b0c      	cmp	r3, #12
 80096ee:	f200 80dd 	bhi.w	80098ac <lsm6dsv16x_gy_data_rate_get+0x20c>
 80096f2:	a201      	add	r2, pc, #4	@ (adr r2, 80096f8 <lsm6dsv16x_gy_data_rate_get+0x58>)
 80096f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f8:	0800972d 	.word	0x0800972d
 80096fc:	08009735 	.word	0x08009735
 8009700:	0800973d 	.word	0x0800973d
 8009704:	08009745 	.word	0x08009745
 8009708:	08009769 	.word	0x08009769
 800970c:	0800978d 	.word	0x0800978d
 8009710:	080097b1 	.word	0x080097b1
 8009714:	080097d5 	.word	0x080097d5
 8009718:	080097f9 	.word	0x080097f9
 800971c:	0800981d 	.word	0x0800981d
 8009720:	08009841 	.word	0x08009841
 8009724:	08009865 	.word	0x08009865
 8009728:	08009889 	.word	0x08009889
  {
    case LSM6DSV16X_ODR_OFF:
      *val = LSM6DSV16X_ODR_OFF;
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	2200      	movs	r2, #0
 8009730:	701a      	strb	r2, [r3, #0]
      break;
 8009732:	e0bf      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_1Hz875:
      *val = LSM6DSV16X_ODR_AT_1Hz875;
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	2201      	movs	r2, #1
 8009738:	701a      	strb	r2, [r3, #0]
      break;
 800973a:	e0bb      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_7Hz5:
      *val = LSM6DSV16X_ODR_AT_7Hz5;
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	2202      	movs	r2, #2
 8009740:	701a      	strb	r2, [r3, #0]
      break;
 8009742:	e0b7      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_15Hz:
      switch (sel)
 8009744:	7cfb      	ldrb	r3, [r7, #19]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d005      	beq.n	8009756 <lsm6dsv16x_gy_data_rate_get+0xb6>
 800974a:	2b02      	cmp	r3, #2
 800974c:	d007      	beq.n	800975e <lsm6dsv16x_gy_data_rate_get+0xbe>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_15Hz;
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	2203      	movs	r2, #3
 8009752:	701a      	strb	r2, [r3, #0]
          break;
 8009754:	e007      	b.n	8009766 <lsm6dsv16x_gy_data_rate_get+0xc6>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_15Hz625;
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	2213      	movs	r2, #19
 800975a:	701a      	strb	r2, [r3, #0]
          break;
 800975c:	e003      	b.n	8009766 <lsm6dsv16x_gy_data_rate_get+0xc6>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_12Hz5;
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	2223      	movs	r2, #35	@ 0x23
 8009762:	701a      	strb	r2, [r3, #0]
          break;
 8009764:	bf00      	nop
      }
      break;
 8009766:	e0a5      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_30Hz:
      switch (sel)
 8009768:	7cfb      	ldrb	r3, [r7, #19]
 800976a:	2b01      	cmp	r3, #1
 800976c:	d005      	beq.n	800977a <lsm6dsv16x_gy_data_rate_get+0xda>
 800976e:	2b02      	cmp	r3, #2
 8009770:	d007      	beq.n	8009782 <lsm6dsv16x_gy_data_rate_get+0xe2>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_30Hz;
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	2204      	movs	r2, #4
 8009776:	701a      	strb	r2, [r3, #0]
          break;
 8009778:	e007      	b.n	800978a <lsm6dsv16x_gy_data_rate_get+0xea>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_31Hz25;
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	2214      	movs	r2, #20
 800977e:	701a      	strb	r2, [r3, #0]
          break;
 8009780:	e003      	b.n	800978a <lsm6dsv16x_gy_data_rate_get+0xea>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_25Hz;
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	2224      	movs	r2, #36	@ 0x24
 8009786:	701a      	strb	r2, [r3, #0]
          break;
 8009788:	bf00      	nop
      }
      break;
 800978a:	e093      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_60Hz:
      switch (sel)
 800978c:	7cfb      	ldrb	r3, [r7, #19]
 800978e:	2b01      	cmp	r3, #1
 8009790:	d005      	beq.n	800979e <lsm6dsv16x_gy_data_rate_get+0xfe>
 8009792:	2b02      	cmp	r3, #2
 8009794:	d007      	beq.n	80097a6 <lsm6dsv16x_gy_data_rate_get+0x106>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_60Hz;
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	2205      	movs	r2, #5
 800979a:	701a      	strb	r2, [r3, #0]
          break;
 800979c:	e007      	b.n	80097ae <lsm6dsv16x_gy_data_rate_get+0x10e>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_62Hz5;
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	2215      	movs	r2, #21
 80097a2:	701a      	strb	r2, [r3, #0]
          break;
 80097a4:	e003      	b.n	80097ae <lsm6dsv16x_gy_data_rate_get+0x10e>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_50Hz;
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	2225      	movs	r2, #37	@ 0x25
 80097aa:	701a      	strb	r2, [r3, #0]
          break;
 80097ac:	bf00      	nop
      }
      break;
 80097ae:	e081      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_120Hz:
      switch (sel)
 80097b0:	7cfb      	ldrb	r3, [r7, #19]
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d005      	beq.n	80097c2 <lsm6dsv16x_gy_data_rate_get+0x122>
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d007      	beq.n	80097ca <lsm6dsv16x_gy_data_rate_get+0x12a>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_120Hz;
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2206      	movs	r2, #6
 80097be:	701a      	strb	r2, [r3, #0]
          break;
 80097c0:	e007      	b.n	80097d2 <lsm6dsv16x_gy_data_rate_get+0x132>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_125Hz;
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	2216      	movs	r2, #22
 80097c6:	701a      	strb	r2, [r3, #0]
          break;
 80097c8:	e003      	b.n	80097d2 <lsm6dsv16x_gy_data_rate_get+0x132>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_100Hz;
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	2226      	movs	r2, #38	@ 0x26
 80097ce:	701a      	strb	r2, [r3, #0]
          break;
 80097d0:	bf00      	nop
      }
      break;
 80097d2:	e06f      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_240Hz:
      switch (sel)
 80097d4:	7cfb      	ldrb	r3, [r7, #19]
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d005      	beq.n	80097e6 <lsm6dsv16x_gy_data_rate_get+0x146>
 80097da:	2b02      	cmp	r3, #2
 80097dc:	d007      	beq.n	80097ee <lsm6dsv16x_gy_data_rate_get+0x14e>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_240Hz;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	2207      	movs	r2, #7
 80097e2:	701a      	strb	r2, [r3, #0]
          break;
 80097e4:	e007      	b.n	80097f6 <lsm6dsv16x_gy_data_rate_get+0x156>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_250Hz;
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	2217      	movs	r2, #23
 80097ea:	701a      	strb	r2, [r3, #0]
          break;
 80097ec:	e003      	b.n	80097f6 <lsm6dsv16x_gy_data_rate_get+0x156>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_200Hz;
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	2227      	movs	r2, #39	@ 0x27
 80097f2:	701a      	strb	r2, [r3, #0]
          break;
 80097f4:	bf00      	nop
      }
      break;
 80097f6:	e05d      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_480Hz:
      switch (sel)
 80097f8:	7cfb      	ldrb	r3, [r7, #19]
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d005      	beq.n	800980a <lsm6dsv16x_gy_data_rate_get+0x16a>
 80097fe:	2b02      	cmp	r3, #2
 8009800:	d007      	beq.n	8009812 <lsm6dsv16x_gy_data_rate_get+0x172>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_480Hz;
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2208      	movs	r2, #8
 8009806:	701a      	strb	r2, [r3, #0]
          break;
 8009808:	e007      	b.n	800981a <lsm6dsv16x_gy_data_rate_get+0x17a>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_500Hz;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	2218      	movs	r2, #24
 800980e:	701a      	strb	r2, [r3, #0]
          break;
 8009810:	e003      	b.n	800981a <lsm6dsv16x_gy_data_rate_get+0x17a>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_400Hz;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	2228      	movs	r2, #40	@ 0x28
 8009816:	701a      	strb	r2, [r3, #0]
          break;
 8009818:	bf00      	nop
      }
      break;
 800981a:	e04b      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_960Hz:
      switch (sel)
 800981c:	7cfb      	ldrb	r3, [r7, #19]
 800981e:	2b01      	cmp	r3, #1
 8009820:	d005      	beq.n	800982e <lsm6dsv16x_gy_data_rate_get+0x18e>
 8009822:	2b02      	cmp	r3, #2
 8009824:	d007      	beq.n	8009836 <lsm6dsv16x_gy_data_rate_get+0x196>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_960Hz;
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	2209      	movs	r2, #9
 800982a:	701a      	strb	r2, [r3, #0]
          break;
 800982c:	e007      	b.n	800983e <lsm6dsv16x_gy_data_rate_get+0x19e>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_1000Hz;
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2219      	movs	r2, #25
 8009832:	701a      	strb	r2, [r3, #0]
          break;
 8009834:	e003      	b.n	800983e <lsm6dsv16x_gy_data_rate_get+0x19e>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_800Hz;
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	2229      	movs	r2, #41	@ 0x29
 800983a:	701a      	strb	r2, [r3, #0]
          break;
 800983c:	bf00      	nop
      }
      break;
 800983e:	e039      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_1920Hz:
      switch (sel)
 8009840:	7cfb      	ldrb	r3, [r7, #19]
 8009842:	2b01      	cmp	r3, #1
 8009844:	d005      	beq.n	8009852 <lsm6dsv16x_gy_data_rate_get+0x1b2>
 8009846:	2b02      	cmp	r3, #2
 8009848:	d007      	beq.n	800985a <lsm6dsv16x_gy_data_rate_get+0x1ba>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_1920Hz;
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	220a      	movs	r2, #10
 800984e:	701a      	strb	r2, [r3, #0]
          break;
 8009850:	e007      	b.n	8009862 <lsm6dsv16x_gy_data_rate_get+0x1c2>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_2000Hz;
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	221a      	movs	r2, #26
 8009856:	701a      	strb	r2, [r3, #0]
          break;
 8009858:	e003      	b.n	8009862 <lsm6dsv16x_gy_data_rate_get+0x1c2>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_1600Hz;
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	222a      	movs	r2, #42	@ 0x2a
 800985e:	701a      	strb	r2, [r3, #0]
          break;
 8009860:	bf00      	nop
      }
      break;
 8009862:	e027      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_3840Hz:
      switch (sel)
 8009864:	7cfb      	ldrb	r3, [r7, #19]
 8009866:	2b01      	cmp	r3, #1
 8009868:	d005      	beq.n	8009876 <lsm6dsv16x_gy_data_rate_get+0x1d6>
 800986a:	2b02      	cmp	r3, #2
 800986c:	d007      	beq.n	800987e <lsm6dsv16x_gy_data_rate_get+0x1de>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_3840Hz;
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	220b      	movs	r2, #11
 8009872:	701a      	strb	r2, [r3, #0]
          break;
 8009874:	e007      	b.n	8009886 <lsm6dsv16x_gy_data_rate_get+0x1e6>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_4000Hz;
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	221b      	movs	r2, #27
 800987a:	701a      	strb	r2, [r3, #0]
          break;
 800987c:	e003      	b.n	8009886 <lsm6dsv16x_gy_data_rate_get+0x1e6>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_3200Hz;
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	222b      	movs	r2, #43	@ 0x2b
 8009882:	701a      	strb	r2, [r3, #0]
          break;
 8009884:	bf00      	nop
      }
      break;
 8009886:	e015      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    case LSM6DSV16X_ODR_AT_7680Hz:
      switch (sel)
 8009888:	7cfb      	ldrb	r3, [r7, #19]
 800988a:	2b01      	cmp	r3, #1
 800988c:	d005      	beq.n	800989a <lsm6dsv16x_gy_data_rate_get+0x1fa>
 800988e:	2b02      	cmp	r3, #2
 8009890:	d007      	beq.n	80098a2 <lsm6dsv16x_gy_data_rate_get+0x202>
      {
        default:
        case 0:
          *val = LSM6DSV16X_ODR_AT_7680Hz;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	220c      	movs	r2, #12
 8009896:	701a      	strb	r2, [r3, #0]
          break;
 8009898:	e007      	b.n	80098aa <lsm6dsv16x_gy_data_rate_get+0x20a>
        case 1:
          *val = LSM6DSV16X_ODR_HA01_AT_8000Hz;
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	221c      	movs	r2, #28
 800989e:	701a      	strb	r2, [r3, #0]
          break;
 80098a0:	e003      	b.n	80098aa <lsm6dsv16x_gy_data_rate_get+0x20a>
        case 2:
          *val = LSM6DSV16X_ODR_HA02_AT_6400Hz;
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	222c      	movs	r2, #44	@ 0x2c
 80098a6:	701a      	strb	r2, [r3, #0]
          break;
 80098a8:	bf00      	nop
      }
      break;
 80098aa:	e003      	b.n	80098b4 <lsm6dsv16x_gy_data_rate_get+0x214>

    default:
      *val = LSM6DSV16X_ODR_OFF;
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	2200      	movs	r2, #0
 80098b0:	701a      	strb	r2, [r3, #0]
      break;
 80098b2:	bf00      	nop
  }

  return ret;
 80098b4:	697b      	ldr	r3, [r7, #20]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop

080098c0 <lsm6dsv16x_auto_increment_set>:
  * @param  val      Register address automatically incremented during a multiple byte access with a serial interface (enable by default).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	460b      	mov	r3, r1
 80098ca:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 80098cc:	f107 0208 	add.w	r2, r7, #8
 80098d0:	2301      	movs	r3, #1
 80098d2:	2112      	movs	r1, #18
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7ff fcb3 	bl	8009240 <lsm6dsv16x_read_reg>
 80098da:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10f      	bne.n	8009902 <lsm6dsv16x_auto_increment_set+0x42>
  {
    ctrl3.if_inc = val;
 80098e2:	78fb      	ldrb	r3, [r7, #3]
 80098e4:	f003 0301 	and.w	r3, r3, #1
 80098e8:	b2da      	uxtb	r2, r3
 80098ea:	7a3b      	ldrb	r3, [r7, #8]
 80098ec:	f362 0382 	bfi	r3, r2, #2, #1
 80098f0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 80098f2:	f107 0208 	add.w	r2, r7, #8
 80098f6:	2301      	movs	r3, #1
 80098f8:	2112      	movs	r1, #18
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f7ff fcbe 	bl	800927c <lsm6dsv16x_write_reg>
 8009900:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8009902:	68fb      	ldr	r3, [r7, #12]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <lsm6dsv16x_block_data_update_set>:
  * @param  val      Block Data Update (BDU): output registers are not updated until LSB and MSB have been read).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	460b      	mov	r3, r1
 8009916:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8009918:	f107 0208 	add.w	r2, r7, #8
 800991c:	2301      	movs	r3, #1
 800991e:	2112      	movs	r1, #18
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f7ff fc8d 	bl	8009240 <lsm6dsv16x_read_reg>
 8009926:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d10f      	bne.n	800994e <lsm6dsv16x_block_data_update_set+0x42>
  {
    ctrl3.bdu = val;
 800992e:	78fb      	ldrb	r3, [r7, #3]
 8009930:	f003 0301 	and.w	r3, r3, #1
 8009934:	b2da      	uxtb	r2, r3
 8009936:	7a3b      	ldrb	r3, [r7, #8]
 8009938:	f362 1386 	bfi	r3, r2, #6, #1
 800993c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 800993e:	f107 0208 	add.w	r2, r7, #8
 8009942:	2301      	movs	r3, #1
 8009944:	2112      	movs	r1, #18
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f7ff fc98 	bl	800927c <lsm6dsv16x_write_reg>
 800994c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800994e:	68fb      	ldr	r3, [r7, #12]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <lsm6dsv16x_gy_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv16x_gy_full_scale_t val)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	460b      	mov	r3, r1
 8009962:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 8009964:	f107 0208 	add.w	r2, r7, #8
 8009968:	2301      	movs	r3, #1
 800996a:	2115      	movs	r1, #21
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f7ff fc67 	bl	8009240 <lsm6dsv16x_read_reg>
 8009972:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10f      	bne.n	800999a <lsm6dsv16x_gy_full_scale_set+0x42>
  {
    ctrl6.fs_g = (uint8_t)val & 0xfu;
 800997a:	78fb      	ldrb	r3, [r7, #3]
 800997c:	f003 030f 	and.w	r3, r3, #15
 8009980:	b2da      	uxtb	r2, r3
 8009982:	7a3b      	ldrb	r3, [r7, #8]
 8009984:	f362 0303 	bfi	r3, r2, #0, #4
 8009988:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 800998a:	f107 0208 	add.w	r2, r7, #8
 800998e:	2301      	movs	r3, #1
 8009990:	2115      	movs	r1, #21
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f7ff fc72 	bl	800927c <lsm6dsv16x_write_reg>
 8009998:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800999a:	68fb      	ldr	r3, [r7, #12]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3710      	adds	r7, #16
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <lsm6dsv16x_gy_full_scale_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv16x_gy_full_scale_t *val)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 80099ae:	f107 0208 	add.w	r2, r7, #8
 80099b2:	2301      	movs	r3, #1
 80099b4:	2115      	movs	r1, #21
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f7ff fc42 	bl	8009240 <lsm6dsv16x_read_reg>
 80099bc:	60f8      	str	r0, [r7, #12]
  if (ret != 0)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d001      	beq.n	80099c8 <lsm6dsv16x_gy_full_scale_get+0x24>
  {
    return ret;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	e040      	b.n	8009a4a <lsm6dsv16x_gy_full_scale_get+0xa6>
  }

  switch (ctrl6.fs_g)
 80099c8:	7a3b      	ldrb	r3, [r7, #8]
 80099ca:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	2b0c      	cmp	r3, #12
 80099d2:	d835      	bhi.n	8009a40 <lsm6dsv16x_gy_full_scale_get+0x9c>
 80099d4:	a201      	add	r2, pc, #4	@ (adr r2, 80099dc <lsm6dsv16x_gy_full_scale_get+0x38>)
 80099d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099da:	bf00      	nop
 80099dc:	08009a11 	.word	0x08009a11
 80099e0:	08009a19 	.word	0x08009a19
 80099e4:	08009a21 	.word	0x08009a21
 80099e8:	08009a29 	.word	0x08009a29
 80099ec:	08009a31 	.word	0x08009a31
 80099f0:	08009a41 	.word	0x08009a41
 80099f4:	08009a41 	.word	0x08009a41
 80099f8:	08009a41 	.word	0x08009a41
 80099fc:	08009a41 	.word	0x08009a41
 8009a00:	08009a41 	.word	0x08009a41
 8009a04:	08009a41 	.word	0x08009a41
 8009a08:	08009a41 	.word	0x08009a41
 8009a0c:	08009a39 	.word	0x08009a39
  {
    case LSM6DSV16X_125dps:
      *val = LSM6DSV16X_125dps;
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	2200      	movs	r2, #0
 8009a14:	701a      	strb	r2, [r3, #0]
      break;
 8009a16:	e017      	b.n	8009a48 <lsm6dsv16x_gy_full_scale_get+0xa4>

    case LSM6DSV16X_250dps:
      *val = LSM6DSV16X_250dps;
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	701a      	strb	r2, [r3, #0]
      break;
 8009a1e:	e013      	b.n	8009a48 <lsm6dsv16x_gy_full_scale_get+0xa4>

    case LSM6DSV16X_500dps:
      *val = LSM6DSV16X_500dps;
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	2202      	movs	r2, #2
 8009a24:	701a      	strb	r2, [r3, #0]
      break;
 8009a26:	e00f      	b.n	8009a48 <lsm6dsv16x_gy_full_scale_get+0xa4>

    case LSM6DSV16X_1000dps:
      *val = LSM6DSV16X_1000dps;
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	2203      	movs	r2, #3
 8009a2c:	701a      	strb	r2, [r3, #0]
      break;
 8009a2e:	e00b      	b.n	8009a48 <lsm6dsv16x_gy_full_scale_get+0xa4>

    case LSM6DSV16X_2000dps:
      *val = LSM6DSV16X_2000dps;
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	2204      	movs	r2, #4
 8009a34:	701a      	strb	r2, [r3, #0]
      break;
 8009a36:	e007      	b.n	8009a48 <lsm6dsv16x_gy_full_scale_get+0xa4>

    case LSM6DSV16X_4000dps:
      *val = LSM6DSV16X_4000dps;
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	220c      	movs	r2, #12
 8009a3c:	701a      	strb	r2, [r3, #0]
      break;
 8009a3e:	e003      	b.n	8009a48 <lsm6dsv16x_gy_full_scale_get+0xa4>

    default:
      *val = LSM6DSV16X_125dps;
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	2200      	movs	r2, #0
 8009a44:	701a      	strb	r2, [r3, #0]
      break;
 8009a46:	bf00      	nop
  }

  return ret;
 8009a48:	68fb      	ldr	r3, [r7, #12]
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3710      	adds	r7, #16
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop

08009a54 <lsm6dsv16x_xl_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv16x_xl_full_scale_t val)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8009a60:	f107 0208 	add.w	r2, r7, #8
 8009a64:	2301      	movs	r3, #1
 8009a66:	2117      	movs	r1, #23
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f7ff fbe9 	bl	8009240 <lsm6dsv16x_read_reg>
 8009a6e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d10f      	bne.n	8009a96 <lsm6dsv16x_xl_full_scale_set+0x42>
  {
    ctrl8.fs_xl = (uint8_t)val & 0x3U;
 8009a76:	78fb      	ldrb	r3, [r7, #3]
 8009a78:	f003 0303 	and.w	r3, r3, #3
 8009a7c:	b2da      	uxtb	r2, r3
 8009a7e:	7a3b      	ldrb	r3, [r7, #8]
 8009a80:	f362 0301 	bfi	r3, r2, #0, #2
 8009a84:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8009a86:	f107 0208 	add.w	r2, r7, #8
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	2117      	movs	r1, #23
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	f7ff fbf4 	bl	800927c <lsm6dsv16x_write_reg>
 8009a94:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8009a96:	68fb      	ldr	r3, [r7, #12]
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3710      	adds	r7, #16
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <lsm6dsv16x_xl_full_scale_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv16x_xl_full_scale_t *val)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8009aaa:	f107 0208 	add.w	r2, r7, #8
 8009aae:	2301      	movs	r3, #1
 8009ab0:	2117      	movs	r1, #23
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f7ff fbc4 	bl	8009240 <lsm6dsv16x_read_reg>
 8009ab8:	60f8      	str	r0, [r7, #12]
  if (ret != 0)
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d001      	beq.n	8009ac4 <lsm6dsv16x_xl_full_scale_get+0x24>
  {
    return ret;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	e026      	b.n	8009b12 <lsm6dsv16x_xl_full_scale_get+0x72>
  }

  switch (ctrl8.fs_xl)
 8009ac4:	7a3b      	ldrb	r3, [r7, #8]
 8009ac6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	2b03      	cmp	r3, #3
 8009ace:	d81b      	bhi.n	8009b08 <lsm6dsv16x_xl_full_scale_get+0x68>
 8009ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ad8 <lsm6dsv16x_xl_full_scale_get+0x38>)
 8009ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad6:	bf00      	nop
 8009ad8:	08009ae9 	.word	0x08009ae9
 8009adc:	08009af1 	.word	0x08009af1
 8009ae0:	08009af9 	.word	0x08009af9
 8009ae4:	08009b01 	.word	0x08009b01
  {
    case LSM6DSV16X_2g:
      *val = LSM6DSV16X_2g;
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	2200      	movs	r2, #0
 8009aec:	701a      	strb	r2, [r3, #0]
      break;
 8009aee:	e00f      	b.n	8009b10 <lsm6dsv16x_xl_full_scale_get+0x70>

    case LSM6DSV16X_4g:
      *val = LSM6DSV16X_4g;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	2201      	movs	r2, #1
 8009af4:	701a      	strb	r2, [r3, #0]
      break;
 8009af6:	e00b      	b.n	8009b10 <lsm6dsv16x_xl_full_scale_get+0x70>

    case LSM6DSV16X_8g:
      *val = LSM6DSV16X_8g;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	2202      	movs	r2, #2
 8009afc:	701a      	strb	r2, [r3, #0]
      break;
 8009afe:	e007      	b.n	8009b10 <lsm6dsv16x_xl_full_scale_get+0x70>

    case LSM6DSV16X_16g:
      *val = LSM6DSV16X_16g;
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	2203      	movs	r2, #3
 8009b04:	701a      	strb	r2, [r3, #0]
      break;
 8009b06:	e003      	b.n	8009b10 <lsm6dsv16x_xl_full_scale_get+0x70>

    default:
      *val = LSM6DSV16X_2g;
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	701a      	strb	r2, [r3, #0]
      break;
 8009b0e:	bf00      	nop
  }

  return ret;
 8009b10:	68fb      	ldr	r3, [r7, #12]
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop

08009b1c <lsm6dsv16x_angular_rate_raw_get>:
  * @param  val      Angular rate sensor.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_OUTX_L_G, &buff[0], 6);
 8009b26:	f107 020c 	add.w	r2, r7, #12
 8009b2a:	2306      	movs	r3, #6
 8009b2c:	2122      	movs	r1, #34	@ 0x22
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f7ff fb86 	bl	8009240 <lsm6dsv16x_read_reg>
 8009b34:	6178      	str	r0, [r7, #20]
  if (ret != 0)
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d001      	beq.n	8009b40 <lsm6dsv16x_angular_rate_raw_get+0x24>
  {
    return ret;
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	e036      	b.n	8009bae <lsm6dsv16x_angular_rate_raw_get+0x92>
  }

  val[0] = (int16_t)buff[1];
 8009b40:	7b7b      	ldrb	r3, [r7, #13]
 8009b42:	b21a      	sxth	r2, r3
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	021b      	lsls	r3, r3, #8
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	7b3a      	ldrb	r2, [r7, #12]
 8009b56:	4413      	add	r3, r2
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	b21a      	sxth	r2, r3
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8009b60:	7bfa      	ldrb	r2, [r7, #15]
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	3302      	adds	r3, #2
 8009b66:	b212      	sxth	r2, r2
 8009b68:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	3302      	adds	r3, #2
 8009b6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b72:	b29b      	uxth	r3, r3
 8009b74:	021b      	lsls	r3, r3, #8
 8009b76:	b29b      	uxth	r3, r3
 8009b78:	7bba      	ldrb	r2, [r7, #14]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	b29a      	uxth	r2, r3
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	3302      	adds	r3, #2
 8009b82:	b212      	sxth	r2, r2
 8009b84:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8009b86:	7c7a      	ldrb	r2, [r7, #17]
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	b212      	sxth	r2, r2
 8009b8e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	3304      	adds	r3, #4
 8009b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	021b      	lsls	r3, r3, #8
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	7c3a      	ldrb	r2, [r7, #16]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	b29a      	uxth	r2, r3
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	3304      	adds	r3, #4
 8009ba8:	b212      	sxth	r2, r2
 8009baa:	801a      	strh	r2, [r3, #0]

  return ret;
 8009bac:	697b      	ldr	r3, [r7, #20]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3718      	adds	r7, #24
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <lsm6dsv16x_acceleration_raw_get>:
  * @param  val      Linear acceleration sensor.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b086      	sub	sp, #24
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
 8009bbe:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_OUTX_L_A, &buff[0], 6);
 8009bc0:	f107 020c 	add.w	r2, r7, #12
 8009bc4:	2306      	movs	r3, #6
 8009bc6:	2128      	movs	r1, #40	@ 0x28
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f7ff fb39 	bl	8009240 <lsm6dsv16x_read_reg>
 8009bce:	6178      	str	r0, [r7, #20]
  if (ret != 0)
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d001      	beq.n	8009bda <lsm6dsv16x_acceleration_raw_get+0x24>
  {
    return ret;
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	e036      	b.n	8009c48 <lsm6dsv16x_acceleration_raw_get+0x92>
  }

  val[0] = (int16_t)buff[1];
 8009bda:	7b7b      	ldrb	r3, [r7, #13]
 8009bdc:	b21a      	sxth	r2, r3
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	021b      	lsls	r3, r3, #8
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	7b3a      	ldrb	r2, [r7, #12]
 8009bf0:	4413      	add	r3, r2
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	b21a      	sxth	r2, r3
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8009bfa:	7bfa      	ldrb	r2, [r7, #15]
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	3302      	adds	r3, #2
 8009c00:	b212      	sxth	r2, r2
 8009c02:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	3302      	adds	r3, #2
 8009c08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	021b      	lsls	r3, r3, #8
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	7bba      	ldrb	r2, [r7, #14]
 8009c14:	4413      	add	r3, r2
 8009c16:	b29a      	uxth	r2, r3
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	3302      	adds	r3, #2
 8009c1c:	b212      	sxth	r2, r2
 8009c1e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8009c20:	7c7a      	ldrb	r2, [r7, #17]
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	3304      	adds	r3, #4
 8009c26:	b212      	sxth	r2, r2
 8009c28:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	3304      	adds	r3, #4
 8009c2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	021b      	lsls	r3, r3, #8
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	7c3a      	ldrb	r2, [r7, #16]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	3304      	adds	r3, #4
 8009c42:	b212      	sxth	r2, r2
 8009c44:	801a      	strh	r2, [r3, #0]

  return ret;
 8009c46:	697b      	ldr	r3, [r7, #20]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3718      	adds	r7, #24
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <lsm6dsv16x_fifo_mode_set>:
  * @param  val      BYPASS_MODE, FIFO_MODE, STREAM_WTM_TO_FULL_MODE, STREAM_TO_FIFO_MODE, BYPASS_TO_STREAM_MODE, STREAM_MODE, BYPASS_TO_FIFO_MODE,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_mode_set(const stmdev_ctx_t *ctx, lsm6dsv16x_fifo_mode_t val)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	460b      	mov	r3, r1
 8009c5a:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
 8009c5c:	f107 0208 	add.w	r2, r7, #8
 8009c60:	2301      	movs	r3, #1
 8009c62:	210a      	movs	r1, #10
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f7ff faeb 	bl	8009240 <lsm6dsv16x_read_reg>
 8009c6a:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10f      	bne.n	8009c92 <lsm6dsv16x_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val & 0x07U;
 8009c72:	78fb      	ldrb	r3, [r7, #3]
 8009c74:	f003 0307 	and.w	r3, r3, #7
 8009c78:	b2da      	uxtb	r2, r3
 8009c7a:	7a3b      	ldrb	r3, [r7, #8]
 8009c7c:	f362 0302 	bfi	r3, r2, #0, #3
 8009c80:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
 8009c82:	f107 0208 	add.w	r2, r7, #8
 8009c86:	2301      	movs	r3, #1
 8009c88:	210a      	movs	r1, #10
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7ff faf6 	bl	800927c <lsm6dsv16x_write_reg>
 8009c90:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8009c92:	68fb      	ldr	r3, [r7, #12]
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3710      	adds	r7, #16
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}

08009c9c <lsm6dsv16x_ah_qvar_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_ah_qvar_mode_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv16x_ah_qvar_mode_t val)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	7039      	strb	r1, [r7, #0]
  lsm6dsv16x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL7, (uint8_t *)&ctrl7, 1);
 8009ca6:	f107 0208 	add.w	r2, r7, #8
 8009caa:	2301      	movs	r3, #1
 8009cac:	2116      	movs	r1, #22
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f7ff fac6 	bl	8009240 <lsm6dsv16x_read_reg>
 8009cb4:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10f      	bne.n	8009cdc <lsm6dsv16x_ah_qvar_mode_set+0x40>
  {
    ctrl7.ah_qvar_en = val.ah_qvar_en;
 8009cbc:	783b      	ldrb	r3, [r7, #0]
 8009cbe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009cc2:	b2da      	uxtb	r2, r3
 8009cc4:	7a3b      	ldrb	r3, [r7, #8]
 8009cc6:	f362 13c7 	bfi	r3, r2, #7, #1
 8009cca:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL7, (uint8_t *)&ctrl7, 1);
 8009ccc:	f107 0208 	add.w	r2, r7, #8
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	2116      	movs	r1, #22
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f7ff fad1 	bl	800927c <lsm6dsv16x_write_reg>
 8009cda:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
	...

08009ce8 <SHT40AD1B_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_RegisterBusIO(SHT40AD1B_Object_t *pObj, SHT40AD1B_IO_t *pIO)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b084      	sub	sp, #16
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d103      	bne.n	8009d00 <SHT40AD1B_RegisterBusIO+0x18>
  {
    ret = SHT40AD1B_ERROR;
 8009cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cfc:	60fb      	str	r3, [r7, #12]
 8009cfe:	e034      	b.n	8009d6a <SHT40AD1B_RegisterBusIO+0x82>
  }
  else
  {
    pObj->IO.Init    = pIO->Init;
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit  = pIO->DeInit;
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	685a      	ldr	r2, [r3, #4]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType = pIO->BusType;
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	689a      	ldr	r2, [r3, #8]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	609a      	str	r2, [r3, #8]
    pObj->IO.Address = pIO->Address;
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	7b1a      	ldrb	r2, [r3, #12]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	731a      	strb	r2, [r3, #12]
    pObj->IO.Write   = pIO->Write;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	691a      	ldr	r2, [r3, #16]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	611a      	str	r2, [r3, #16]
    pObj->IO.Read    = pIO->Read;
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	695a      	ldr	r2, [r3, #20]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick = pIO->GetTick;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	699a      	ldr	r2, [r3, #24]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a0e      	ldr	r2, [pc, #56]	@ (8009d74 <SHT40AD1B_RegisterBusIO+0x8c>)
 8009d3c:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4a0d      	ldr	r2, [pc, #52]	@ (8009d78 <SHT40AD1B_RegisterBusIO+0x90>)
 8009d42:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	69da      	ldr	r2, [r3, #28]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init != NULL)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d004      	beq.n	8009d64 <SHT40AD1B_RegisterBusIO+0x7c>
    {
      ret = pObj->IO.Init();
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4798      	blx	r3
 8009d60:	60f8      	str	r0, [r7, #12]
 8009d62:	e002      	b.n	8009d6a <SHT40AD1B_RegisterBusIO+0x82>
    }
    else
    {
      ret = SHT40AD1B_ERROR;
 8009d64:	f04f 33ff 	mov.w	r3, #4294967295
 8009d68:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	08009ff9 	.word	0x08009ff9
 8009d78:	0800a039 	.word	0x0800a039

08009d7c <SHT40AD1B_Init>:
  * @brief  Initialize the SHT40AD1B sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_Init(SHT40AD1B_Object_t *pObj)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b083      	sub	sp, #12
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  /* This device doesn't support ODR, works more like one-shot measurement */
  pObj->hum_odr  = 0.0f;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f04f 0200 	mov.w	r2, #0
 8009d8a:	635a      	str	r2, [r3, #52]	@ 0x34
  pObj->temp_odr = 0.0f;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f04f 0200 	mov.w	r2, #0
 8009d92:	639a      	str	r2, [r3, #56]	@ 0x38

  pObj->is_initialized = 1;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2201      	movs	r2, #1
 8009d98:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return SHT40AD1B_OK;
 8009d9c:	2300      	movs	r3, #0
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	370c      	adds	r7, #12
 8009da2:	46bd      	mov	sp, r7
 8009da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da8:	4770      	bx	lr

08009daa <SHT40AD1B_DeInit>:
  * @brief  Deinitialize the SHT40AD1B sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_DeInit(SHT40AD1B_Object_t *pObj)
{
 8009daa:	b480      	push	{r7}
 8009dac:	b083      	sub	sp, #12
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
  pObj->is_initialized = 0;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return SHT40AD1B_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	370c      	adds	r7, #12
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr

08009dc8 <SHT40AD1B_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_ReadID(SHT40AD1B_Object_t *pObj, uint8_t *Id)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b082      	sub	sp, #8
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	6039      	str	r1, [r7, #0]
  return sht40ad1b_device_id_get(&(pObj->Ctx), Id);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	3320      	adds	r3, #32
 8009dd6:	6839      	ldr	r1, [r7, #0]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f000 fa23 	bl	800a224 <sht40ad1b_device_id_get>
 8009dde:	4603      	mov	r3, r0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <SHT40AD1B_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to SHT40AD1B sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_GetCapabilities(SHT40AD1B_Object_t *pObj, SHT40AD1B_Capabilities_t *Capabilities)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 1;
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	2201      	movs	r2, #1
 8009df6:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	2201      	movs	r2, #1
 8009e02:	701a      	strb	r2, [r3, #0]
  Capabilities->Gas         = 0;
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	2200      	movs	r2, #0
 8009e08:	70da      	strb	r2, [r3, #3]
  Capabilities->LowPower    = 0;
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	711a      	strb	r2, [r3, #4]
  Capabilities->HumMaxOdr   = 0.0f;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	f04f 0200 	mov.w	r2, #0
 8009e16:	609a      	str	r2, [r3, #8]
  Capabilities->TempMaxOdr  = 0.0f;
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	f04f 0200 	mov.w	r2, #0
 8009e1e:	60da      	str	r2, [r3, #12]
  Capabilities->PressMaxOdr = 0.0f;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	f04f 0200 	mov.w	r2, #0
 8009e26:	611a      	str	r2, [r3, #16]
  Capabilities->GasMaxOdr   = 0.0f;
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	f04f 0200 	mov.w	r2, #0
 8009e2e:	615a      	str	r2, [r3, #20]
  return SHT40AD1B_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	370c      	adds	r7, #12
 8009e36:	46bd      	mov	sp, r7
 8009e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3c:	4770      	bx	lr

08009e3e <SHT40AD1B_HUM_Enable>:
  * @brief  Enable the SHT40AD1B humidity sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_HUM_Enable(SHT40AD1B_Object_t *pObj)
{
 8009e3e:	b480      	push	{r7}
 8009e40:	b083      	sub	sp, #12
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->hum_is_enabled == 1U)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d101      	bne.n	8009e54 <SHT40AD1B_HUM_Enable+0x16>
  {
    return SHT40AD1B_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	e004      	b.n	8009e5e <SHT40AD1B_HUM_Enable+0x20>
  }

  pObj->hum_is_enabled = 1;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2201      	movs	r2, #1
 8009e58:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return SHT40AD1B_OK;
 8009e5c:	2300      	movs	r3, #0
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	370c      	adds	r7, #12
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr

08009e6a <SHT40AD1B_HUM_Disable>:
  * @brief  Disable the SHT40AD1B humidity sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_HUM_Disable(SHT40AD1B_Object_t *pObj)
{
 8009e6a:	b480      	push	{r7}
 8009e6c:	b083      	sub	sp, #12
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->hum_is_enabled == 0U)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d101      	bne.n	8009e80 <SHT40AD1B_HUM_Disable+0x16>
  {
    return SHT40AD1B_OK;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	e004      	b.n	8009e8a <SHT40AD1B_HUM_Disable+0x20>
  }

  pObj->hum_is_enabled = 0;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return SHT40AD1B_OK;
 8009e88:	2300      	movs	r3, #0
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	370c      	adds	r7, #12
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e94:	4770      	bx	lr

08009e96 <SHT40AD1B_HUM_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_HUM_GetOutputDataRate(SHT40AD1B_Object_t *pObj, float_t *Odr)
{
 8009e96:	b480      	push	{r7}
 8009e98:	b083      	sub	sp, #12
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	6039      	str	r1, [r7, #0]
  *Odr = pObj->hum_odr;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	601a      	str	r2, [r3, #0]

  return SHT40AD1B_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	370c      	adds	r7, #12
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <SHT40AD1B_HUM_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_HUM_SetOutputDataRate(SHT40AD1B_Object_t *pObj, float_t Odr)
{
 8009eb6:	b480      	push	{r7}
 8009eb8:	b083      	sub	sp, #12
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	ed87 0a00 	vstr	s0, [r7]
  /* This device doesn't support ODR, works more like one-shot measurement */
  return SHT40AD1B_OK;
 8009ec2:	2300      	movs	r3, #0
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <SHT40AD1B_HUM_GetHumidity>:
  * @param  pObj the device pObj
  * @param  Value pointer where the humidity value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_HUM_GetHumidity(SHT40AD1B_Object_t *pObj, float_t *Value)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
  if (GetData(pObj) != SHT40AD1B_OK)
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 f86f 	bl	8009fbe <GetData>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d002      	beq.n	8009eec <SHT40AD1B_HUM_GetHumidity+0x1c>
  {
    return SHT40AD1B_ERROR;
 8009ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8009eea:	e004      	b.n	8009ef6 <SHT40AD1B_HUM_GetHumidity+0x26>
  }

  *Value = pObj->hum_value;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	601a      	str	r2, [r3, #0]

  return SHT40AD1B_OK;
 8009ef4:	2300      	movs	r3, #0
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <SHT40AD1B_TEMP_Enable>:
  * @brief  Enable the SHT40AD1B temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_TEMP_Enable(SHT40AD1B_Object_t *pObj)
{
 8009efe:	b480      	push	{r7}
 8009f00:	b083      	sub	sp, #12
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d101      	bne.n	8009f14 <SHT40AD1B_TEMP_Enable+0x16>
  {
    return SHT40AD1B_OK;
 8009f10:	2300      	movs	r3, #0
 8009f12:	e004      	b.n	8009f1e <SHT40AD1B_TEMP_Enable+0x20>
  }

  pObj->temp_is_enabled = 1;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return SHT40AD1B_OK;
 8009f1c:	2300      	movs	r3, #0
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	370c      	adds	r7, #12
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr

08009f2a <SHT40AD1B_TEMP_Disable>:
  * @brief  Disable the SHT40AD1B temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_TEMP_Disable(SHT40AD1B_Object_t *pObj)
{
 8009f2a:	b480      	push	{r7}
 8009f2c:	b083      	sub	sp, #12
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d101      	bne.n	8009f40 <SHT40AD1B_TEMP_Disable+0x16>
  {
    return SHT40AD1B_OK;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	e004      	b.n	8009f4a <SHT40AD1B_TEMP_Disable+0x20>
  }

  pObj->temp_is_enabled = 0;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return SHT40AD1B_OK;
 8009f48:	2300      	movs	r3, #0
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	370c      	adds	r7, #12
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr

08009f56 <SHT40AD1B_TEMP_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_TEMP_GetOutputDataRate(SHT40AD1B_Object_t *pObj, float_t *Odr)
{
 8009f56:	b480      	push	{r7}
 8009f58:	b083      	sub	sp, #12
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	6039      	str	r1, [r7, #0]
  *Odr = pObj->temp_odr;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	601a      	str	r2, [r3, #0]

  return SHT40AD1B_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <SHT40AD1B_TEMP_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_TEMP_SetOutputDataRate(SHT40AD1B_Object_t *pObj, float_t Odr)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b083      	sub	sp, #12
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	ed87 0a00 	vstr	s0, [r7]
  /* This device doesn't support ODR, works more like one-shot measurement */
  return SHT40AD1B_OK;
 8009f82:	2300      	movs	r3, #0
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr

08009f90 <SHT40AD1B_TEMP_GetTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t SHT40AD1B_TEMP_GetTemperature(SHT40AD1B_Object_t *pObj, float_t *Value)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
  if (GetData(pObj) != SHT40AD1B_OK)
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f80f 	bl	8009fbe <GetData>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d002      	beq.n	8009fac <SHT40AD1B_TEMP_GetTemperature+0x1c>
  {
    return SHT40AD1B_ERROR;
 8009fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8009faa:	e004      	b.n	8009fb6 <SHT40AD1B_TEMP_GetTemperature+0x26>
  }

  *Value = pObj->temp_value;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	601a      	str	r2, [r3, #0]

  return SHT40AD1B_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3708      	adds	r7, #8
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <GetData>:
  * @param  pObj the device pObj
  * @param  Status the new data status
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t GetData(SHT40AD1B_Object_t *pObj)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b084      	sub	sp, #16
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
  float_t data[2];  /* humidity, temperature */

  if (sht40ad1b_data_get(&(pObj->Ctx), data) != 0)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	3320      	adds	r3, #32
 8009fca:	f107 0208 	add.w	r2, r7, #8
 8009fce:	4611      	mov	r1, r2
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f000 f881 	bl	800a0d8 <sht40ad1b_data_get>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d002      	beq.n	8009fe2 <GetData+0x24>
  {
    return SHT40AD1B_ERROR;
 8009fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe0:	e006      	b.n	8009ff0 <GetData+0x32>
  }

  pObj->hum_value = data[0];
 8009fe2:	68ba      	ldr	r2, [r7, #8]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
  pObj->temp_value = data[1];
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	641a      	str	r2, [r3, #64]	@ 0x40

  return SHT40AD1B_OK;
 8009fee:	2300      	movs	r3, #0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3710      	adds	r7, #16
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	607a      	str	r2, [r7, #4]
 800a002:	461a      	mov	r2, r3
 800a004:	460b      	mov	r3, r1
 800a006:	72fb      	strb	r3, [r7, #11]
 800a008:	4613      	mov	r3, r2
 800a00a:	813b      	strh	r3, [r7, #8]
  SHT40AD1B_Object_t *pObj = (SHT40AD1B_Object_t *)Handle;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	617b      	str	r3, [r7, #20]
  (void)Reg;

  if (pObj->IO.BusType == (uint32_t)SHT40AD1B_I2C_BUS) /* I2C */
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d109      	bne.n	800a02c <ReadRegWrap+0x34>
  {
    return pObj->IO.Read(pObj->IO.Address, pData, Length);
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	695b      	ldr	r3, [r3, #20]
 800a01c:	697a      	ldr	r2, [r7, #20]
 800a01e:	7b12      	ldrb	r2, [r2, #12]
 800a020:	4610      	mov	r0, r2
 800a022:	893a      	ldrh	r2, [r7, #8]
 800a024:	6879      	ldr	r1, [r7, #4]
 800a026:	4798      	blx	r3
 800a028:	4603      	mov	r3, r0
 800a02a:	e001      	b.n	800a030 <ReadRegWrap+0x38>
  }
  else
  {
    return SHT40AD1B_ERROR;
 800a02c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800a030:	4618      	mov	r0, r3
 800a032:	3718      	adds	r7, #24
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b086      	sub	sp, #24
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	607a      	str	r2, [r7, #4]
 800a042:	461a      	mov	r2, r3
 800a044:	460b      	mov	r3, r1
 800a046:	72fb      	strb	r3, [r7, #11]
 800a048:	4613      	mov	r3, r2
 800a04a:	813b      	strh	r3, [r7, #8]
  SHT40AD1B_Object_t *pObj = (SHT40AD1B_Object_t *)Handle;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	617b      	str	r3, [r7, #20]
  (void)Reg;

  if (pObj->IO.BusType == (uint32_t)SHT40AD1B_I2C_BUS) /* I2C */
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d109      	bne.n	800a06c <WriteRegWrap+0x34>
  {
    return pObj->IO.Write(pObj->IO.Address, pData, Length);
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	691b      	ldr	r3, [r3, #16]
 800a05c:	697a      	ldr	r2, [r7, #20]
 800a05e:	7b12      	ldrb	r2, [r2, #12]
 800a060:	4610      	mov	r0, r2
 800a062:	893a      	ldrh	r2, [r7, #8]
 800a064:	6879      	ldr	r1, [r7, #4]
 800a066:	4798      	blx	r3
 800a068:	4603      	mov	r3, r0
 800a06a:	e001      	b.n	800a070 <WriteRegWrap+0x38>
  }
  else
  {
    return SHT40AD1B_ERROR;
 800a06c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800a070:	4618      	mov	r0, r3
 800a072:	3718      	adds	r7, #24
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <sht40ad1b_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak sht40ad1b_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data, uint16_t len)
{
 800a078:	b590      	push	{r4, r7, lr}
 800a07a:	b087      	sub	sp, #28
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	607a      	str	r2, [r7, #4]
 800a082:	461a      	mov	r2, r3
 800a084:	460b      	mov	r3, r1
 800a086:	72fb      	strb	r3, [r7, #11]
 800a088:	4613      	mov	r3, r2
 800a08a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	685c      	ldr	r4, [r3, #4]
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	68d8      	ldr	r0, [r3, #12]
 800a094:	893b      	ldrh	r3, [r7, #8]
 800a096:	7af9      	ldrb	r1, [r7, #11]
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	47a0      	blx	r4
 800a09c:	6178      	str	r0, [r7, #20]

  return ret;
 800a09e:	697b      	ldr	r3, [r7, #20]
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	371c      	adds	r7, #28
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd90      	pop	{r4, r7, pc}

0800a0a8 <sht40ad1b_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak sht40ad1b_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data, uint16_t len)
{
 800a0a8:	b590      	push	{r4, r7, lr}
 800a0aa:	b087      	sub	sp, #28
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	607a      	str	r2, [r7, #4]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	72fb      	strb	r3, [r7, #11]
 800a0b8:	4613      	mov	r3, r2
 800a0ba:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681c      	ldr	r4, [r3, #0]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	68d8      	ldr	r0, [r3, #12]
 800a0c4:	893b      	ldrh	r3, [r7, #8]
 800a0c6:	7af9      	ldrb	r1, [r7, #11]
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	47a0      	blx	r4
 800a0cc:	6178      	str	r0, [r7, #20]

  return ret;
 800a0ce:	697b      	ldr	r3, [r7, #20]
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	371c      	adds	r7, #28
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd90      	pop	{r4, r7, pc}

0800a0d8 <sht40ad1b_data_get>:
  * @param  buffer  buffer to store humidity and temperature values pair
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sht40ad1b_data_get(stmdev_ctx_t *ctx, float_t *buffer)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b088      	sub	sp, #32
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  uint8_t command = 0xFD;
 800a0e2:	23fd      	movs	r3, #253	@ 0xfd
 800a0e4:	73fb      	strb	r3, [r7, #15]
  uint8_t data[6] = {0};
 800a0e6:	f107 0308 	add.w	r3, r7, #8
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	601a      	str	r2, [r3, #0]
 800a0ee:	809a      	strh	r2, [r3, #4]

  if (sht40ad1b_write_reg(ctx, 0, &command, 1) != 0)
 800a0f0:	f107 020f 	add.w	r2, r7, #15
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	2100      	movs	r1, #0
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f7ff ffd5 	bl	800a0a8 <sht40ad1b_write_reg>
 800a0fe:	4603      	mov	r3, r0
 800a100:	2b00      	cmp	r3, #0
 800a102:	d001      	beq.n	800a108 <sht40ad1b_data_get+0x30>
  {
    return 1;
 800a104:	2301      	movs	r3, #1
 800a106:	e07d      	b.n	800a204 <sht40ad1b_data_get+0x12c>
  }

  /* Wait 10 ms */
  ctx->mdelay(10);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	200a      	movs	r0, #10
 800a10e:	4798      	blx	r3

  if (sht40ad1b_read_reg(ctx, 0, data, 6) != 0)
 800a110:	f107 0208 	add.w	r2, r7, #8
 800a114:	2306      	movs	r3, #6
 800a116:	2100      	movs	r1, #0
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff ffad 	bl	800a078 <sht40ad1b_read_reg>
 800a11e:	4603      	mov	r3, r0
 800a120:	2b00      	cmp	r3, #0
 800a122:	d001      	beq.n	800a128 <sht40ad1b_data_get+0x50>
  {
    return 1;
 800a124:	2301      	movs	r3, #1
 800a126:	e06d      	b.n	800a204 <sht40ad1b_data_get+0x12c>
  }

  uint16_t temp_value_raw = (data[0] * 0x100U) + data[1];
 800a128:	7a3b      	ldrb	r3, [r7, #8]
 800a12a:	021b      	lsls	r3, r3, #8
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	7a7a      	ldrb	r2, [r7, #9]
 800a130:	4413      	add	r3, r2
 800a132:	83fb      	strh	r3, [r7, #30]
  uint8_t temp_value_crc  = data[2];
 800a134:	7abb      	ldrb	r3, [r7, #10]
 800a136:	777b      	strb	r3, [r7, #29]
  uint16_t hum_value_raw  = (data[3] * 0x100U) + data[4];
 800a138:	7afb      	ldrb	r3, [r7, #11]
 800a13a:	021b      	lsls	r3, r3, #8
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	7b3a      	ldrb	r2, [r7, #12]
 800a140:	4413      	add	r3, r2
 800a142:	837b      	strh	r3, [r7, #26]
  uint8_t hum_value_crc   = data[5];
 800a144:	7b7b      	ldrb	r3, [r7, #13]
 800a146:	767b      	strb	r3, [r7, #25]

  /* Check CRC for temperature value */
  if (crc_check(&data[0], 2, temp_value_crc) != 0U)
 800a148:	7f7a      	ldrb	r2, [r7, #29]
 800a14a:	f107 0308 	add.w	r3, r7, #8
 800a14e:	2102      	movs	r1, #2
 800a150:	4618      	mov	r0, r3
 800a152:	f000 f8b3 	bl	800a2bc <crc_check>
 800a156:	4603      	mov	r3, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d001      	beq.n	800a160 <sht40ad1b_data_get+0x88>
  {
    return 1;
 800a15c:	2301      	movs	r3, #1
 800a15e:	e051      	b.n	800a204 <sht40ad1b_data_get+0x12c>
  }

  /* Check CRC for humidity value */
  if (crc_check(&data[3], 2, hum_value_crc) != 0U)
 800a160:	7e7a      	ldrb	r2, [r7, #25]
 800a162:	f107 0308 	add.w	r3, r7, #8
 800a166:	3303      	adds	r3, #3
 800a168:	2102      	movs	r1, #2
 800a16a:	4618      	mov	r0, r3
 800a16c:	f000 f8a6 	bl	800a2bc <crc_check>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d001      	beq.n	800a17a <sht40ad1b_data_get+0xa2>
  {
    return 1;
 800a176:	2301      	movs	r3, #1
 800a178:	e044      	b.n	800a204 <sht40ad1b_data_get+0x12c>
  }

  float_t temp_value = -45.0f + (175.0f * (float_t)temp_value_raw / (float_t)0xFFFF);
 800a17a:	8bfb      	ldrh	r3, [r7, #30]
 800a17c:	ee07 3a90 	vmov	s15, r3
 800a180:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a184:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800a20c <sht40ad1b_data_get+0x134>
 800a188:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a18c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800a210 <sht40ad1b_data_get+0x138>
 800a190:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a194:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800a214 <sht40ad1b_data_get+0x13c>
 800a198:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a19c:	edc7 7a05 	vstr	s15, [r7, #20]
  float_t hum_value  =  -6.0f + (125.0f * (float_t)hum_value_raw  / (float_t)0xFFFF);
 800a1a0:	8b7b      	ldrh	r3, [r7, #26]
 800a1a2:	ee07 3a90 	vmov	s15, r3
 800a1a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1aa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800a218 <sht40ad1b_data_get+0x140>
 800a1ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a1b2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800a210 <sht40ad1b_data_get+0x138>
 800a1b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a1ba:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 800a1be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a1c2:	edc7 7a04 	vstr	s15, [r7, #16]

  hum_value = (hum_value > 100.0f) ? 100.0f
              : (hum_value <   0.0f) ?   0.0f
 800a1c6:	edd7 7a04 	vldr	s15, [r7, #16]
 800a1ca:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800a21c <sht40ad1b_data_get+0x144>
 800a1ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a1d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1d6:	dd01      	ble.n	800a1dc <sht40ad1b_data_get+0x104>
 800a1d8:	4b11      	ldr	r3, [pc, #68]	@ (800a220 <sht40ad1b_data_get+0x148>)
 800a1da:	e00a      	b.n	800a1f2 <sht40ad1b_data_get+0x11a>
              :                        hum_value;
 800a1dc:	edd7 7a04 	vldr	s15, [r7, #16]
 800a1e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a1e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1e8:	d502      	bpl.n	800a1f0 <sht40ad1b_data_get+0x118>
 800a1ea:	f04f 0300 	mov.w	r3, #0
 800a1ee:	e000      	b.n	800a1f2 <sht40ad1b_data_get+0x11a>
 800a1f0:	693b      	ldr	r3, [r7, #16]
  hum_value = (hum_value > 100.0f) ? 100.0f
 800a1f2:	613b      	str	r3, [r7, #16]

  buffer[0] = hum_value;
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	693a      	ldr	r2, [r7, #16]
 800a1f8:	601a      	str	r2, [r3, #0]
  buffer[1] = temp_value;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	3304      	adds	r3, #4
 800a1fe:	697a      	ldr	r2, [r7, #20]
 800a200:	601a      	str	r2, [r3, #0]
  return 0;
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	3720      	adds	r7, #32
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	432f0000 	.word	0x432f0000
 800a210:	477fff00 	.word	0x477fff00
 800a214:	42340000 	.word	0x42340000
 800a218:	42fa0000 	.word	0x42fa0000
 800a21c:	42c80000 	.word	0x42c80000
 800a220:	42c80000 	.word	0x42c80000

0800a224 <sht40ad1b_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sht40ad1b_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800a224:	b480      	push	{r7}
 800a226:	b083      	sub	sp, #12
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	6039      	str	r1, [r7, #0]
  (void)ctx;
  *buff = SHT40AD1B_ID;
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	2200      	movs	r2, #0
 800a232:	701a      	strb	r2, [r3, #0]
  return 0;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	370c      	adds	r7, #12
 800a23a:	46bd      	mov	sp, r7
 800a23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a240:	4770      	bx	lr

0800a242 <crc_calculate>:
  * @param  count  number of data bytes
  * @retval        CRC check sum of data stream
  *
  */
static uint8_t crc_calculate(const uint8_t *data, uint16_t count)
{
 800a242:	b480      	push	{r7}
 800a244:	b085      	sub	sp, #20
 800a246:	af00      	add	r7, sp, #0
 800a248:	6078      	str	r0, [r7, #4]
 800a24a:	460b      	mov	r3, r1
 800a24c:	807b      	strh	r3, [r7, #2]
  const uint8_t crc8_polynomial = 0x31;
 800a24e:	2331      	movs	r3, #49	@ 0x31
 800a250:	72bb      	strb	r3, [r7, #10]
  uint8_t crc = 0xFF;
 800a252:	23ff      	movs	r3, #255	@ 0xff
 800a254:	73fb      	strb	r3, [r7, #15]

  /* Calculate 8-bit checksum for given polynomial */
  for (uint16_t index = 0; index < count; index++)
 800a256:	2300      	movs	r3, #0
 800a258:	81bb      	strh	r3, [r7, #12]
 800a25a:	e024      	b.n	800a2a6 <crc_calculate+0x64>
  {
    crc ^= data[index];
 800a25c:	89bb      	ldrh	r3, [r7, #12]
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	4413      	add	r3, r2
 800a262:	781a      	ldrb	r2, [r3, #0]
 800a264:	7bfb      	ldrb	r3, [r7, #15]
 800a266:	4053      	eors	r3, r2
 800a268:	73fb      	strb	r3, [r7, #15]
    for (uint8_t crc_bit = 8U; crc_bit > 0U; crc_bit--)
 800a26a:	2308      	movs	r3, #8
 800a26c:	72fb      	strb	r3, [r7, #11]
 800a26e:	e014      	b.n	800a29a <crc_calculate+0x58>
    {
      crc = ((crc & 0x80U) != 0U) ? ((crc << 1) ^ crc8_polynomial) : (crc << 1);
 800a270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a274:	2b00      	cmp	r3, #0
 800a276:	da09      	bge.n	800a28c <crc_calculate+0x4a>
 800a278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a27c:	005b      	lsls	r3, r3, #1
 800a27e:	b25a      	sxtb	r2, r3
 800a280:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800a284:	4053      	eors	r3, r2
 800a286:	b25b      	sxtb	r3, r3
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	e002      	b.n	800a292 <crc_calculate+0x50>
 800a28c:	7bfb      	ldrb	r3, [r7, #15]
 800a28e:	005b      	lsls	r3, r3, #1
 800a290:	b2db      	uxtb	r3, r3
 800a292:	73fb      	strb	r3, [r7, #15]
    for (uint8_t crc_bit = 8U; crc_bit > 0U; crc_bit--)
 800a294:	7afb      	ldrb	r3, [r7, #11]
 800a296:	3b01      	subs	r3, #1
 800a298:	72fb      	strb	r3, [r7, #11]
 800a29a:	7afb      	ldrb	r3, [r7, #11]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1e7      	bne.n	800a270 <crc_calculate+0x2e>
  for (uint16_t index = 0; index < count; index++)
 800a2a0:	89bb      	ldrh	r3, [r7, #12]
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	81bb      	strh	r3, [r7, #12]
 800a2a6:	89ba      	ldrh	r2, [r7, #12]
 800a2a8:	887b      	ldrh	r3, [r7, #2]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d3d6      	bcc.n	800a25c <crc_calculate+0x1a>
    }
  }

  return crc;
 800a2ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <crc_check>:
  * @param  crc    CRC check sum of data stream
  * @retval        0 if CRC is OK else 1
  *
  */
static uint8_t crc_check(const uint8_t *data, uint16_t count, uint8_t crc)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	807b      	strh	r3, [r7, #2]
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	707b      	strb	r3, [r7, #1]
  return (crc_calculate(data, count) == crc) ? 0U : 1U;
 800a2cc:	887b      	ldrh	r3, [r7, #2]
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f7ff ffb6 	bl	800a242 <crc_calculate>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	461a      	mov	r2, r3
 800a2da:	787b      	ldrb	r3, [r7, #1]
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	bf14      	ite	ne
 800a2e0:	2301      	movne	r3, #1
 800a2e2:	2300      	moveq	r3, #0
 800a2e4:	b2db      	uxtb	r3, r3
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3708      	adds	r7, #8
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
	...

0800a2f0 <STTS22H_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_RegisterBusIO(STTS22H_Object_t *pObj, STTS22H_IO_t *pIO)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d103      	bne.n	800a308 <STTS22H_RegisterBusIO+0x18>
  {
    ret = STTS22H_ERROR;
 800a300:	f04f 33ff 	mov.w	r3, #4294967295
 800a304:	60fb      	str	r3, [r7, #12]
 800a306:	e034      	b.n	800a372 <STTS22H_RegisterBusIO+0x82>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	685a      	ldr	r2, [r3, #4]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	689a      	ldr	r2, [r3, #8]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	7b1a      	ldrb	r2, [r3, #12]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	691a      	ldr	r2, [r3, #16]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	695a      	ldr	r2, [r3, #20]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	699a      	ldr	r2, [r3, #24]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	4a0e      	ldr	r2, [pc, #56]	@ (800a37c <STTS22H_RegisterBusIO+0x8c>)
 800a344:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a0d      	ldr	r2, [pc, #52]	@ (800a380 <STTS22H_RegisterBusIO+0x90>)
 800a34a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	69da      	ldr	r2, [r3, #28]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init != NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d004      	beq.n	800a36c <STTS22H_RegisterBusIO+0x7c>
    {
      ret = pObj->IO.Init();
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	4798      	blx	r3
 800a368:	60f8      	str	r0, [r7, #12]
 800a36a:	e002      	b.n	800a372 <STTS22H_RegisterBusIO+0x82>
    }
    else
    {
      ret = STTS22H_ERROR;
 800a36c:	f04f 33ff 	mov.w	r3, #4294967295
 800a370:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800a372:	68fb      	ldr	r3, [r7, #12]
}
 800a374:	4618      	mov	r0, r3
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	0800a78d 	.word	0x0800a78d
 800a380:	0800a7fb 	.word	0x0800a7fb

0800a384 <STTS22H_Init>:
  * @brief  Initialize the STTS22H sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_Init(STTS22H_Object_t *pObj)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a392:	2b00      	cmp	r3, #0
 800a394:	d127      	bne.n	800a3e6 <STTS22H_Init+0x62>
  {
    /* Set default ODR */
    pObj->temp_odr = 1.0f;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800a39c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable BDU */
    if (stts22h_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != STTS22H_OK)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	3320      	adds	r3, #32
 800a3a2:	2101      	movs	r1, #1
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f000 fbad 	bl	800ab04 <stts22h_block_data_update_set>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d002      	beq.n	800a3b6 <STTS22H_Init+0x32>
    {
      return STTS22H_ERROR;
 800a3b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a3b4:	e01c      	b.n	800a3f0 <STTS22H_Init+0x6c>
    }

    /* Enable Automatic Address Increment */
    if (stts22h_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != STTS22H_OK)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	3320      	adds	r3, #32
 800a3ba:	2101      	movs	r1, #1
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f000 fbfa 	bl	800abb6 <stts22h_auto_increment_set>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d002      	beq.n	800a3ce <STTS22H_Init+0x4a>
    {
      return STTS22H_ERROR;
 800a3c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3cc:	e010      	b.n	800a3f0 <STTS22H_Init+0x6c>
    }

    /* Put the component in standby mode. */
    if (stts22h_temp_data_rate_set(&(pObj->Ctx), STTS22H_POWER_DOWN) != STTS22H_OK)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	3320      	adds	r3, #32
 800a3d2:	2100      	movs	r1, #0
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	f000 fa9d 	bl	800a914 <stts22h_temp_data_rate_set>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d002      	beq.n	800a3e6 <STTS22H_Init+0x62>
    {
      return STTS22H_ERROR;
 800a3e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a3e4:	e004      	b.n	800a3f0 <STTS22H_Init+0x6c>
    }
  }

  pObj->is_initialized = 1;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return STTS22H_OK;
 800a3ee:	2300      	movs	r3, #0
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}

0800a3f8 <STTS22H_DeInit>:
  * @brief  Deinitialize the STTS22H sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_DeInit(STTS22H_Object_t *pObj)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b082      	sub	sp, #8
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a406:	2b01      	cmp	r3, #1
 800a408:	d108      	bne.n	800a41c <STTS22H_DeInit+0x24>
  {
    /* Put the component in standby mode */
    if (STTS22H_TEMP_Disable(pObj) != STTS22H_OK)
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 f878 	bl	800a500 <STTS22H_TEMP_Disable>
 800a410:	4603      	mov	r3, r0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d002      	beq.n	800a41c <STTS22H_DeInit+0x24>
    {
      return STTS22H_ERROR;
 800a416:	f04f 33ff 	mov.w	r3, #4294967295
 800a41a:	e004      	b.n	800a426 <STTS22H_DeInit+0x2e>
    }
  }

  pObj->is_initialized = 0;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2200      	movs	r2, #0
 800a420:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return STTS22H_OK;
 800a424:	2300      	movs	r3, #0
}
 800a426:	4618      	mov	r0, r3
 800a428:	3708      	adds	r7, #8
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}

0800a42e <STTS22H_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_ReadID(STTS22H_Object_t *pObj, uint8_t *Id)
{
 800a42e:	b580      	push	{r7, lr}
 800a430:	b084      	sub	sp, #16
 800a432:	af00      	add	r7, sp, #0
 800a434:	6078      	str	r0, [r7, #4]
 800a436:	6039      	str	r1, [r7, #0]
  uint8_t buf;

  if (stts22h_dev_id_get(&(pObj->Ctx), &buf) != STTS22H_OK)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	3320      	adds	r3, #32
 800a43c:	f107 020f 	add.w	r2, r7, #15
 800a440:	4611      	mov	r1, r2
 800a442:	4618      	mov	r0, r3
 800a444:	f000 fba6 	bl	800ab94 <stts22h_dev_id_get>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d002      	beq.n	800a454 <STTS22H_ReadID+0x26>
  {
    return STTS22H_ERROR;
 800a44e:	f04f 33ff 	mov.w	r3, #4294967295
 800a452:	e003      	b.n	800a45c <STTS22H_ReadID+0x2e>
  }

  *Id = buf;
 800a454:	7bfa      	ldrb	r2, [r7, #15]
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	701a      	strb	r2, [r3, #0]

  return STTS22H_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3710      	adds	r7, #16
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <STTS22H_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to STTS22H sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_GetCapabilities(STTS22H_Object_t *pObj, STTS22H_Capabilities_t *Capabilities)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	2200      	movs	r2, #0
 800a472:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2200      	movs	r2, #0
 800a478:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	2201      	movs	r2, #1
 800a47e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gas         = 0;
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	2200      	movs	r2, #0
 800a484:	70da      	strb	r2, [r3, #3]
  Capabilities->LowPower    = 0;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	2200      	movs	r2, #0
 800a48a:	711a      	strb	r2, [r3, #4]
  Capabilities->HumMaxOdr   = 0.0f;
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	f04f 0200 	mov.w	r2, #0
 800a492:	609a      	str	r2, [r3, #8]
  Capabilities->TempMaxOdr  = 200.0f;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	4a08      	ldr	r2, [pc, #32]	@ (800a4b8 <STTS22H_GetCapabilities+0x54>)
 800a498:	60da      	str	r2, [r3, #12]
  Capabilities->PressMaxOdr = 0.0f;
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	f04f 0200 	mov.w	r2, #0
 800a4a0:	611a      	str	r2, [r3, #16]
  Capabilities->GasMaxOdr   = 0.0f;
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	f04f 0200 	mov.w	r2, #0
 800a4a8:	615a      	str	r2, [r3, #20]
  return STTS22H_OK;
 800a4aa:	2300      	movs	r3, #0
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr
 800a4b8:	43480000 	.word	0x43480000

0800a4bc <STTS22H_TEMP_Enable>:
  * @brief  Enable the STTS22H temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_Enable(STTS22H_Object_t *pObj)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d101      	bne.n	800a4d2 <STTS22H_TEMP_Enable+0x16>
  {
    return STTS22H_OK;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	e012      	b.n	800a4f8 <STTS22H_TEMP_Enable+0x3c>
  }

  /* Power on the component and set the odr. */
  if (STTS22H_TEMP_SetOutputDataRate(pObj, pObj->temp_odr) != STTS22H_OK)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800a4d8:	eeb0 0a67 	vmov.f32	s0, s15
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 f8e9 	bl	800a6b4 <STTS22H_TEMP_SetOutputDataRate>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d002      	beq.n	800a4ee <STTS22H_TEMP_Enable+0x32>
  {
    return STTS22H_ERROR;
 800a4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800a4ec:	e004      	b.n	800a4f8 <STTS22H_TEMP_Enable+0x3c>
  }

  pObj->temp_is_enabled = 1;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return STTS22H_OK;
 800a4f6:	2300      	movs	r3, #0
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3708      	adds	r7, #8
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <STTS22H_TEMP_Disable>:
  * @brief  Disable the STTS22H temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_Disable(STTS22H_Object_t *pObj)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d101      	bne.n	800a516 <STTS22H_TEMP_Disable+0x16>
  {
    return STTS22H_OK;
 800a512:	2300      	movs	r3, #0
 800a514:	e01c      	b.n	800a550 <STTS22H_TEMP_Disable+0x50>
  }

  /* Save the current odr. */
  if (STTS22H_TEMP_GetOutputDataRate(pObj, &pObj->temp_odr) != STTS22H_OK)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	3334      	adds	r3, #52	@ 0x34
 800a51a:	4619      	mov	r1, r3
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 f81b 	bl	800a558 <STTS22H_TEMP_GetOutputDataRate>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d002      	beq.n	800a52e <STTS22H_TEMP_Disable+0x2e>
  {
    return STTS22H_ERROR;
 800a528:	f04f 33ff 	mov.w	r3, #4294967295
 800a52c:	e010      	b.n	800a550 <STTS22H_TEMP_Disable+0x50>
  }

  /* Put the component in standby mode. */
  if (stts22h_temp_data_rate_set(&(pObj->Ctx), STTS22H_POWER_DOWN) != STTS22H_OK)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	3320      	adds	r3, #32
 800a532:	2100      	movs	r1, #0
 800a534:	4618      	mov	r0, r3
 800a536:	f000 f9ed 	bl	800a914 <stts22h_temp_data_rate_set>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d002      	beq.n	800a546 <STTS22H_TEMP_Disable+0x46>
  {
    return STTS22H_ERROR;
 800a540:	f04f 33ff 	mov.w	r3, #4294967295
 800a544:	e004      	b.n	800a550 <STTS22H_TEMP_Disable+0x50>
  }

  pObj->temp_is_enabled = 0;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2200      	movs	r2, #0
 800a54a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return STTS22H_OK;
 800a54e:	2300      	movs	r3, #0
}
 800a550:	4618      	mov	r0, r3
 800a552:	3708      	adds	r7, #8
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <STTS22H_TEMP_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_GetOutputDataRate(STTS22H_Object_t *pObj, float *Odr)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
  int32_t ret = STTS22H_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	60fb      	str	r3, [r7, #12]
  stts22h_odr_temp_t odr_low_level;

  if (stts22h_temp_data_rate_get(&(pObj->Ctx), &odr_low_level) != STTS22H_OK)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	3320      	adds	r3, #32
 800a56a:	f107 020b 	add.w	r2, r7, #11
 800a56e:	4611      	mov	r1, r2
 800a570:	4618      	mov	r0, r3
 800a572:	f000 fa11 	bl	800a998 <stts22h_temp_data_rate_get>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d002      	beq.n	800a582 <STTS22H_TEMP_GetOutputDataRate+0x2a>
  {
    return STTS22H_ERROR;
 800a57c:	f04f 33ff 	mov.w	r3, #4294967295
 800a580:	e08b      	b.n	800a69a <STTS22H_TEMP_GetOutputDataRate+0x142>
  }

  switch (odr_low_level)
 800a582:	7afb      	ldrb	r3, [r7, #11]
 800a584:	2b32      	cmp	r3, #50	@ 0x32
 800a586:	f200 8083 	bhi.w	800a690 <STTS22H_TEMP_GetOutputDataRate+0x138>
 800a58a:	a201      	add	r2, pc, #4	@ (adr r2, 800a590 <STTS22H_TEMP_GetOutputDataRate+0x38>)
 800a58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a590:	0800a65d 	.word	0x0800a65d
 800a594:	0800a65d 	.word	0x0800a65d
 800a598:	0800a671 	.word	0x0800a671
 800a59c:	0800a691 	.word	0x0800a691
 800a5a0:	0800a667 	.word	0x0800a667
 800a5a4:	0800a691 	.word	0x0800a691
 800a5a8:	0800a691 	.word	0x0800a691
 800a5ac:	0800a691 	.word	0x0800a691
 800a5b0:	0800a691 	.word	0x0800a691
 800a5b4:	0800a691 	.word	0x0800a691
 800a5b8:	0800a691 	.word	0x0800a691
 800a5bc:	0800a691 	.word	0x0800a691
 800a5c0:	0800a691 	.word	0x0800a691
 800a5c4:	0800a691 	.word	0x0800a691
 800a5c8:	0800a691 	.word	0x0800a691
 800a5cc:	0800a691 	.word	0x0800a691
 800a5d0:	0800a691 	.word	0x0800a691
 800a5d4:	0800a691 	.word	0x0800a691
 800a5d8:	0800a679 	.word	0x0800a679
 800a5dc:	0800a691 	.word	0x0800a691
 800a5e0:	0800a691 	.word	0x0800a691
 800a5e4:	0800a691 	.word	0x0800a691
 800a5e8:	0800a691 	.word	0x0800a691
 800a5ec:	0800a691 	.word	0x0800a691
 800a5f0:	0800a691 	.word	0x0800a691
 800a5f4:	0800a691 	.word	0x0800a691
 800a5f8:	0800a691 	.word	0x0800a691
 800a5fc:	0800a691 	.word	0x0800a691
 800a600:	0800a691 	.word	0x0800a691
 800a604:	0800a691 	.word	0x0800a691
 800a608:	0800a691 	.word	0x0800a691
 800a60c:	0800a691 	.word	0x0800a691
 800a610:	0800a691 	.word	0x0800a691
 800a614:	0800a691 	.word	0x0800a691
 800a618:	0800a681 	.word	0x0800a681
 800a61c:	0800a691 	.word	0x0800a691
 800a620:	0800a691 	.word	0x0800a691
 800a624:	0800a691 	.word	0x0800a691
 800a628:	0800a691 	.word	0x0800a691
 800a62c:	0800a691 	.word	0x0800a691
 800a630:	0800a691 	.word	0x0800a691
 800a634:	0800a691 	.word	0x0800a691
 800a638:	0800a691 	.word	0x0800a691
 800a63c:	0800a691 	.word	0x0800a691
 800a640:	0800a691 	.word	0x0800a691
 800a644:	0800a691 	.word	0x0800a691
 800a648:	0800a691 	.word	0x0800a691
 800a64c:	0800a691 	.word	0x0800a691
 800a650:	0800a691 	.word	0x0800a691
 800a654:	0800a691 	.word	0x0800a691
 800a658:	0800a689 	.word	0x0800a689
  {
    case STTS22H_POWER_DOWN:
    case STTS22H_ONE_SHOT:
      *Odr = 0.0f;
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	f04f 0200 	mov.w	r2, #0
 800a662:	601a      	str	r2, [r3, #0]
      break;
 800a664:	e018      	b.n	800a698 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_1Hz:
      *Odr = 1.0f;
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800a66c:	601a      	str	r2, [r3, #0]
      break;
 800a66e:	e013      	b.n	800a698 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_25Hz:
      *Odr = 25.0f;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	4a0c      	ldr	r2, [pc, #48]	@ (800a6a4 <STTS22H_TEMP_GetOutputDataRate+0x14c>)
 800a674:	601a      	str	r2, [r3, #0]
      break;
 800a676:	e00f      	b.n	800a698 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_50Hz:
      *Odr = 50.0f;
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	4a0b      	ldr	r2, [pc, #44]	@ (800a6a8 <STTS22H_TEMP_GetOutputDataRate+0x150>)
 800a67c:	601a      	str	r2, [r3, #0]
      break;
 800a67e:	e00b      	b.n	800a698 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_100Hz:
      *Odr = 100.0f;
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	4a0a      	ldr	r2, [pc, #40]	@ (800a6ac <STTS22H_TEMP_GetOutputDataRate+0x154>)
 800a684:	601a      	str	r2, [r3, #0]
      break;
 800a686:	e007      	b.n	800a698 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_200Hz:
      *Odr = 200.0f;
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	4a09      	ldr	r2, [pc, #36]	@ (800a6b0 <STTS22H_TEMP_GetOutputDataRate+0x158>)
 800a68c:	601a      	str	r2, [r3, #0]
      break;
 800a68e:	e003      	b.n	800a698 <STTS22H_TEMP_GetOutputDataRate+0x140>

    default:
      ret = STTS22H_ERROR;
 800a690:	f04f 33ff 	mov.w	r3, #4294967295
 800a694:	60fb      	str	r3, [r7, #12]
      break;
 800a696:	bf00      	nop
  }

  return ret;
 800a698:	68fb      	ldr	r3, [r7, #12]
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3710      	adds	r7, #16
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}
 800a6a2:	bf00      	nop
 800a6a4:	41c80000 	.word	0x41c80000
 800a6a8:	42480000 	.word	0x42480000
 800a6ac:	42c80000 	.word	0x42c80000
 800a6b0:	43480000 	.word	0x43480000

0800a6b4 <STTS22H_TEMP_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_SetOutputDataRate(STTS22H_Object_t *pObj, float Odr)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	ed87 0a00 	vstr	s0, [r7]
  stts22h_odr_temp_t new_odr;

  new_odr = (Odr <= 1.0f) ? STTS22H_1Hz
            : (Odr <= 25.0f) ? STTS22H_25Hz
 800a6c0:	edd7 7a00 	vldr	s15, [r7]
 800a6c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a6c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6d0:	d801      	bhi.n	800a6d6 <STTS22H_TEMP_SetOutputDataRate+0x22>
 800a6d2:	2304      	movs	r3, #4
 800a6d4:	e021      	b.n	800a71a <STTS22H_TEMP_SetOutputDataRate+0x66>
 800a6d6:	edd7 7a00 	vldr	s15, [r7]
 800a6da:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800a6de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6e6:	d801      	bhi.n	800a6ec <STTS22H_TEMP_SetOutputDataRate+0x38>
 800a6e8:	2302      	movs	r3, #2
 800a6ea:	e016      	b.n	800a71a <STTS22H_TEMP_SetOutputDataRate+0x66>
 800a6ec:	edd7 7a00 	vldr	s15, [r7]
 800a6f0:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800a740 <STTS22H_TEMP_SetOutputDataRate+0x8c>
 800a6f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a6f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6fc:	d801      	bhi.n	800a702 <STTS22H_TEMP_SetOutputDataRate+0x4e>
 800a6fe:	2312      	movs	r3, #18
 800a700:	e00b      	b.n	800a71a <STTS22H_TEMP_SetOutputDataRate+0x66>
 800a702:	edd7 7a00 	vldr	s15, [r7]
 800a706:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800a744 <STTS22H_TEMP_SetOutputDataRate+0x90>
 800a70a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a70e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a712:	d801      	bhi.n	800a718 <STTS22H_TEMP_SetOutputDataRate+0x64>
 800a714:	2322      	movs	r3, #34	@ 0x22
 800a716:	e000      	b.n	800a71a <STTS22H_TEMP_SetOutputDataRate+0x66>
 800a718:	2332      	movs	r3, #50	@ 0x32
  new_odr = (Odr <= 1.0f) ? STTS22H_1Hz
 800a71a:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.0f) ? STTS22H_50Hz
            : (Odr <= 100.0f) ? STTS22H_100Hz
            :                    STTS22H_200Hz;

  if (stts22h_temp_data_rate_set(&(pObj->Ctx), new_odr) != STTS22H_OK)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3320      	adds	r3, #32
 800a720:	7bfa      	ldrb	r2, [r7, #15]
 800a722:	4611      	mov	r1, r2
 800a724:	4618      	mov	r0, r3
 800a726:	f000 f8f5 	bl	800a914 <stts22h_temp_data_rate_set>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d002      	beq.n	800a736 <STTS22H_TEMP_SetOutputDataRate+0x82>
  {
    return STTS22H_ERROR;
 800a730:	f04f 33ff 	mov.w	r3, #4294967295
 800a734:	e000      	b.n	800a738 <STTS22H_TEMP_SetOutputDataRate+0x84>
  }

  return STTS22H_OK;
 800a736:	2300      	movs	r3, #0
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	42480000 	.word	0x42480000
 800a744:	42c80000 	.word	0x42c80000

0800a748 <STTS22H_TEMP_GetTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_GetTemperature(STTS22H_Object_t *pObj, float *Value)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b084      	sub	sp, #16
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	6039      	str	r1, [r7, #0]
  int16_t raw_value;

  /* Get the temperature */
  if (stts22h_temperature_raw_get(&(pObj->Ctx), &raw_value) != STTS22H_OK)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	3320      	adds	r3, #32
 800a756:	f107 020e 	add.w	r2, r7, #14
 800a75a:	4611      	mov	r1, r2
 800a75c:	4618      	mov	r0, r3
 800a75e:	f000 f9f7 	bl	800ab50 <stts22h_temperature_raw_get>
 800a762:	4603      	mov	r3, r0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d002      	beq.n	800a76e <STTS22H_TEMP_GetTemperature+0x26>
  {
    return STTS22H_ERROR;
 800a768:	f04f 33ff 	mov.w	r3, #4294967295
 800a76c:	e00a      	b.n	800a784 <STTS22H_TEMP_GetTemperature+0x3c>
  }

  *Value = stts22h_from_lsb_to_celsius(raw_value);
 800a76e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a772:	4618      	mov	r0, r3
 800a774:	f000 f8b4 	bl	800a8e0 <stts22h_from_lsb_to_celsius>
 800a778:	eef0 7a40 	vmov.f32	s15, s0
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	edc3 7a00 	vstr	s15, [r3]

  return STTS22H_OK;
 800a782:	2300      	movs	r3, #0
}
 800a784:	4618      	mov	r0, r3
 800a786:	3710      	adds	r7, #16
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800a78c:	b590      	push	{r4, r7, lr}
 800a78e:	b089      	sub	sp, #36	@ 0x24
 800a790:	af00      	add	r7, sp, #0
 800a792:	60f8      	str	r0, [r7, #12]
 800a794:	607a      	str	r2, [r7, #4]
 800a796:	461a      	mov	r2, r3
 800a798:	460b      	mov	r3, r1
 800a79a:	72fb      	strb	r3, [r7, #11]
 800a79c:	4613      	mov	r3, r2
 800a79e:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = STTS22H_OK;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	61bb      	str	r3, [r7, #24]
  STTS22H_Object_t *pObj = (STTS22H_Object_t *)Handle;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)STTS22H_I2C_BUS) /* I2C */
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d11f      	bne.n	800a7f0 <ReadRegWrap+0x64>
  {
    for (i = 0; i < Length; i++)
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	83fb      	strh	r3, [r7, #30]
 800a7b4:	e018      	b.n	800a7e8 <ReadRegWrap+0x5c>
    {
      ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	695c      	ldr	r4, [r3, #20]
 800a7ba:	697b      	ldr	r3, [r7, #20]
 800a7bc:	7b1b      	ldrb	r3, [r3, #12]
 800a7be:	4618      	mov	r0, r3
 800a7c0:	7afb      	ldrb	r3, [r7, #11]
 800a7c2:	b29a      	uxth	r2, r3
 800a7c4:	8bfb      	ldrh	r3, [r7, #30]
 800a7c6:	4413      	add	r3, r2
 800a7c8:	b299      	uxth	r1, r3
 800a7ca:	8bfb      	ldrh	r3, [r7, #30]
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	441a      	add	r2, r3
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	47a0      	blx	r4
 800a7d4:	61b8      	str	r0, [r7, #24]
      if (ret != STTS22H_OK)
 800a7d6:	69bb      	ldr	r3, [r7, #24]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d002      	beq.n	800a7e2 <ReadRegWrap+0x56>
      {
        return STTS22H_ERROR;
 800a7dc:	f04f 33ff 	mov.w	r3, #4294967295
 800a7e0:	e007      	b.n	800a7f2 <ReadRegWrap+0x66>
    for (i = 0; i < Length; i++)
 800a7e2:	8bfb      	ldrh	r3, [r7, #30]
 800a7e4:	3301      	adds	r3, #1
 800a7e6:	83fb      	strh	r3, [r7, #30]
 800a7e8:	8bfa      	ldrh	r2, [r7, #30]
 800a7ea:	893b      	ldrh	r3, [r7, #8]
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d3e2      	bcc.n	800a7b6 <ReadRegWrap+0x2a>
      }
    }
  }

  return ret;
 800a7f0:	69bb      	ldr	r3, [r7, #24]
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3724      	adds	r7, #36	@ 0x24
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd90      	pop	{r4, r7, pc}

0800a7fa <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800a7fa:	b590      	push	{r4, r7, lr}
 800a7fc:	b089      	sub	sp, #36	@ 0x24
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	60f8      	str	r0, [r7, #12]
 800a802:	607a      	str	r2, [r7, #4]
 800a804:	461a      	mov	r2, r3
 800a806:	460b      	mov	r3, r1
 800a808:	72fb      	strb	r3, [r7, #11]
 800a80a:	4613      	mov	r3, r2
 800a80c:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = STTS22H_OK;
 800a80e:	2300      	movs	r3, #0
 800a810:	61bb      	str	r3, [r7, #24]
  STTS22H_Object_t *pObj = (STTS22H_Object_t *)Handle;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)STTS22H_I2C_BUS) /* I2C */
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d11f      	bne.n	800a85e <WriteRegWrap+0x64>
  {
    for (i = 0; i < Length; i++)
 800a81e:	2300      	movs	r3, #0
 800a820:	83fb      	strh	r3, [r7, #30]
 800a822:	e018      	b.n	800a856 <WriteRegWrap+0x5c>
    {
      ret = pObj->IO.WriteReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	691c      	ldr	r4, [r3, #16]
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	7b1b      	ldrb	r3, [r3, #12]
 800a82c:	4618      	mov	r0, r3
 800a82e:	7afb      	ldrb	r3, [r7, #11]
 800a830:	b29a      	uxth	r2, r3
 800a832:	8bfb      	ldrh	r3, [r7, #30]
 800a834:	4413      	add	r3, r2
 800a836:	b299      	uxth	r1, r3
 800a838:	8bfb      	ldrh	r3, [r7, #30]
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	441a      	add	r2, r3
 800a83e:	2301      	movs	r3, #1
 800a840:	47a0      	blx	r4
 800a842:	61b8      	str	r0, [r7, #24]
      if (ret != STTS22H_OK)
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d002      	beq.n	800a850 <WriteRegWrap+0x56>
      {
        return STTS22H_ERROR;
 800a84a:	f04f 33ff 	mov.w	r3, #4294967295
 800a84e:	e007      	b.n	800a860 <WriteRegWrap+0x66>
    for (i = 0; i < Length; i++)
 800a850:	8bfb      	ldrh	r3, [r7, #30]
 800a852:	3301      	adds	r3, #1
 800a854:	83fb      	strh	r3, [r7, #30]
 800a856:	8bfa      	ldrh	r2, [r7, #30]
 800a858:	893b      	ldrh	r3, [r7, #8]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d3e2      	bcc.n	800a824 <WriteRegWrap+0x2a>
      }
    }
  }

  return ret;
 800a85e:	69bb      	ldr	r3, [r7, #24]
}
 800a860:	4618      	mov	r0, r3
 800a862:	3724      	adds	r7, #36	@ 0x24
 800a864:	46bd      	mov	sp, r7
 800a866:	bd90      	pop	{r4, r7, pc}

0800a868 <stts22h_read_reg>:
  *
  */
int32_t __weak stts22h_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800a868:	b590      	push	{r4, r7, lr}
 800a86a:	b087      	sub	sp, #28
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	60f8      	str	r0, [r7, #12]
 800a870:	607a      	str	r2, [r7, #4]
 800a872:	461a      	mov	r2, r3
 800a874:	460b      	mov	r3, r1
 800a876:	72fb      	strb	r3, [r7, #11]
 800a878:	4613      	mov	r3, r2
 800a87a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d102      	bne.n	800a888 <stts22h_read_reg+0x20>
 800a882:	f04f 33ff 	mov.w	r3, #4294967295
 800a886:	e009      	b.n	800a89c <stts22h_read_reg+0x34>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	685c      	ldr	r4, [r3, #4]
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	68d8      	ldr	r0, [r3, #12]
 800a890:	893b      	ldrh	r3, [r7, #8]
 800a892:	7af9      	ldrb	r1, [r7, #11]
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	47a0      	blx	r4
 800a898:	6178      	str	r0, [r7, #20]

  return ret;
 800a89a:	697b      	ldr	r3, [r7, #20]
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	371c      	adds	r7, #28
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd90      	pop	{r4, r7, pc}

0800a8a4 <stts22h_write_reg>:
  *
  */
int32_t __weak stts22h_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 800a8a4:	b590      	push	{r4, r7, lr}
 800a8a6:	b087      	sub	sp, #28
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	607a      	str	r2, [r7, #4]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	460b      	mov	r3, r1
 800a8b2:	72fb      	strb	r3, [r7, #11]
 800a8b4:	4613      	mov	r3, r2
 800a8b6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d102      	bne.n	800a8c4 <stts22h_write_reg+0x20>
 800a8be:	f04f 33ff 	mov.w	r3, #4294967295
 800a8c2:	e009      	b.n	800a8d8 <stts22h_write_reg+0x34>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681c      	ldr	r4, [r3, #0]
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	68d8      	ldr	r0, [r3, #12]
 800a8cc:	893b      	ldrh	r3, [r7, #8]
 800a8ce:	7af9      	ldrb	r1, [r7, #11]
 800a8d0:	687a      	ldr	r2, [r7, #4]
 800a8d2:	47a0      	blx	r4
 800a8d4:	6178      	str	r0, [r7, #20]

  return ret;
 800a8d6:	697b      	ldr	r3, [r7, #20]
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	371c      	adds	r7, #28
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd90      	pop	{r4, r7, pc}

0800a8e0 <stts22h_from_lsb_to_celsius>:
  * @{
  *
  */

float_t stts22h_from_lsb_to_celsius(int16_t lsb)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b083      	sub	sp, #12
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 800a8ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a8ee:	ee07 3a90 	vmov	s15, r3
 800a8f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8f6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800a910 <stts22h_from_lsb_to_celsius+0x30>
 800a8fa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a8fe:	eef0 7a66 	vmov.f32	s15, s13
}
 800a902:	eeb0 0a67 	vmov.f32	s0, s15
 800a906:	370c      	adds	r7, #12
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr
 800a910:	42c80000 	.word	0x42c80000

0800a914 <stts22h_temp_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_set(const stmdev_ctx_t *ctx,
                                   stts22h_odr_temp_t val)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	460b      	mov	r3, r1
 800a91e:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800a920:	f107 0208 	add.w	r2, r7, #8
 800a924:	2301      	movs	r3, #1
 800a926:	2104      	movs	r1, #4
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f7ff ff9d 	bl	800a868 <stts22h_read_reg>
 800a92e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d12a      	bne.n	800a98c <stts22h_temp_data_rate_set+0x78>
  {
    ctrl.one_shot = (uint8_t)val & 0x01U;
 800a936:	78fb      	ldrb	r3, [r7, #3]
 800a938:	f003 0301 	and.w	r3, r3, #1
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	7a3b      	ldrb	r3, [r7, #8]
 800a940:	f362 0300 	bfi	r3, r2, #0, #1
 800a944:	723b      	strb	r3, [r7, #8]
    ctrl.freerun = ((uint8_t)val & 0x02U) >> 1;
 800a946:	78fb      	ldrb	r3, [r7, #3]
 800a948:	085b      	lsrs	r3, r3, #1
 800a94a:	f003 0301 	and.w	r3, r3, #1
 800a94e:	b2da      	uxtb	r2, r3
 800a950:	7a3b      	ldrb	r3, [r7, #8]
 800a952:	f362 0382 	bfi	r3, r2, #2, #1
 800a956:	723b      	strb	r3, [r7, #8]
    ctrl.low_odr_start = ((uint8_t)val & 0x04U) >> 2;
 800a958:	78fb      	ldrb	r3, [r7, #3]
 800a95a:	089b      	lsrs	r3, r3, #2
 800a95c:	f003 0301 	and.w	r3, r3, #1
 800a960:	b2da      	uxtb	r2, r3
 800a962:	7a3b      	ldrb	r3, [r7, #8]
 800a964:	f362 13c7 	bfi	r3, r2, #7, #1
 800a968:	723b      	strb	r3, [r7, #8]
    ctrl.avg = ((uint8_t)val & 0x30U) >> 4;
 800a96a:	78fb      	ldrb	r3, [r7, #3]
 800a96c:	091b      	lsrs	r3, r3, #4
 800a96e:	f003 0303 	and.w	r3, r3, #3
 800a972:	b2da      	uxtb	r2, r3
 800a974:	7a3b      	ldrb	r3, [r7, #8]
 800a976:	f362 1305 	bfi	r3, r2, #4, #2
 800a97a:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800a97c:	f107 0208 	add.w	r2, r7, #8
 800a980:	2301      	movs	r3, #1
 800a982:	2104      	movs	r1, #4
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f7ff ff8d 	bl	800a8a4 <stts22h_write_reg>
 800a98a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800a98c:	68fb      	ldr	r3, [r7, #12]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3710      	adds	r7, #16
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
	...

0800a998 <stts22h_temp_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_get(const stmdev_ctx_t *ctx,
                                   stts22h_odr_temp_t *val)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL,
 800a9a2:	f107 0208 	add.w	r2, r7, #8
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	2104      	movs	r1, #4
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7ff ff5c 	bl	800a868 <stts22h_read_reg>
 800a9b0:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl, 1);

  switch (ctrl.one_shot | (ctrl.freerun << 1) | (ctrl.low_odr_start <<
 800a9b2:	7a3b      	ldrb	r3, [r7, #8]
 800a9b4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	7a3b      	ldrb	r3, [r7, #8]
 800a9be:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	005b      	lsls	r3, r3, #1
 800a9c6:	431a      	orrs	r2, r3
 800a9c8:	7a3b      	ldrb	r3, [r7, #8]
 800a9ca:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	431a      	orrs	r2, r3
                                                 2) |
          (ctrl.avg << 4))
 800a9d4:	7a3b      	ldrb	r3, [r7, #8]
 800a9d6:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	011b      	lsls	r3, r3, #4
                                                 2) |
 800a9de:	4313      	orrs	r3, r2
  switch (ctrl.one_shot | (ctrl.freerun << 1) | (ctrl.low_odr_start <<
 800a9e0:	2b32      	cmp	r3, #50	@ 0x32
 800a9e2:	f200 8085 	bhi.w	800aaf0 <stts22h_temp_data_rate_get+0x158>
 800a9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9ec <stts22h_temp_data_rate_get+0x54>)
 800a9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ec:	0800aab9 	.word	0x0800aab9
 800a9f0:	0800aac1 	.word	0x0800aac1
 800a9f4:	0800aad1 	.word	0x0800aad1
 800a9f8:	0800aaf1 	.word	0x0800aaf1
 800a9fc:	0800aac9 	.word	0x0800aac9
 800aa00:	0800aaf1 	.word	0x0800aaf1
 800aa04:	0800aaf1 	.word	0x0800aaf1
 800aa08:	0800aaf1 	.word	0x0800aaf1
 800aa0c:	0800aaf1 	.word	0x0800aaf1
 800aa10:	0800aaf1 	.word	0x0800aaf1
 800aa14:	0800aaf1 	.word	0x0800aaf1
 800aa18:	0800aaf1 	.word	0x0800aaf1
 800aa1c:	0800aaf1 	.word	0x0800aaf1
 800aa20:	0800aaf1 	.word	0x0800aaf1
 800aa24:	0800aaf1 	.word	0x0800aaf1
 800aa28:	0800aaf1 	.word	0x0800aaf1
 800aa2c:	0800aaf1 	.word	0x0800aaf1
 800aa30:	0800aaf1 	.word	0x0800aaf1
 800aa34:	0800aad9 	.word	0x0800aad9
 800aa38:	0800aaf1 	.word	0x0800aaf1
 800aa3c:	0800aaf1 	.word	0x0800aaf1
 800aa40:	0800aaf1 	.word	0x0800aaf1
 800aa44:	0800aaf1 	.word	0x0800aaf1
 800aa48:	0800aaf1 	.word	0x0800aaf1
 800aa4c:	0800aaf1 	.word	0x0800aaf1
 800aa50:	0800aaf1 	.word	0x0800aaf1
 800aa54:	0800aaf1 	.word	0x0800aaf1
 800aa58:	0800aaf1 	.word	0x0800aaf1
 800aa5c:	0800aaf1 	.word	0x0800aaf1
 800aa60:	0800aaf1 	.word	0x0800aaf1
 800aa64:	0800aaf1 	.word	0x0800aaf1
 800aa68:	0800aaf1 	.word	0x0800aaf1
 800aa6c:	0800aaf1 	.word	0x0800aaf1
 800aa70:	0800aaf1 	.word	0x0800aaf1
 800aa74:	0800aae1 	.word	0x0800aae1
 800aa78:	0800aaf1 	.word	0x0800aaf1
 800aa7c:	0800aaf1 	.word	0x0800aaf1
 800aa80:	0800aaf1 	.word	0x0800aaf1
 800aa84:	0800aaf1 	.word	0x0800aaf1
 800aa88:	0800aaf1 	.word	0x0800aaf1
 800aa8c:	0800aaf1 	.word	0x0800aaf1
 800aa90:	0800aaf1 	.word	0x0800aaf1
 800aa94:	0800aaf1 	.word	0x0800aaf1
 800aa98:	0800aaf1 	.word	0x0800aaf1
 800aa9c:	0800aaf1 	.word	0x0800aaf1
 800aaa0:	0800aaf1 	.word	0x0800aaf1
 800aaa4:	0800aaf1 	.word	0x0800aaf1
 800aaa8:	0800aaf1 	.word	0x0800aaf1
 800aaac:	0800aaf1 	.word	0x0800aaf1
 800aab0:	0800aaf1 	.word	0x0800aaf1
 800aab4:	0800aae9 	.word	0x0800aae9
  {
    case STTS22H_POWER_DOWN:
      *val = STTS22H_POWER_DOWN;
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	2200      	movs	r2, #0
 800aabc:	701a      	strb	r2, [r3, #0]
      break;
 800aabe:	e01b      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_ONE_SHOT:
      *val = STTS22H_ONE_SHOT;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	2201      	movs	r2, #1
 800aac4:	701a      	strb	r2, [r3, #0]
      break;
 800aac6:	e017      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_1Hz:
      *val = STTS22H_1Hz;
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	2204      	movs	r2, #4
 800aacc:	701a      	strb	r2, [r3, #0]
      break;
 800aace:	e013      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_25Hz:
      *val = STTS22H_25Hz;
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	2202      	movs	r2, #2
 800aad4:	701a      	strb	r2, [r3, #0]
      break;
 800aad6:	e00f      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_50Hz:
      *val = STTS22H_50Hz;
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	2212      	movs	r2, #18
 800aadc:	701a      	strb	r2, [r3, #0]
      break;
 800aade:	e00b      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_100Hz:
      *val = STTS22H_100Hz;
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	2222      	movs	r2, #34	@ 0x22
 800aae4:	701a      	strb	r2, [r3, #0]
      break;
 800aae6:	e007      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_200Hz:
      *val = STTS22H_200Hz;
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	2232      	movs	r2, #50	@ 0x32
 800aaec:	701a      	strb	r2, [r3, #0]
      break;
 800aaee:	e003      	b.n	800aaf8 <stts22h_temp_data_rate_get+0x160>

    default:
      *val = STTS22H_POWER_DOWN;
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	701a      	strb	r2, [r3, #0]
      break;
 800aaf6:	bf00      	nop
  }

  return ret;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop

0800ab04 <stts22h_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b084      	sub	sp, #16
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800ab10:	f107 0208 	add.w	r2, r7, #8
 800ab14:	2301      	movs	r3, #1
 800ab16:	2104      	movs	r1, #4
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f7ff fea5 	bl	800a868 <stts22h_read_reg>
 800ab1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d10f      	bne.n	800ab46 <stts22h_block_data_update_set+0x42>
  {
    ctrl.bdu = val;
 800ab26:	78fb      	ldrb	r3, [r7, #3]
 800ab28:	f003 0301 	and.w	r3, r3, #1
 800ab2c:	b2da      	uxtb	r2, r3
 800ab2e:	7a3b      	ldrb	r3, [r7, #8]
 800ab30:	f362 1386 	bfi	r3, r2, #6, #1
 800ab34:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800ab36:	f107 0208 	add.w	r2, r7, #8
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	2104      	movs	r1, #4
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f7ff feb0 	bl	800a8a4 <stts22h_write_reg>
 800ab44:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800ab46:	68fb      	ldr	r3, [r7, #12]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3710      	adds	r7, #16
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}

0800ab50 <stts22h_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_TEMP_L_OUT, buff, 2);
 800ab5a:	f107 0208 	add.w	r2, r7, #8
 800ab5e:	2302      	movs	r3, #2
 800ab60:	2106      	movs	r1, #6
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f7ff fe80 	bl	800a868 <stts22h_read_reg>
 800ab68:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 800ab6a:	7a7b      	ldrb	r3, [r7, #9]
 800ab6c:	b21a      	sxth	r2, r3
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ab78:	b29b      	uxth	r3, r3
 800ab7a:	021b      	lsls	r3, r3, #8
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	7a3a      	ldrb	r2, [r7, #8]
 800ab80:	4413      	add	r3, r2
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	b21a      	sxth	r2, r3
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	801a      	strh	r2, [r3, #0]

  return ret;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <stts22h_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_dev_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_WHOAMI, buff, 1);
 800ab9e:	2301      	movs	r3, #1
 800aba0:	683a      	ldr	r2, [r7, #0]
 800aba2:	2101      	movs	r1, #1
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f7ff fe5f 	bl	800a868 <stts22h_read_reg>
 800abaa:	60f8      	str	r0, [r7, #12]

  return ret;
 800abac:	68fb      	ldr	r3, [r7, #12]
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <stts22h_auto_increment_set>:
  * @param  val    Change the values of "if_add_inc" in reg STTS22H.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b084      	sub	sp, #16
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
 800abbe:	460b      	mov	r3, r1
 800abc0:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800abc2:	f107 0208 	add.w	r2, r7, #8
 800abc6:	2301      	movs	r3, #1
 800abc8:	2104      	movs	r1, #4
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f7ff fe4c 	bl	800a868 <stts22h_read_reg>
 800abd0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d10f      	bne.n	800abf8 <stts22h_auto_increment_set+0x42>
  {
    ctrl.if_add_inc = (uint8_t)val;
 800abd8:	78fb      	ldrb	r3, [r7, #3]
 800abda:	f003 0301 	and.w	r3, r3, #1
 800abde:	b2da      	uxtb	r2, r3
 800abe0:	7a3b      	ldrb	r3, [r7, #8]
 800abe2:	f362 03c3 	bfi	r3, r2, #3, #1
 800abe6:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800abe8:	f107 0208 	add.w	r2, r7, #8
 800abec:	2301      	movs	r3, #1
 800abee:	2104      	movs	r1, #4
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f7ff fe57 	bl	800a8a4 <stts22h_write_reg>
 800abf6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800abf8:	68fb      	ldr	r3, [r7, #12]
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3710      	adds	r7, #16
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
	...

0800ac04 <IKS4A1_ENV_SENSOR_Init>:
  *         - ENV_PRESSURE
  *         - ENV_HUMIDITY
  * @retval BSP status
  */
int32_t IKS4A1_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b08c      	sub	sp, #48	@ 0x30
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t function = ENV_TEMPERATURE;
 800ac12:	2301      	movs	r3, #1
 800ac14:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t i;
  uint32_t component_functions = 0;
 800ac16:	2300      	movs	r3, #0
 800ac18:	623b      	str	r3, [r7, #32]
  IKS4A1_ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2b02      	cmp	r3, #2
 800ac1e:	d07c      	beq.n	800ad1a <IKS4A1_ENV_SENSOR_Init+0x116>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2b02      	cmp	r3, #2
 800ac24:	f200 80b2 	bhi.w	800ad8c <IKS4A1_ENV_SENSOR_Init+0x188>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <IKS4A1_ENV_SENSOR_Init+0x32>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2b01      	cmp	r3, #1
 800ac32:	d039      	beq.n	800aca8 <IKS4A1_ENV_SENSOR_Init+0xa4>
 800ac34:	e0aa      	b.n	800ad8c <IKS4A1_ENV_SENSOR_Init+0x188>
      break;
#endif

#if (USE_IKS4A1_ENV_SENSOR_STTS22H_0 == 1)
    case IKS4A1_STTS22H_0:
      if (STTS22H_0_Probe(Functions) != BSP_ERROR_NONE)
 800ac36:	6838      	ldr	r0, [r7, #0]
 800ac38:	f000 f91c 	bl	800ae74 <STTS22H_0_Probe>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d002      	beq.n	800ac48 <IKS4A1_ENV_SENSOR_Init+0x44>
      {
        return BSP_ERROR_NO_INIT;
 800ac42:	f04f 33ff 	mov.w	r3, #4294967295
 800ac46:	e0df      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800ac48:	4a71      	ldr	r2, [pc, #452]	@ (800ae10 <IKS4A1_ENV_SENSOR_Init+0x20c>)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	4970      	ldr	r1, [pc, #448]	@ (800ae14 <IKS4A1_ENV_SENSOR_Init+0x210>)
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ac5a:	f107 0108 	add.w	r1, r7, #8
 800ac5e:	4610      	mov	r0, r2
 800ac60:	4798      	blx	r3
 800ac62:	4603      	mov	r3, r0
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d002      	beq.n	800ac6e <IKS4A1_ENV_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800ac68:	f06f 0306 	mvn.w	r3, #6
 800ac6c:	e0cc      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
      if (cap.Temperature == 1U)
 800ac6e:	7a3b      	ldrb	r3, [r7, #8]
 800ac70:	2b01      	cmp	r3, #1
 800ac72:	d103      	bne.n	800ac7c <IKS4A1_ENV_SENSOR_Init+0x78>
      {
        component_functions |= ENV_TEMPERATURE;
 800ac74:	6a3b      	ldr	r3, [r7, #32]
 800ac76:	f043 0301 	orr.w	r3, r3, #1
 800ac7a:	623b      	str	r3, [r7, #32]
      }
      if (cap.Humidity == 1U)
 800ac7c:	7abb      	ldrb	r3, [r7, #10]
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d103      	bne.n	800ac8a <IKS4A1_ENV_SENSOR_Init+0x86>
      {
        component_functions |= ENV_HUMIDITY;
 800ac82:	6a3b      	ldr	r3, [r7, #32]
 800ac84:	f043 0304 	orr.w	r3, r3, #4
 800ac88:	623b      	str	r3, [r7, #32]
      }
      if (cap.Pressure == 1U)
 800ac8a:	7a7b      	ldrb	r3, [r7, #9]
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d103      	bne.n	800ac98 <IKS4A1_ENV_SENSOR_Init+0x94>
      {
        component_functions |= ENV_PRESSURE;
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	f043 0302 	orr.w	r3, r3, #2
 800ac96:	623b      	str	r3, [r7, #32]
      }
      if (cap.Gas == 1U)
 800ac98:	7afb      	ldrb	r3, [r7, #11]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d17a      	bne.n	800ad94 <IKS4A1_ENV_SENSOR_Init+0x190>
      {
        component_functions |= ENV_GAS;
 800ac9e:	6a3b      	ldr	r3, [r7, #32]
 800aca0:	f043 0308 	orr.w	r3, r3, #8
 800aca4:	623b      	str	r3, [r7, #32]
      }
      break;
 800aca6:	e075      	b.n	800ad94 <IKS4A1_ENV_SENSOR_Init+0x190>
      break;
#endif

#if (USE_IKS4A1_ENV_SENSOR_LPS22DF_0 == 1)
    case IKS4A1_LPS22DF_0:
      if (LPS22DF_0_Probe(Functions) != BSP_ERROR_NONE)
 800aca8:	6838      	ldr	r0, [r7, #0]
 800acaa:	f000 f999 	bl	800afe0 <LPS22DF_0_Probe>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d002      	beq.n	800acba <IKS4A1_ENV_SENSOR_Init+0xb6>
      {
        return BSP_ERROR_NO_INIT;
 800acb4:	f04f 33ff 	mov.w	r3, #4294967295
 800acb8:	e0a6      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800acba:	4a55      	ldr	r2, [pc, #340]	@ (800ae10 <IKS4A1_ENV_SENSOR_Init+0x20c>)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	4953      	ldr	r1, [pc, #332]	@ (800ae14 <IKS4A1_ENV_SENSOR_Init+0x210>)
 800acc6:	687a      	ldr	r2, [r7, #4]
 800acc8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800accc:	f107 0108 	add.w	r1, r7, #8
 800acd0:	4610      	mov	r0, r2
 800acd2:	4798      	blx	r3
 800acd4:	4603      	mov	r3, r0
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d002      	beq.n	800ace0 <IKS4A1_ENV_SENSOR_Init+0xdc>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800acda:	f06f 0306 	mvn.w	r3, #6
 800acde:	e093      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
      if (cap.Temperature == 1U)
 800ace0:	7a3b      	ldrb	r3, [r7, #8]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d103      	bne.n	800acee <IKS4A1_ENV_SENSOR_Init+0xea>
      {
        component_functions |= ENV_TEMPERATURE;
 800ace6:	6a3b      	ldr	r3, [r7, #32]
 800ace8:	f043 0301 	orr.w	r3, r3, #1
 800acec:	623b      	str	r3, [r7, #32]
      }
      if (cap.Humidity == 1U)
 800acee:	7abb      	ldrb	r3, [r7, #10]
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d103      	bne.n	800acfc <IKS4A1_ENV_SENSOR_Init+0xf8>
      {
        component_functions |= ENV_HUMIDITY;
 800acf4:	6a3b      	ldr	r3, [r7, #32]
 800acf6:	f043 0304 	orr.w	r3, r3, #4
 800acfa:	623b      	str	r3, [r7, #32]
      }
      if (cap.Pressure == 1U)
 800acfc:	7a7b      	ldrb	r3, [r7, #9]
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d103      	bne.n	800ad0a <IKS4A1_ENV_SENSOR_Init+0x106>
      {
        component_functions |= ENV_PRESSURE;
 800ad02:	6a3b      	ldr	r3, [r7, #32]
 800ad04:	f043 0302 	orr.w	r3, r3, #2
 800ad08:	623b      	str	r3, [r7, #32]
      }
      if (cap.Gas == 1U)
 800ad0a:	7afb      	ldrb	r3, [r7, #11]
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d143      	bne.n	800ad98 <IKS4A1_ENV_SENSOR_Init+0x194>
      {
        component_functions |= ENV_GAS;
 800ad10:	6a3b      	ldr	r3, [r7, #32]
 800ad12:	f043 0308 	orr.w	r3, r3, #8
 800ad16:	623b      	str	r3, [r7, #32]
      }
      break;
 800ad18:	e03e      	b.n	800ad98 <IKS4A1_ENV_SENSOR_Init+0x194>
      break;
#endif

#if (USE_IKS4A1_ENV_SENSOR_SHT40AD1B_0 == 1)
    case IKS4A1_SHT40AD1B_0:
      if (SHT40AD1B_0_Probe(Functions) != BSP_ERROR_NONE)
 800ad1a:	6838      	ldr	r0, [r7, #0]
 800ad1c:	f000 fa30 	bl	800b180 <SHT40AD1B_0_Probe>
 800ad20:	4603      	mov	r3, r0
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d002      	beq.n	800ad2c <IKS4A1_ENV_SENSOR_Init+0x128>
      {
        return BSP_ERROR_NO_INIT;
 800ad26:	f04f 33ff 	mov.w	r3, #4294967295
 800ad2a:	e06d      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800ad2c:	4a38      	ldr	r2, [pc, #224]	@ (800ae10 <IKS4A1_ENV_SENSOR_Init+0x20c>)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad34:	68db      	ldr	r3, [r3, #12]
 800ad36:	4937      	ldr	r1, [pc, #220]	@ (800ae14 <IKS4A1_ENV_SENSOR_Init+0x210>)
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ad3e:	f107 0108 	add.w	r1, r7, #8
 800ad42:	4610      	mov	r0, r2
 800ad44:	4798      	blx	r3
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d002      	beq.n	800ad52 <IKS4A1_ENV_SENSOR_Init+0x14e>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800ad4c:	f06f 0306 	mvn.w	r3, #6
 800ad50:	e05a      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
      if (cap.Temperature == 1U)
 800ad52:	7a3b      	ldrb	r3, [r7, #8]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d103      	bne.n	800ad60 <IKS4A1_ENV_SENSOR_Init+0x15c>
      {
        component_functions |= ENV_TEMPERATURE;
 800ad58:	6a3b      	ldr	r3, [r7, #32]
 800ad5a:	f043 0301 	orr.w	r3, r3, #1
 800ad5e:	623b      	str	r3, [r7, #32]
      }
      if (cap.Humidity == 1U)
 800ad60:	7abb      	ldrb	r3, [r7, #10]
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d103      	bne.n	800ad6e <IKS4A1_ENV_SENSOR_Init+0x16a>
      {
        component_functions |= ENV_HUMIDITY;
 800ad66:	6a3b      	ldr	r3, [r7, #32]
 800ad68:	f043 0304 	orr.w	r3, r3, #4
 800ad6c:	623b      	str	r3, [r7, #32]
      }
      if (cap.Pressure == 1U)
 800ad6e:	7a7b      	ldrb	r3, [r7, #9]
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d103      	bne.n	800ad7c <IKS4A1_ENV_SENSOR_Init+0x178>
      {
        component_functions |= ENV_PRESSURE;
 800ad74:	6a3b      	ldr	r3, [r7, #32]
 800ad76:	f043 0302 	orr.w	r3, r3, #2
 800ad7a:	623b      	str	r3, [r7, #32]
      }
      if (cap.Gas == 1U)
 800ad7c:	7afb      	ldrb	r3, [r7, #11]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d10c      	bne.n	800ad9c <IKS4A1_ENV_SENSOR_Init+0x198>
      {
        component_functions |= ENV_GAS;
 800ad82:	6a3b      	ldr	r3, [r7, #32]
 800ad84:	f043 0308 	orr.w	r3, r3, #8
 800ad88:	623b      	str	r3, [r7, #32]
      }
      break;
 800ad8a:	e007      	b.n	800ad9c <IKS4A1_ENV_SENSOR_Init+0x198>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800ad8c:	f06f 0301 	mvn.w	r3, #1
 800ad90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 800ad92:	e004      	b.n	800ad9e <IKS4A1_ENV_SENSOR_Init+0x19a>
      break;
 800ad94:	bf00      	nop
 800ad96:	e002      	b.n	800ad9e <IKS4A1_ENV_SENSOR_Init+0x19a>
      break;
 800ad98:	bf00      	nop
 800ad9a:	e000      	b.n	800ad9e <IKS4A1_ENV_SENSOR_Init+0x19a>
      break;
 800ad9c:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800ad9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d001      	beq.n	800ada8 <IKS4A1_ENV_SENSOR_Init+0x1a4>
  {
    return ret;
 800ada4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ada6:	e02f      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
  }

  for (i = 0; i < IKS4A1_ENV_FUNCTIONS_NBR; i++)
 800ada8:	2300      	movs	r3, #0
 800adaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800adac:	e028      	b.n	800ae00 <IKS4A1_ENV_SENSOR_Init+0x1fc>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800adae:	683a      	ldr	r2, [r7, #0]
 800adb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb2:	4013      	ands	r3, r2
 800adb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d11c      	bne.n	800adf4 <IKS4A1_ENV_SENSOR_Init+0x1f0>
 800adba:	6a3a      	ldr	r2, [r7, #32]
 800adbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adbe:	4013      	ands	r3, r2
 800adc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d116      	bne.n	800adf4 <IKS4A1_ENV_SENSOR_Init+0x1f0>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 800adc6:	4a14      	ldr	r2, [pc, #80]	@ (800ae18 <IKS4A1_ENV_SENSOR_Init+0x214>)
 800adc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800adce:	4913      	ldr	r1, [pc, #76]	@ (800ae1c <IKS4A1_ENV_SENSOR_Init+0x218>)
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	0092      	lsls	r2, r2, #2
 800add4:	4413      	add	r3, r2
 800add6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	490d      	ldr	r1, [pc, #52]	@ (800ae14 <IKS4A1_ENV_SENSOR_Init+0x210>)
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ade4:	4610      	mov	r0, r2
 800ade6:	4798      	blx	r3
 800ade8:	4603      	mov	r3, r0
 800adea:	2b00      	cmp	r3, #0
 800adec:	d002      	beq.n	800adf4 <IKS4A1_ENV_SENSOR_Init+0x1f0>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800adee:	f06f 0304 	mvn.w	r3, #4
 800adf2:	e009      	b.n	800ae08 <IKS4A1_ENV_SENSOR_Init+0x204>
      }
    }
    function = function << 1;
 800adf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf6:	005b      	lsls	r3, r3, #1
 800adf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (i = 0; i < IKS4A1_ENV_FUNCTIONS_NBR; i++)
 800adfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfc:	3301      	adds	r3, #1
 800adfe:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae02:	2b03      	cmp	r3, #3
 800ae04:	d9d3      	bls.n	800adae <IKS4A1_ENV_SENSOR_Init+0x1aa>
  }

  return ret;
 800ae06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3730      	adds	r7, #48	@ 0x30
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}
 800ae10:	20000c30 	.word	0x20000c30
 800ae14:	20000bf4 	.word	0x20000bf4
 800ae18:	200001b0 	.word	0x200001b0
 800ae1c:	20000c00 	.word	0x20000c00

0800ae20 <IKS4A1_ENV_SENSOR_GetCapabilities>:
  * @param  Instance Environmental sensor instance
  * @param  Capabilities pointer to Environmental sensor capabilities
  * @retval BSP status
  */
int32_t IKS4A1_ENV_SENSOR_GetCapabilities(uint32_t Instance, IKS4A1_ENV_SENSOR_Capabilities_t *Capabilities)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS4A1_ENV_INSTANCES_NBR)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b02      	cmp	r3, #2
 800ae2e:	d903      	bls.n	800ae38 <IKS4A1_ENV_SENSOR_GetCapabilities+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800ae30:	f06f 0301 	mvn.w	r3, #1
 800ae34:	60fb      	str	r3, [r7, #12]
 800ae36:	e014      	b.n	800ae62 <IKS4A1_ENV_SENSOR_GetCapabilities+0x42>
  }
  else if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], Capabilities) != BSP_ERROR_NONE)
 800ae38:	4a0c      	ldr	r2, [pc, #48]	@ (800ae6c <IKS4A1_ENV_SENSOR_GetCapabilities+0x4c>)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae40:	68db      	ldr	r3, [r3, #12]
 800ae42:	490b      	ldr	r1, [pc, #44]	@ (800ae70 <IKS4A1_ENV_SENSOR_GetCapabilities+0x50>)
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ae4a:	6839      	ldr	r1, [r7, #0]
 800ae4c:	4610      	mov	r0, r2
 800ae4e:	4798      	blx	r3
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d003      	beq.n	800ae5e <IKS4A1_ENV_SENSOR_GetCapabilities+0x3e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800ae56:	f06f 0306 	mvn.w	r3, #6
 800ae5a:	60fb      	str	r3, [r7, #12]
 800ae5c:	e001      	b.n	800ae62 <IKS4A1_ENV_SENSOR_GetCapabilities+0x42>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ae62:	68fb      	ldr	r3, [r7, #12]
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3710      	adds	r7, #16
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	20000c30 	.word	0x20000c30
 800ae70:	20000bf4 	.word	0x20000bf4

0800ae74 <STTS22H_0_Probe>:
  * @param  Functions Environmental sensor functions. Could be :
  *         - ENV_TEMPERATURE
  * @retval BSP status
  */
static int32_t STTS22H_0_Probe(uint32_t Functions)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b092      	sub	sp, #72	@ 0x48
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  STTS22H_IO_t            io_ctx;
  uint8_t                 id;
  int32_t                 ret = BSP_ERROR_NONE;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	647b      	str	r3, [r7, #68]	@ 0x44
  static STTS22H_Object_t stts22h_obj_0;
  STTS22H_Capabilities_t  cap;

  /* Configure the driver */
  io_ctx.BusType     = STTS22H_I2C_BUS; /* I2C */
 800ae80:	2300      	movs	r3, #0
 800ae82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.Address     = STTS22H_I2C_ADD_H;
 800ae84:	2371      	movs	r3, #113	@ 0x71
 800ae86:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800ae8a:	4b47      	ldr	r3, [pc, #284]	@ (800afa8 <STTS22H_0_Probe+0x134>)
 800ae8c:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800ae8e:	4b47      	ldr	r3, [pc, #284]	@ (800afac <STTS22H_0_Probe+0x138>)
 800ae90:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.ReadReg     = IKS4A1_I2C_READ_REG;
 800ae92:	4b47      	ldr	r3, [pc, #284]	@ (800afb0 <STTS22H_0_Probe+0x13c>)
 800ae94:	63bb      	str	r3, [r7, #56]	@ 0x38
  io_ctx.WriteReg    = IKS4A1_I2C_WRITE_REG;
 800ae96:	4b47      	ldr	r3, [pc, #284]	@ (800afb4 <STTS22H_0_Probe+0x140>)
 800ae98:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800ae9a:	4b47      	ldr	r3, [pc, #284]	@ (800afb8 <STTS22H_0_Probe+0x144>)
 800ae9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.Delay       = IKS4A1_DELAY;
 800ae9e:	4b47      	ldr	r3, [pc, #284]	@ (800afbc <STTS22H_0_Probe+0x148>)
 800aea0:	643b      	str	r3, [r7, #64]	@ 0x40

  if (STTS22H_RegisterBusIO(&stts22h_obj_0, &io_ctx) != STTS22H_OK)
 800aea2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aea6:	4619      	mov	r1, r3
 800aea8:	4845      	ldr	r0, [pc, #276]	@ (800afc0 <STTS22H_0_Probe+0x14c>)
 800aeaa:	f7ff fa21 	bl	800a2f0 <STTS22H_RegisterBusIO>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d003      	beq.n	800aebc <STTS22H_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800aeb4:	f06f 0306 	mvn.w	r3, #6
 800aeb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800aeba:	e06f      	b.n	800af9c <STTS22H_0_Probe+0x128>
  }
  else if (STTS22H_ReadID(&stts22h_obj_0, &id) != STTS22H_OK)
 800aebc:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 800aec0:	4619      	mov	r1, r3
 800aec2:	483f      	ldr	r0, [pc, #252]	@ (800afc0 <STTS22H_0_Probe+0x14c>)
 800aec4:	f7ff fab3 	bl	800a42e <STTS22H_ReadID>
 800aec8:	4603      	mov	r3, r0
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d003      	beq.n	800aed6 <STTS22H_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800aece:	f06f 0306 	mvn.w	r3, #6
 800aed2:	647b      	str	r3, [r7, #68]	@ 0x44
 800aed4:	e062      	b.n	800af9c <STTS22H_0_Probe+0x128>
  }
  else if (id != STTS22H_ID)
 800aed6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800aeda:	2ba0      	cmp	r3, #160	@ 0xa0
 800aedc:	d003      	beq.n	800aee6 <STTS22H_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800aede:	f06f 0306 	mvn.w	r3, #6
 800aee2:	647b      	str	r3, [r7, #68]	@ 0x44
 800aee4:	e05a      	b.n	800af9c <STTS22H_0_Probe+0x128>
  }
  else
  {
    (void)STTS22H_GetCapabilities(&stts22h_obj_0, &cap);
 800aee6:	f107 0308 	add.w	r3, r7, #8
 800aeea:	4619      	mov	r1, r3
 800aeec:	4834      	ldr	r0, [pc, #208]	@ (800afc0 <STTS22H_0_Probe+0x14c>)
 800aeee:	f7ff fab9 	bl	800a464 <STTS22H_GetCapabilities>

    EnvCtx[IKS4A1_STTS22H_0].Functions = ((uint32_t)cap.Temperature)
 800aef2:	7a3b      	ldrb	r3, [r7, #8]
 800aef4:	461a      	mov	r2, r3
                                       | ((uint32_t)cap.Pressure << 1)
 800aef6:	7a7b      	ldrb	r3, [r7, #9]
 800aef8:	005b      	lsls	r3, r3, #1
 800aefa:	431a      	orrs	r2, r3
                                       | ((uint32_t)cap.Humidity << 2)
 800aefc:	7abb      	ldrb	r3, [r7, #10]
 800aefe:	009b      	lsls	r3, r3, #2
 800af00:	431a      	orrs	r2, r3
                                       | ((uint32_t)cap.Gas      << 3);
 800af02:	7afb      	ldrb	r3, [r7, #11]
 800af04:	00db      	lsls	r3, r3, #3
 800af06:	4313      	orrs	r3, r2
    EnvCtx[IKS4A1_STTS22H_0].Functions = ((uint32_t)cap.Temperature)
 800af08:	4a2e      	ldr	r2, [pc, #184]	@ (800afc4 <STTS22H_0_Probe+0x150>)
 800af0a:	6013      	str	r3, [r2, #0]

    EnvCompObj[IKS4A1_STTS22H_0] = &stts22h_obj_0;
 800af0c:	4b2e      	ldr	r3, [pc, #184]	@ (800afc8 <STTS22H_0_Probe+0x154>)
 800af0e:	4a2c      	ldr	r2, [pc, #176]	@ (800afc0 <STTS22H_0_Probe+0x14c>)
 800af10:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS4A1_STTS22H_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&STTS22H_COMMON_Driver;
 800af12:	4b2e      	ldr	r3, [pc, #184]	@ (800afcc <STTS22H_0_Probe+0x158>)
 800af14:	4a2e      	ldr	r2, [pc, #184]	@ (800afd0 <STTS22H_0_Probe+0x15c>)
 800af16:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 800af18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d11d      	bne.n	800af5a <STTS22H_0_Probe+0xe6>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f003 0301 	and.w	r3, r3, #1
 800af24:	2b00      	cmp	r3, #0
 800af26:	d018      	beq.n	800af5a <STTS22H_0_Probe+0xe6>
 800af28:	7a3b      	ldrb	r3, [r7, #8]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d115      	bne.n	800af5a <STTS22H_0_Probe+0xe6>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS4A1_STTS22H_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&STTS22H_TEMP_Driver;
 800af2e:	4b29      	ldr	r3, [pc, #164]	@ (800afd4 <STTS22H_0_Probe+0x160>)
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	4a29      	ldr	r2, [pc, #164]	@ (800afd8 <STTS22H_0_Probe+0x164>)
 800af34:	4929      	ldr	r1, [pc, #164]	@ (800afdc <STTS22H_0_Probe+0x168>)
 800af36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS4A1_STTS22H_0]->Init(EnvCompObj[IKS4A1_STTS22H_0]) != STTS22H_OK)
 800af3a:	4b24      	ldr	r3, [pc, #144]	@ (800afcc <STTS22H_0_Probe+0x158>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4a21      	ldr	r2, [pc, #132]	@ (800afc8 <STTS22H_0_Probe+0x154>)
 800af42:	6812      	ldr	r2, [r2, #0]
 800af44:	4610      	mov	r0, r2
 800af46:	4798      	blx	r3
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d003      	beq.n	800af56 <STTS22H_0_Probe+0xe2>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800af4e:	f06f 0304 	mvn.w	r3, #4
 800af52:	647b      	str	r3, [r7, #68]	@ 0x44
 800af54:	e001      	b.n	800af5a <STTS22H_0_Probe+0xe6>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800af56:	2300      	movs	r3, #0
 800af58:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 800af5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d107      	bne.n	800af70 <STTS22H_0_Probe+0xfc>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f003 0304 	and.w	r3, r3, #4
 800af66:	2b00      	cmp	r3, #0
 800af68:	d002      	beq.n	800af70 <STTS22H_0_Probe+0xfc>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800af6a:	f06f 0304 	mvn.w	r3, #4
 800af6e:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 800af70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af72:	2b00      	cmp	r3, #0
 800af74:	d107      	bne.n	800af86 <STTS22H_0_Probe+0x112>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f003 0302 	and.w	r3, r3, #2
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d002      	beq.n	800af86 <STTS22H_0_Probe+0x112>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800af80:	f06f 0304 	mvn.w	r3, #4
 800af84:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_GAS) == ENV_GAS))
 800af86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d107      	bne.n	800af9c <STTS22H_0_Probe+0x128>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f003 0308 	and.w	r3, r3, #8
 800af92:	2b00      	cmp	r3, #0
 800af94:	d002      	beq.n	800af9c <STTS22H_0_Probe+0x128>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800af96:	f06f 0304 	mvn.w	r3, #4
 800af9a:	647b      	str	r3, [r7, #68]	@ 0x44
    }
  }

  return ret;
 800af9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3748      	adds	r7, #72	@ 0x48
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
 800afa6:	bf00      	nop
 800afa8:	0800241d 	.word	0x0800241d
 800afac:	08002481 	.word	0x08002481
 800afb0:	08002535 	.word	0x08002535
 800afb4:	080024d1 	.word	0x080024d1
 800afb8:	08002641 	.word	0x08002641
 800afbc:	0800c0ad 	.word	0x0800c0ad
 800afc0:	20000c48 	.word	0x20000c48
 800afc4:	20000c3c 	.word	0x20000c3c
 800afc8:	20000bf4 	.word	0x20000bf4
 800afcc:	20000c30 	.word	0x20000c30
 800afd0:	2000018c 	.word	0x2000018c
 800afd4:	200001b0 	.word	0x200001b0
 800afd8:	20000c00 	.word	0x20000c00
 800afdc:	2000019c 	.word	0x2000019c

0800afe0 <LPS22DF_0_Probe>:
  * @param  Functions Environmental sensor functions. Could be :
  *         - ENV_TEMPERATURE and/or ENV_PRESSURE
  * @retval BSP status
  */
static int32_t LPS22DF_0_Probe(uint32_t Functions)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b092      	sub	sp, #72	@ 0x48
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  LPS22DF_IO_t            io_ctx;
  uint8_t                 id;
  int32_t                 ret = BSP_ERROR_NONE;
 800afe8:	2300      	movs	r3, #0
 800afea:	647b      	str	r3, [r7, #68]	@ 0x44
  static LPS22DF_Object_t lps22df_obj_0;
  LPS22DF_Capabilities_t  cap;

  /* Configure the driver */
  io_ctx.BusType     = LPS22DF_I2C_BUS; /* I2C */
 800afec:	2300      	movs	r3, #0
 800afee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.Address     = LPS22DF_I2C_ADD_H;
 800aff0:	23bb      	movs	r3, #187	@ 0xbb
 800aff2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800aff6:	4b53      	ldr	r3, [pc, #332]	@ (800b144 <LPS22DF_0_Probe+0x164>)
 800aff8:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800affa:	4b53      	ldr	r3, [pc, #332]	@ (800b148 <LPS22DF_0_Probe+0x168>)
 800affc:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.ReadReg     = IKS4A1_I2C_READ_REG;
 800affe:	4b53      	ldr	r3, [pc, #332]	@ (800b14c <LPS22DF_0_Probe+0x16c>)
 800b000:	63bb      	str	r3, [r7, #56]	@ 0x38
  io_ctx.WriteReg    = IKS4A1_I2C_WRITE_REG;
 800b002:	4b53      	ldr	r3, [pc, #332]	@ (800b150 <LPS22DF_0_Probe+0x170>)
 800b004:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800b006:	4b53      	ldr	r3, [pc, #332]	@ (800b154 <LPS22DF_0_Probe+0x174>)
 800b008:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.Delay       = IKS4A1_DELAY;
 800b00a:	4b53      	ldr	r3, [pc, #332]	@ (800b158 <LPS22DF_0_Probe+0x178>)
 800b00c:	643b      	str	r3, [r7, #64]	@ 0x40

  if (LPS22DF_RegisterBusIO(&lps22df_obj_0, &io_ctx) != LPS22DF_OK)
 800b00e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b012:	4619      	mov	r1, r3
 800b014:	4851      	ldr	r0, [pc, #324]	@ (800b15c <LPS22DF_0_Probe+0x17c>)
 800b016:	f7fa f96b 	bl	80052f0 <LPS22DF_RegisterBusIO>
 800b01a:	4603      	mov	r3, r0
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d003      	beq.n	800b028 <LPS22DF_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b020:	f06f 0306 	mvn.w	r3, #6
 800b024:	647b      	str	r3, [r7, #68]	@ 0x44
 800b026:	e087      	b.n	800b138 <LPS22DF_0_Probe+0x158>
  }
  else if (LPS22DF_ReadID(&lps22df_obj_0, &id) != LPS22DF_OK)
 800b028:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 800b02c:	4619      	mov	r1, r3
 800b02e:	484b      	ldr	r0, [pc, #300]	@ (800b15c <LPS22DF_0_Probe+0x17c>)
 800b030:	f7fa fa07 	bl	8005442 <LPS22DF_ReadID>
 800b034:	4603      	mov	r3, r0
 800b036:	2b00      	cmp	r3, #0
 800b038:	d003      	beq.n	800b042 <LPS22DF_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b03a:	f06f 0306 	mvn.w	r3, #6
 800b03e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b040:	e07a      	b.n	800b138 <LPS22DF_0_Probe+0x158>
  }
  else if (id != LPS22DF_ID)
 800b042:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b046:	2bb4      	cmp	r3, #180	@ 0xb4
 800b048:	d003      	beq.n	800b052 <LPS22DF_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b04a:	f06f 0306 	mvn.w	r3, #6
 800b04e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b050:	e072      	b.n	800b138 <LPS22DF_0_Probe+0x158>
  }
  else
  {
    (void)LPS22DF_GetCapabilities(&lps22df_obj_0, &cap);
 800b052:	f107 0308 	add.w	r3, r7, #8
 800b056:	4619      	mov	r1, r3
 800b058:	4840      	ldr	r0, [pc, #256]	@ (800b15c <LPS22DF_0_Probe+0x17c>)
 800b05a:	f7fa fa0d 	bl	8005478 <LPS22DF_GetCapabilities>

    EnvCtx[IKS4A1_LPS22DF_0].Functions = ((uint32_t)cap.Temperature)
 800b05e:	7a3b      	ldrb	r3, [r7, #8]
 800b060:	461a      	mov	r2, r3
                                       | ((uint32_t)cap.Pressure << 1)
 800b062:	7a7b      	ldrb	r3, [r7, #9]
 800b064:	005b      	lsls	r3, r3, #1
 800b066:	431a      	orrs	r2, r3
                                       | ((uint32_t)cap.Humidity << 2)
 800b068:	7abb      	ldrb	r3, [r7, #10]
 800b06a:	009b      	lsls	r3, r3, #2
 800b06c:	431a      	orrs	r2, r3
                                       | ((uint32_t)cap.Gas      << 3);
 800b06e:	7afb      	ldrb	r3, [r7, #11]
 800b070:	00db      	lsls	r3, r3, #3
 800b072:	4313      	orrs	r3, r2
    EnvCtx[IKS4A1_LPS22DF_0].Functions = ((uint32_t)cap.Temperature)
 800b074:	4a3a      	ldr	r2, [pc, #232]	@ (800b160 <LPS22DF_0_Probe+0x180>)
 800b076:	6053      	str	r3, [r2, #4]

    EnvCompObj[IKS4A1_LPS22DF_0] = &lps22df_obj_0;
 800b078:	4b3a      	ldr	r3, [pc, #232]	@ (800b164 <LPS22DF_0_Probe+0x184>)
 800b07a:	4a38      	ldr	r2, [pc, #224]	@ (800b15c <LPS22DF_0_Probe+0x17c>)
 800b07c:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS4A1_LPS22DF_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&LPS22DF_COMMON_Driver;
 800b07e:	4b3a      	ldr	r3, [pc, #232]	@ (800b168 <LPS22DF_0_Probe+0x188>)
 800b080:	4a3a      	ldr	r2, [pc, #232]	@ (800b16c <LPS22DF_0_Probe+0x18c>)
 800b082:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 800b084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b086:	2b00      	cmp	r3, #0
 800b088:	d11e      	bne.n	800b0c8 <LPS22DF_0_Probe+0xe8>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f003 0301 	and.w	r3, r3, #1
 800b090:	2b00      	cmp	r3, #0
 800b092:	d019      	beq.n	800b0c8 <LPS22DF_0_Probe+0xe8>
 800b094:	7a3b      	ldrb	r3, [r7, #8]
 800b096:	2b01      	cmp	r3, #1
 800b098:	d116      	bne.n	800b0c8 <LPS22DF_0_Probe+0xe8>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS4A1_LPS22DF_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22DF_TEMP_Driver;
 800b09a:	4b35      	ldr	r3, [pc, #212]	@ (800b170 <LPS22DF_0_Probe+0x190>)
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	4a35      	ldr	r2, [pc, #212]	@ (800b174 <LPS22DF_0_Probe+0x194>)
 800b0a0:	3304      	adds	r3, #4
 800b0a2:	4935      	ldr	r1, [pc, #212]	@ (800b178 <LPS22DF_0_Probe+0x198>)
 800b0a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS4A1_LPS22DF_0]->Init(EnvCompObj[IKS4A1_LPS22DF_0]) != LPS22DF_OK)
 800b0a8:	4b2f      	ldr	r3, [pc, #188]	@ (800b168 <LPS22DF_0_Probe+0x188>)
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a2d      	ldr	r2, [pc, #180]	@ (800b164 <LPS22DF_0_Probe+0x184>)
 800b0b0:	6852      	ldr	r2, [r2, #4]
 800b0b2:	4610      	mov	r0, r2
 800b0b4:	4798      	blx	r3
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d003      	beq.n	800b0c4 <LPS22DF_0_Probe+0xe4>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b0bc:	f06f 0304 	mvn.w	r3, #4
 800b0c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0c2:	e001      	b.n	800b0c8 <LPS22DF_0_Probe+0xe8>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE) && (cap.Pressure == 1U))
 800b0c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d11e      	bne.n	800b10c <LPS22DF_0_Probe+0x12c>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f003 0302 	and.w	r3, r3, #2
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d019      	beq.n	800b10c <LPS22DF_0_Probe+0x12c>
 800b0d8:	7a7b      	ldrb	r3, [r7, #9]
 800b0da:	2b01      	cmp	r3, #1
 800b0dc:	d116      	bne.n	800b10c <LPS22DF_0_Probe+0x12c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS4A1_LPS22DF_0][FunctionIndex[ENV_PRESSURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22DF_PRESS_Driver;
 800b0de:	4b24      	ldr	r3, [pc, #144]	@ (800b170 <LPS22DF_0_Probe+0x190>)
 800b0e0:	689b      	ldr	r3, [r3, #8]
 800b0e2:	4a24      	ldr	r2, [pc, #144]	@ (800b174 <LPS22DF_0_Probe+0x194>)
 800b0e4:	3304      	adds	r3, #4
 800b0e6:	4925      	ldr	r1, [pc, #148]	@ (800b17c <LPS22DF_0_Probe+0x19c>)
 800b0e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS4A1_LPS22DF_0]->Init(EnvCompObj[IKS4A1_LPS22DF_0]) != LPS22DF_OK)
 800b0ec:	4b1e      	ldr	r3, [pc, #120]	@ (800b168 <LPS22DF_0_Probe+0x188>)
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a1c      	ldr	r2, [pc, #112]	@ (800b164 <LPS22DF_0_Probe+0x184>)
 800b0f4:	6852      	ldr	r2, [r2, #4]
 800b0f6:	4610      	mov	r0, r2
 800b0f8:	4798      	blx	r3
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d003      	beq.n	800b108 <LPS22DF_0_Probe+0x128>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b100:	f06f 0304 	mvn.w	r3, #4
 800b104:	647b      	str	r3, [r7, #68]	@ 0x44
 800b106:	e001      	b.n	800b10c <LPS22DF_0_Probe+0x12c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b108:	2300      	movs	r3, #0
 800b10a:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 800b10c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d107      	bne.n	800b122 <LPS22DF_0_Probe+0x142>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f003 0304 	and.w	r3, r3, #4
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d002      	beq.n	800b122 <LPS22DF_0_Probe+0x142>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b11c:	f06f 0304 	mvn.w	r3, #4
 800b120:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_GAS) == ENV_GAS))
 800b122:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b124:	2b00      	cmp	r3, #0
 800b126:	d107      	bne.n	800b138 <LPS22DF_0_Probe+0x158>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f003 0308 	and.w	r3, r3, #8
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d002      	beq.n	800b138 <LPS22DF_0_Probe+0x158>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b132:	f06f 0304 	mvn.w	r3, #4
 800b136:	647b      	str	r3, [r7, #68]	@ 0x44
    }
  }

  return ret;
 800b138:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3748      	adds	r7, #72	@ 0x48
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	0800241d 	.word	0x0800241d
 800b148:	08002481 	.word	0x08002481
 800b14c:	08002535 	.word	0x08002535
 800b150:	080024d1 	.word	0x080024d1
 800b154:	08002641 	.word	0x08002641
 800b158:	0800c0ad 	.word	0x0800c0ad
 800b15c:	20000c80 	.word	0x20000c80
 800b160:	20000c3c 	.word	0x20000c3c
 800b164:	20000bf4 	.word	0x20000bf4
 800b168:	20000c30 	.word	0x20000c30
 800b16c:	2000006c 	.word	0x2000006c
 800b170:	200001b0 	.word	0x200001b0
 800b174:	20000c00 	.word	0x20000c00
 800b178:	20000090 	.word	0x20000090
 800b17c:	2000007c 	.word	0x2000007c

0800b180 <SHT40AD1B_0_Probe>:
  * @param  Functions Environmental sensor functions. Could be :
  *         - ENV_TEMPERATURE and/or ENV_HUMIDITY
  * @retval BSP status
  */
static int32_t SHT40AD1B_0_Probe(uint32_t Functions)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b092      	sub	sp, #72	@ 0x48
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  SHT40AD1B_IO_t            io_ctx;
  uint8_t                   id;
  int32_t                   ret = BSP_ERROR_NONE;
 800b188:	2300      	movs	r3, #0
 800b18a:	647b      	str	r3, [r7, #68]	@ 0x44
  static SHT40AD1B_Object_t sht40ad1b_obj_0;
  SHT40AD1B_Capabilities_t  cap;

  /* Configure the driver */
  io_ctx.BusType     = SHT40AD1B_I2C_BUS; /* I2C */
 800b18c:	2300      	movs	r3, #0
 800b18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.Address     = SHT40AD1B_I2C_ADDRESS;
 800b190:	2389      	movs	r3, #137	@ 0x89
 800b192:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800b196:	4b53      	ldr	r3, [pc, #332]	@ (800b2e4 <SHT40AD1B_0_Probe+0x164>)
 800b198:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800b19a:	4b53      	ldr	r3, [pc, #332]	@ (800b2e8 <SHT40AD1B_0_Probe+0x168>)
 800b19c:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.Read        = IKS4A1_I2C_READ;
 800b19e:	4b53      	ldr	r3, [pc, #332]	@ (800b2ec <SHT40AD1B_0_Probe+0x16c>)
 800b1a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  io_ctx.Write       = IKS4A1_I2C_WRITE;
 800b1a2:	4b53      	ldr	r3, [pc, #332]	@ (800b2f0 <SHT40AD1B_0_Probe+0x170>)
 800b1a4:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800b1a6:	4b53      	ldr	r3, [pc, #332]	@ (800b2f4 <SHT40AD1B_0_Probe+0x174>)
 800b1a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.Delay       = IKS4A1_DELAY;
 800b1aa:	4b53      	ldr	r3, [pc, #332]	@ (800b2f8 <SHT40AD1B_0_Probe+0x178>)
 800b1ac:	643b      	str	r3, [r7, #64]	@ 0x40

  if (SHT40AD1B_RegisterBusIO(&sht40ad1b_obj_0, &io_ctx) != SHT40AD1B_OK)
 800b1ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	4851      	ldr	r0, [pc, #324]	@ (800b2fc <SHT40AD1B_0_Probe+0x17c>)
 800b1b6:	f7fe fd97 	bl	8009ce8 <SHT40AD1B_RegisterBusIO>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d003      	beq.n	800b1c8 <SHT40AD1B_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b1c0:	f06f 0306 	mvn.w	r3, #6
 800b1c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1c6:	e087      	b.n	800b2d8 <SHT40AD1B_0_Probe+0x158>
  }
  else if (SHT40AD1B_ReadID(&sht40ad1b_obj_0, &id) != SHT40AD1B_OK)
 800b1c8:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	484b      	ldr	r0, [pc, #300]	@ (800b2fc <SHT40AD1B_0_Probe+0x17c>)
 800b1d0:	f7fe fdfa 	bl	8009dc8 <SHT40AD1B_ReadID>
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d003      	beq.n	800b1e2 <SHT40AD1B_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b1da:	f06f 0306 	mvn.w	r3, #6
 800b1de:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1e0:	e07a      	b.n	800b2d8 <SHT40AD1B_0_Probe+0x158>
  }
  else if (id != SHT40AD1B_ID)
 800b1e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d003      	beq.n	800b1f2 <SHT40AD1B_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b1ea:	f06f 0306 	mvn.w	r3, #6
 800b1ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1f0:	e072      	b.n	800b2d8 <SHT40AD1B_0_Probe+0x158>
  }
  else
  {
    (void)SHT40AD1B_GetCapabilities(&sht40ad1b_obj_0, &cap);
 800b1f2:	f107 0308 	add.w	r3, r7, #8
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	4840      	ldr	r0, [pc, #256]	@ (800b2fc <SHT40AD1B_0_Probe+0x17c>)
 800b1fa:	f7fe fdf5 	bl	8009de8 <SHT40AD1B_GetCapabilities>

    EnvCtx[IKS4A1_SHT40AD1B_0].Functions = ((uint32_t)cap.Temperature)
 800b1fe:	7a3b      	ldrb	r3, [r7, #8]
 800b200:	461a      	mov	r2, r3
                                         | ((uint32_t)cap.Pressure << 1)
 800b202:	7a7b      	ldrb	r3, [r7, #9]
 800b204:	005b      	lsls	r3, r3, #1
 800b206:	431a      	orrs	r2, r3
                                         | ((uint32_t)cap.Humidity << 2)
 800b208:	7abb      	ldrb	r3, [r7, #10]
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	431a      	orrs	r2, r3
                                         | ((uint32_t)cap.Gas      << 3);
 800b20e:	7afb      	ldrb	r3, [r7, #11]
 800b210:	00db      	lsls	r3, r3, #3
 800b212:	4313      	orrs	r3, r2
    EnvCtx[IKS4A1_SHT40AD1B_0].Functions = ((uint32_t)cap.Temperature)
 800b214:	4a3a      	ldr	r2, [pc, #232]	@ (800b300 <SHT40AD1B_0_Probe+0x180>)
 800b216:	6093      	str	r3, [r2, #8]

    EnvCompObj[IKS4A1_SHT40AD1B_0] = &sht40ad1b_obj_0;
 800b218:	4b3a      	ldr	r3, [pc, #232]	@ (800b304 <SHT40AD1B_0_Probe+0x184>)
 800b21a:	4a38      	ldr	r2, [pc, #224]	@ (800b2fc <SHT40AD1B_0_Probe+0x17c>)
 800b21c:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS4A1_SHT40AD1B_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&SHT40AD1B_COMMON_Driver;
 800b21e:	4b3a      	ldr	r3, [pc, #232]	@ (800b308 <SHT40AD1B_0_Probe+0x188>)
 800b220:	4a3a      	ldr	r2, [pc, #232]	@ (800b30c <SHT40AD1B_0_Probe+0x18c>)
 800b222:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 800b224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b226:	2b00      	cmp	r3, #0
 800b228:	d11e      	bne.n	800b268 <SHT40AD1B_0_Probe+0xe8>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f003 0301 	and.w	r3, r3, #1
 800b230:	2b00      	cmp	r3, #0
 800b232:	d019      	beq.n	800b268 <SHT40AD1B_0_Probe+0xe8>
 800b234:	7a3b      	ldrb	r3, [r7, #8]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d116      	bne.n	800b268 <SHT40AD1B_0_Probe+0xe8>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS4A1_SHT40AD1B_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&SHT40AD1B_TEMP_Driver;
 800b23a:	4b35      	ldr	r3, [pc, #212]	@ (800b310 <SHT40AD1B_0_Probe+0x190>)
 800b23c:	685b      	ldr	r3, [r3, #4]
 800b23e:	4a35      	ldr	r2, [pc, #212]	@ (800b314 <SHT40AD1B_0_Probe+0x194>)
 800b240:	3308      	adds	r3, #8
 800b242:	4935      	ldr	r1, [pc, #212]	@ (800b318 <SHT40AD1B_0_Probe+0x198>)
 800b244:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS4A1_SHT40AD1B_0]->Init(EnvCompObj[IKS4A1_SHT40AD1B_0]) != SHT40AD1B_OK)
 800b248:	4b2f      	ldr	r3, [pc, #188]	@ (800b308 <SHT40AD1B_0_Probe+0x188>)
 800b24a:	689b      	ldr	r3, [r3, #8]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a2d      	ldr	r2, [pc, #180]	@ (800b304 <SHT40AD1B_0_Probe+0x184>)
 800b250:	6892      	ldr	r2, [r2, #8]
 800b252:	4610      	mov	r0, r2
 800b254:	4798      	blx	r3
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d003      	beq.n	800b264 <SHT40AD1B_0_Probe+0xe4>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b25c:	f06f 0304 	mvn.w	r3, #4
 800b260:	647b      	str	r3, [r7, #68]	@ 0x44
 800b262:	e001      	b.n	800b268 <SHT40AD1B_0_Probe+0xe8>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b264:	2300      	movs	r3, #0
 800b266:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY) && (cap.Humidity == 1U))
 800b268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d11e      	bne.n	800b2ac <SHT40AD1B_0_Probe+0x12c>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f003 0304 	and.w	r3, r3, #4
 800b274:	2b00      	cmp	r3, #0
 800b276:	d019      	beq.n	800b2ac <SHT40AD1B_0_Probe+0x12c>
 800b278:	7abb      	ldrb	r3, [r7, #10]
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d116      	bne.n	800b2ac <SHT40AD1B_0_Probe+0x12c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS4A1_SHT40AD1B_0][FunctionIndex[ENV_HUMIDITY]] = (ENV_SENSOR_FuncDrv_t *)(void *)&SHT40AD1B_HUM_Driver;
 800b27e:	4b24      	ldr	r3, [pc, #144]	@ (800b310 <SHT40AD1B_0_Probe+0x190>)
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	4a24      	ldr	r2, [pc, #144]	@ (800b314 <SHT40AD1B_0_Probe+0x194>)
 800b284:	3308      	adds	r3, #8
 800b286:	4925      	ldr	r1, [pc, #148]	@ (800b31c <SHT40AD1B_0_Probe+0x19c>)
 800b288:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS4A1_SHT40AD1B_0]->Init(EnvCompObj[IKS4A1_SHT40AD1B_0]) != SHT40AD1B_OK)
 800b28c:	4b1e      	ldr	r3, [pc, #120]	@ (800b308 <SHT40AD1B_0_Probe+0x188>)
 800b28e:	689b      	ldr	r3, [r3, #8]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4a1c      	ldr	r2, [pc, #112]	@ (800b304 <SHT40AD1B_0_Probe+0x184>)
 800b294:	6892      	ldr	r2, [r2, #8]
 800b296:	4610      	mov	r0, r2
 800b298:	4798      	blx	r3
 800b29a:	4603      	mov	r3, r0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d003      	beq.n	800b2a8 <SHT40AD1B_0_Probe+0x128>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b2a0:	f06f 0304 	mvn.w	r3, #4
 800b2a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2a6:	e001      	b.n	800b2ac <SHT40AD1B_0_Probe+0x12c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 800b2ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d107      	bne.n	800b2c2 <SHT40AD1B_0_Probe+0x142>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f003 0302 	and.w	r3, r3, #2
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d002      	beq.n	800b2c2 <SHT40AD1B_0_Probe+0x142>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b2bc:	f06f 0304 	mvn.w	r3, #4
 800b2c0:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_GAS) == ENV_GAS))
 800b2c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d107      	bne.n	800b2d8 <SHT40AD1B_0_Probe+0x158>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f003 0308 	and.w	r3, r3, #8
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d002      	beq.n	800b2d8 <SHT40AD1B_0_Probe+0x158>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b2d2:	f06f 0304 	mvn.w	r3, #4
 800b2d6:	647b      	str	r3, [r7, #68]	@ 0x44
    }
  }

  return ret;
 800b2d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3748      	adds	r7, #72	@ 0x48
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	0800241d 	.word	0x0800241d
 800b2e8:	08002481 	.word	0x08002481
 800b2ec:	080025ed 	.word	0x080025ed
 800b2f0:	08002599 	.word	0x08002599
 800b2f4:	08002641 	.word	0x08002641
 800b2f8:	0800c0ad 	.word	0x0800c0ad
 800b2fc:	20000cb8 	.word	0x20000cb8
 800b300:	20000c3c 	.word	0x20000c3c
 800b304:	20000bf4 	.word	0x20000bf4
 800b308:	20000c30 	.word	0x20000c30
 800b30c:	20000154 	.word	0x20000154
 800b310:	200001b0 	.word	0x200001b0
 800b314:	20000c00 	.word	0x20000c00
 800b318:	20000178 	.word	0x20000178
 800b31c:	20000164 	.word	0x20000164

0800b320 <IKS4A1_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO
  *         - MOTION_MAGNETO
  * @retval BSP status
  */
int32_t IKS4A1_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b08e      	sub	sp, #56	@ 0x38
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800b32a:	2300      	movs	r3, #0
 800b32c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t function = MOTION_GYRO;
 800b32e:	2301      	movs	r3, #1
 800b330:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 800b332:	2300      	movs	r3, #0
 800b334:	62bb      	str	r3, [r7, #40]	@ 0x28
  IKS4A1_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2b03      	cmp	r3, #3
 800b33a:	f200 80d4 	bhi.w	800b4e6 <IKS4A1_MOTION_SENSOR_Init+0x1c6>
 800b33e:	a201      	add	r2, pc, #4	@ (adr r2, 800b344 <IKS4A1_MOTION_SENSOR_Init+0x24>)
 800b340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b344:	0800b355 	.word	0x0800b355
 800b348:	0800b3bb 	.word	0x0800b3bb
 800b34c:	0800b41f 	.word	0x0800b41f
 800b350:	0800b483 	.word	0x0800b483
      break;
#endif

#if (USE_IKS4A1_MOTION_SENSOR_LIS2MDL_0 == 1)
    case IKS4A1_LIS2MDL_0:
      if (LIS2MDL_0_Probe(Functions) != BSP_ERROR_NONE)
 800b354:	6838      	ldr	r0, [r7, #0]
 800b356:	f000 f983 	bl	800b660 <LIS2MDL_0_Probe>
 800b35a:	4603      	mov	r3, r0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d002      	beq.n	800b366 <IKS4A1_MOTION_SENSOR_Init+0x46>
      {
        return BSP_ERROR_NO_INIT;
 800b360:	f04f 33ff 	mov.w	r3, #4294967295
 800b364:	e101      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800b366:	4a83      	ldr	r2, [pc, #524]	@ (800b574 <IKS4A1_MOTION_SENSOR_Init+0x254>)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b36e:	68db      	ldr	r3, [r3, #12]
 800b370:	4981      	ldr	r1, [pc, #516]	@ (800b578 <IKS4A1_MOTION_SENSOR_Init+0x258>)
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b378:	f107 010c 	add.w	r1, r7, #12
 800b37c:	4610      	mov	r0, r2
 800b37e:	4798      	blx	r3
 800b380:	4603      	mov	r3, r0
 800b382:	2b00      	cmp	r3, #0
 800b384:	d002      	beq.n	800b38c <IKS4A1_MOTION_SENSOR_Init+0x6c>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800b386:	f06f 0306 	mvn.w	r3, #6
 800b38a:	e0ee      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (cap.Acc == 1U)
 800b38c:	7b3b      	ldrb	r3, [r7, #12]
 800b38e:	2b01      	cmp	r3, #1
 800b390:	d103      	bne.n	800b39a <IKS4A1_MOTION_SENSOR_Init+0x7a>
      {
        component_functions |= MOTION_ACCELERO;
 800b392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b394:	f043 0302 	orr.w	r3, r3, #2
 800b398:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 800b39a:	7b7b      	ldrb	r3, [r7, #13]
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	d103      	bne.n	800b3a8 <IKS4A1_MOTION_SENSOR_Init+0x88>
      {
        component_functions |= MOTION_GYRO;
 800b3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3a2:	f043 0301 	orr.w	r3, r3, #1
 800b3a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800b3a8:	7bbb      	ldrb	r3, [r7, #14]
 800b3aa:	2b01      	cmp	r3, #1
 800b3ac:	f040 809f 	bne.w	800b4ee <IKS4A1_MOTION_SENSOR_Init+0x1ce>
      {
        component_functions |= MOTION_MAGNETO;
 800b3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3b2:	f043 0304 	orr.w	r3, r3, #4
 800b3b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800b3b8:	e099      	b.n	800b4ee <IKS4A1_MOTION_SENSOR_Init+0x1ce>
      break;
#endif

#if (USE_IKS4A1_MOTION_SENSOR_LSM6DSV16X_0 == 1)
    case IKS4A1_LSM6DSV16X_0:
      if (LSM6DSV16X_0_Probe(Functions) != BSP_ERROR_NONE)
 800b3ba:	6838      	ldr	r0, [r7, #0]
 800b3bc:	f000 f9f8 	bl	800b7b0 <LSM6DSV16X_0_Probe>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d002      	beq.n	800b3cc <IKS4A1_MOTION_SENSOR_Init+0xac>
      {
        return BSP_ERROR_NO_INIT;
 800b3c6:	f04f 33ff 	mov.w	r3, #4294967295
 800b3ca:	e0ce      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800b3cc:	4a69      	ldr	r2, [pc, #420]	@ (800b574 <IKS4A1_MOTION_SENSOR_Init+0x254>)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3d4:	68db      	ldr	r3, [r3, #12]
 800b3d6:	4968      	ldr	r1, [pc, #416]	@ (800b578 <IKS4A1_MOTION_SENSOR_Init+0x258>)
 800b3d8:	687a      	ldr	r2, [r7, #4]
 800b3da:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b3de:	f107 010c 	add.w	r1, r7, #12
 800b3e2:	4610      	mov	r0, r2
 800b3e4:	4798      	blx	r3
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d002      	beq.n	800b3f2 <IKS4A1_MOTION_SENSOR_Init+0xd2>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800b3ec:	f06f 0306 	mvn.w	r3, #6
 800b3f0:	e0bb      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (cap.Acc == 1U)
 800b3f2:	7b3b      	ldrb	r3, [r7, #12]
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	d103      	bne.n	800b400 <IKS4A1_MOTION_SENSOR_Init+0xe0>
      {
        component_functions |= MOTION_ACCELERO;
 800b3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3fa:	f043 0302 	orr.w	r3, r3, #2
 800b3fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 800b400:	7b7b      	ldrb	r3, [r7, #13]
 800b402:	2b01      	cmp	r3, #1
 800b404:	d103      	bne.n	800b40e <IKS4A1_MOTION_SENSOR_Init+0xee>
      {
        component_functions |= MOTION_GYRO;
 800b406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b408:	f043 0301 	orr.w	r3, r3, #1
 800b40c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800b40e:	7bbb      	ldrb	r3, [r7, #14]
 800b410:	2b01      	cmp	r3, #1
 800b412:	d16e      	bne.n	800b4f2 <IKS4A1_MOTION_SENSOR_Init+0x1d2>
      {
        component_functions |= MOTION_MAGNETO;
 800b414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b416:	f043 0304 	orr.w	r3, r3, #4
 800b41a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800b41c:	e069      	b.n	800b4f2 <IKS4A1_MOTION_SENSOR_Init+0x1d2>
      break;
#endif

#if (USE_IKS4A1_MOTION_SENSOR_LIS2DUXS12_0 == 1)
    case IKS4A1_LIS2DUXS12_0:
      if (LIS2DUXS12_0_Probe(Functions) != BSP_ERROR_NONE)
 800b41e:	6838      	ldr	r0, [r7, #0]
 800b420:	f000 fa92 	bl	800b948 <LIS2DUXS12_0_Probe>
 800b424:	4603      	mov	r3, r0
 800b426:	2b00      	cmp	r3, #0
 800b428:	d002      	beq.n	800b430 <IKS4A1_MOTION_SENSOR_Init+0x110>
      {
        return BSP_ERROR_NO_INIT;
 800b42a:	f04f 33ff 	mov.w	r3, #4294967295
 800b42e:	e09c      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800b430:	4a50      	ldr	r2, [pc, #320]	@ (800b574 <IKS4A1_MOTION_SENSOR_Init+0x254>)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	494f      	ldr	r1, [pc, #316]	@ (800b578 <IKS4A1_MOTION_SENSOR_Init+0x258>)
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b442:	f107 010c 	add.w	r1, r7, #12
 800b446:	4610      	mov	r0, r2
 800b448:	4798      	blx	r3
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d002      	beq.n	800b456 <IKS4A1_MOTION_SENSOR_Init+0x136>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800b450:	f06f 0306 	mvn.w	r3, #6
 800b454:	e089      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (cap.Acc == 1U)
 800b456:	7b3b      	ldrb	r3, [r7, #12]
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d103      	bne.n	800b464 <IKS4A1_MOTION_SENSOR_Init+0x144>
      {
        component_functions |= MOTION_ACCELERO;
 800b45c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b45e:	f043 0302 	orr.w	r3, r3, #2
 800b462:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 800b464:	7b7b      	ldrb	r3, [r7, #13]
 800b466:	2b01      	cmp	r3, #1
 800b468:	d103      	bne.n	800b472 <IKS4A1_MOTION_SENSOR_Init+0x152>
      {
        component_functions |= MOTION_GYRO;
 800b46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b46c:	f043 0301 	orr.w	r3, r3, #1
 800b470:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800b472:	7bbb      	ldrb	r3, [r7, #14]
 800b474:	2b01      	cmp	r3, #1
 800b476:	d13e      	bne.n	800b4f6 <IKS4A1_MOTION_SENSOR_Init+0x1d6>
      {
        component_functions |= MOTION_MAGNETO;
 800b478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b47a:	f043 0304 	orr.w	r3, r3, #4
 800b47e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800b480:	e039      	b.n	800b4f6 <IKS4A1_MOTION_SENSOR_Init+0x1d6>
      break;
#endif

#if (USE_IKS4A1_MOTION_SENSOR_LSM6DSO16IS_0 == 1)
    case IKS4A1_LSM6DSO16IS_0:
      if (LSM6DSO16IS_0_Probe(Functions) != BSP_ERROR_NONE)
 800b482:	6838      	ldr	r0, [r7, #0]
 800b484:	f000 fb16 	bl	800bab4 <LSM6DSO16IS_0_Probe>
 800b488:	4603      	mov	r3, r0
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d002      	beq.n	800b494 <IKS4A1_MOTION_SENSOR_Init+0x174>
      {
        return BSP_ERROR_NO_INIT;
 800b48e:	f04f 33ff 	mov.w	r3, #4294967295
 800b492:	e06a      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800b494:	4a37      	ldr	r2, [pc, #220]	@ (800b574 <IKS4A1_MOTION_SENSOR_Init+0x254>)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b49c:	68db      	ldr	r3, [r3, #12]
 800b49e:	4936      	ldr	r1, [pc, #216]	@ (800b578 <IKS4A1_MOTION_SENSOR_Init+0x258>)
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b4a6:	f107 010c 	add.w	r1, r7, #12
 800b4aa:	4610      	mov	r0, r2
 800b4ac:	4798      	blx	r3
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d002      	beq.n	800b4ba <IKS4A1_MOTION_SENSOR_Init+0x19a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800b4b4:	f06f 0306 	mvn.w	r3, #6
 800b4b8:	e057      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
      if (cap.Acc == 1U)
 800b4ba:	7b3b      	ldrb	r3, [r7, #12]
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d103      	bne.n	800b4c8 <IKS4A1_MOTION_SENSOR_Init+0x1a8>
      {
        component_functions |= MOTION_ACCELERO;
 800b4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c2:	f043 0302 	orr.w	r3, r3, #2
 800b4c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 800b4c8:	7b7b      	ldrb	r3, [r7, #13]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d103      	bne.n	800b4d6 <IKS4A1_MOTION_SENSOR_Init+0x1b6>
      {
        component_functions |= MOTION_GYRO;
 800b4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4d0:	f043 0301 	orr.w	r3, r3, #1
 800b4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800b4d6:	7bbb      	ldrb	r3, [r7, #14]
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d10e      	bne.n	800b4fa <IKS4A1_MOTION_SENSOR_Init+0x1da>
      {
        component_functions |= MOTION_MAGNETO;
 800b4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4de:	f043 0304 	orr.w	r3, r3, #4
 800b4e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800b4e4:	e009      	b.n	800b4fa <IKS4A1_MOTION_SENSOR_Init+0x1da>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800b4e6:	f06f 0301 	mvn.w	r3, #1
 800b4ea:	637b      	str	r3, [r7, #52]	@ 0x34
      break;
 800b4ec:	e006      	b.n	800b4fc <IKS4A1_MOTION_SENSOR_Init+0x1dc>
      break;
 800b4ee:	bf00      	nop
 800b4f0:	e004      	b.n	800b4fc <IKS4A1_MOTION_SENSOR_Init+0x1dc>
      break;
 800b4f2:	bf00      	nop
 800b4f4:	e002      	b.n	800b4fc <IKS4A1_MOTION_SENSOR_Init+0x1dc>
      break;
 800b4f6:	bf00      	nop
 800b4f8:	e000      	b.n	800b4fc <IKS4A1_MOTION_SENSOR_Init+0x1dc>
      break;
 800b4fa:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800b4fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d001      	beq.n	800b506 <IKS4A1_MOTION_SENSOR_Init+0x1e6>
  {
    return ret;
 800b502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b504:	e031      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
  }

  for (i = 0; i < IKS4A1_MOTION_FUNCTIONS_NBR; i++)
 800b506:	2300      	movs	r3, #0
 800b508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b50a:	e02a      	b.n	800b562 <IKS4A1_MOTION_SENSOR_Init+0x242>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800b50c:	683a      	ldr	r2, [r7, #0]
 800b50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b510:	4013      	ands	r3, r2
 800b512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b514:	429a      	cmp	r2, r3
 800b516:	d11e      	bne.n	800b556 <IKS4A1_MOTION_SENSOR_Init+0x236>
 800b518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51c:	4013      	ands	r3, r2
 800b51e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b520:	429a      	cmp	r2, r3
 800b522:	d118      	bne.n	800b556 <IKS4A1_MOTION_SENSOR_Init+0x236>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800b524:	4a15      	ldr	r2, [pc, #84]	@ (800b57c <IKS4A1_MOTION_SENSOR_Init+0x25c>)
 800b526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b528:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b52c:	4814      	ldr	r0, [pc, #80]	@ (800b580 <IKS4A1_MOTION_SENSOR_Init+0x260>)
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	4613      	mov	r3, r2
 800b532:	005b      	lsls	r3, r3, #1
 800b534:	4413      	add	r3, r2
 800b536:	440b      	add	r3, r1
 800b538:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	490e      	ldr	r1, [pc, #56]	@ (800b578 <IKS4A1_MOTION_SENSOR_Init+0x258>)
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b546:	4610      	mov	r0, r2
 800b548:	4798      	blx	r3
 800b54a:	4603      	mov	r3, r0
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d002      	beq.n	800b556 <IKS4A1_MOTION_SENSOR_Init+0x236>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800b550:	f06f 0304 	mvn.w	r3, #4
 800b554:	e009      	b.n	800b56a <IKS4A1_MOTION_SENSOR_Init+0x24a>
      }
    }
    function = function << 1;
 800b556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b558:	005b      	lsls	r3, r3, #1
 800b55a:	633b      	str	r3, [r7, #48]	@ 0x30
  for (i = 0; i < IKS4A1_MOTION_FUNCTIONS_NBR; i++)
 800b55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b55e:	3301      	adds	r3, #1
 800b560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b564:	2b02      	cmp	r3, #2
 800b566:	d9d1      	bls.n	800b50c <IKS4A1_MOTION_SENSOR_Init+0x1ec>
  }

  return ret;
 800b568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3738      	adds	r7, #56	@ 0x38
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	20000d3c 	.word	0x20000d3c
 800b578:	20000cfc 	.word	0x20000cfc
 800b57c:	200001f0 	.word	0x200001f0
 800b580:	20000d0c 	.word	0x20000d0c

0800b584 <IKS4A1_MOTION_SENSOR_GetCapabilities>:
  * @param  Instance Motion sensor instance
  * @param  Capabilities pointer to motion sensor capabilities
  * @retval BSP status
  */
int32_t IKS4A1_MOTION_SENSOR_GetCapabilities(uint32_t Instance, IKS4A1_MOTION_SENSOR_Capabilities_t *Capabilities)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b084      	sub	sp, #16
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS4A1_MOTION_INSTANCES_NBR)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2b03      	cmp	r3, #3
 800b592:	d903      	bls.n	800b59c <IKS4A1_MOTION_SENSOR_GetCapabilities+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b594:	f06f 0301 	mvn.w	r3, #1
 800b598:	60fb      	str	r3, [r7, #12]
 800b59a:	e014      	b.n	800b5c6 <IKS4A1_MOTION_SENSOR_GetCapabilities+0x42>
  }
  else if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], Capabilities) != BSP_ERROR_NONE)
 800b59c:	4a0c      	ldr	r2, [pc, #48]	@ (800b5d0 <IKS4A1_MOTION_SENSOR_GetCapabilities+0x4c>)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5a4:	68db      	ldr	r3, [r3, #12]
 800b5a6:	490b      	ldr	r1, [pc, #44]	@ (800b5d4 <IKS4A1_MOTION_SENSOR_GetCapabilities+0x50>)
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b5ae:	6839      	ldr	r1, [r7, #0]
 800b5b0:	4610      	mov	r0, r2
 800b5b2:	4798      	blx	r3
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d003      	beq.n	800b5c2 <IKS4A1_MOTION_SENSOR_GetCapabilities+0x3e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b5ba:	f06f 0306 	mvn.w	r3, #6
 800b5be:	60fb      	str	r3, [r7, #12]
 800b5c0:	e001      	b.n	800b5c6 <IKS4A1_MOTION_SENSOR_GetCapabilities+0x42>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3710      	adds	r7, #16
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}
 800b5d0:	20000d3c 	.word	0x20000d3c
 800b5d4:	20000cfc 	.word	0x20000cfc

0800b5d8 <IKS4A1_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO
  * @param  Axes pointer to axes data structure
  * @retval BSP status
  */
int32_t IKS4A1_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS4A1_MOTION_SENSOR_Axes_t *Axes)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b086      	sub	sp, #24
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	60b9      	str	r1, [r7, #8]
 800b5e2:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS4A1_MOTION_INSTANCES_NBR)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	2b03      	cmp	r3, #3
 800b5e8:	d903      	bls.n	800b5f2 <IKS4A1_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b5ea:	f06f 0301 	mvn.w	r3, #1
 800b5ee:	617b      	str	r3, [r7, #20]
 800b5f0:	e029      	b.n	800b646 <IKS4A1_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800b5f2:	4a17      	ldr	r2, [pc, #92]	@ (800b650 <IKS4A1_MOTION_SENSOR_GetAxes+0x78>)
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	429a      	cmp	r2, r3
 800b602:	d11d      	bne.n	800b640 <IKS4A1_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 800b604:	4a13      	ldr	r2, [pc, #76]	@ (800b654 <IKS4A1_MOTION_SENSOR_GetAxes+0x7c>)
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b60c:	4812      	ldr	r0, [pc, #72]	@ (800b658 <IKS4A1_MOTION_SENSOR_GetAxes+0x80>)
 800b60e:	68fa      	ldr	r2, [r7, #12]
 800b610:	4613      	mov	r3, r2
 800b612:	005b      	lsls	r3, r3, #1
 800b614:	4413      	add	r3, r2
 800b616:	440b      	add	r3, r1
 800b618:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b61c:	69db      	ldr	r3, [r3, #28]
 800b61e:	490f      	ldr	r1, [pc, #60]	@ (800b65c <IKS4A1_MOTION_SENSOR_GetAxes+0x84>)
 800b620:	68fa      	ldr	r2, [r7, #12]
 800b622:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b626:	6879      	ldr	r1, [r7, #4]
 800b628:	4610      	mov	r0, r2
 800b62a:	4798      	blx	r3
 800b62c:	4603      	mov	r3, r0
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d003      	beq.n	800b63a <IKS4A1_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b632:	f06f 0304 	mvn.w	r3, #4
 800b636:	617b      	str	r3, [r7, #20]
 800b638:	e005      	b.n	800b646 <IKS4A1_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b63a:	2300      	movs	r3, #0
 800b63c:	617b      	str	r3, [r7, #20]
 800b63e:	e002      	b.n	800b646 <IKS4A1_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800b640:	f06f 0301 	mvn.w	r3, #1
 800b644:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800b646:	697b      	ldr	r3, [r7, #20]
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3718      	adds	r7, #24
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	20000d4c 	.word	0x20000d4c
 800b654:	200001f0 	.word	0x200001f0
 800b658:	20000d0c 	.word	0x20000d0c
 800b65c:	20000cfc 	.word	0x20000cfc

0800b660 <LIS2MDL_0_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_MAGNETO
  * @retval BSP status
  */
static int32_t LIS2MDL_0_Probe(uint32_t Functions)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b094      	sub	sp, #80	@ 0x50
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  LIS2MDL_IO_t            io_ctx;
  uint8_t                 id;
  static LIS2MDL_Object_t lis2mdl_obj_0;
  LIS2MDL_Capabilities_t  cap;
  int32_t                 ret = BSP_ERROR_NONE;
 800b668:	2300      	movs	r3, #0
 800b66a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the driver */
  io_ctx.BusType     = LIS2MDL_I2C_BUS; /* I2C */
 800b66c:	2300      	movs	r3, #0
 800b66e:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.Address     = LIS2MDL_I2C_ADD;
 800b670:	233d      	movs	r3, #61	@ 0x3d
 800b672:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800b676:	4b40      	ldr	r3, [pc, #256]	@ (800b778 <LIS2MDL_0_Probe+0x118>)
 800b678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800b67a:	4b40      	ldr	r3, [pc, #256]	@ (800b77c <LIS2MDL_0_Probe+0x11c>)
 800b67c:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.ReadReg     = IKS4A1_I2C_READ_REG;
 800b67e:	4b40      	ldr	r3, [pc, #256]	@ (800b780 <LIS2MDL_0_Probe+0x120>)
 800b680:	643b      	str	r3, [r7, #64]	@ 0x40
  io_ctx.WriteReg    = IKS4A1_I2C_WRITE_REG;
 800b682:	4b40      	ldr	r3, [pc, #256]	@ (800b784 <LIS2MDL_0_Probe+0x124>)
 800b684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800b686:	4b40      	ldr	r3, [pc, #256]	@ (800b788 <LIS2MDL_0_Probe+0x128>)
 800b688:	647b      	str	r3, [r7, #68]	@ 0x44
  io_ctx.Delay       = IKS4A1_DELAY;
 800b68a:	4b40      	ldr	r3, [pc, #256]	@ (800b78c <LIS2MDL_0_Probe+0x12c>)
 800b68c:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (LIS2MDL_RegisterBusIO(&lis2mdl_obj_0, &io_ctx) != LIS2MDL_OK)
 800b68e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b692:	4619      	mov	r1, r3
 800b694:	483e      	ldr	r0, [pc, #248]	@ (800b790 <LIS2MDL_0_Probe+0x130>)
 800b696:	f7f8 fe1b 	bl	80042d0 <LIS2MDL_RegisterBusIO>
 800b69a:	4603      	mov	r3, r0
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d003      	beq.n	800b6a8 <LIS2MDL_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b6a0:	f06f 0306 	mvn.w	r3, #6
 800b6a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6a6:	e061      	b.n	800b76c <LIS2MDL_0_Probe+0x10c>
  }
  else if (LIS2MDL_ReadID(&lis2mdl_obj_0, &id) != LIS2MDL_OK)
 800b6a8:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	4838      	ldr	r0, [pc, #224]	@ (800b790 <LIS2MDL_0_Probe+0x130>)
 800b6b0:	f7f8 ff2a 	bl	8004508 <LIS2MDL_ReadID>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d003      	beq.n	800b6c2 <LIS2MDL_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b6ba:	f06f 0306 	mvn.w	r3, #6
 800b6be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6c0:	e054      	b.n	800b76c <LIS2MDL_0_Probe+0x10c>
  }
  else if (id != LIS2MDL_ID)
 800b6c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b6c6:	2b40      	cmp	r3, #64	@ 0x40
 800b6c8:	d003      	beq.n	800b6d2 <LIS2MDL_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b6ca:	f06f 0306 	mvn.w	r3, #6
 800b6ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6d0:	e04c      	b.n	800b76c <LIS2MDL_0_Probe+0x10c>
  }
  else
  {
    (void)LIS2MDL_GetCapabilities(&lis2mdl_obj_0, &cap);
 800b6d2:	f107 030c 	add.w	r3, r7, #12
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	482d      	ldr	r0, [pc, #180]	@ (800b790 <LIS2MDL_0_Probe+0x130>)
 800b6da:	f7f8 ff3b 	bl	8004554 <LIS2MDL_GetCapabilities>
    MotionCtx[IKS4A1_LIS2MDL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800b6de:	7b7b      	ldrb	r3, [r7, #13]
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	7b3b      	ldrb	r3, [r7, #12]
 800b6e4:	005b      	lsls	r3, r3, #1
 800b6e6:	431a      	orrs	r2, r3
 800b6e8:	7bbb      	ldrb	r3, [r7, #14]
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	4a29      	ldr	r2, [pc, #164]	@ (800b794 <LIS2MDL_0_Probe+0x134>)
 800b6f0:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS4A1_LIS2MDL_0] = &lis2mdl_obj_0;
 800b6f2:	4b29      	ldr	r3, [pc, #164]	@ (800b798 <LIS2MDL_0_Probe+0x138>)
 800b6f4:	4a26      	ldr	r2, [pc, #152]	@ (800b790 <LIS2MDL_0_Probe+0x130>)
 800b6f6:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS4A1_LIS2MDL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2MDL_COMMON_Driver;
 800b6f8:	4b28      	ldr	r3, [pc, #160]	@ (800b79c <LIS2MDL_0_Probe+0x13c>)
 800b6fa:	4a29      	ldr	r2, [pc, #164]	@ (800b7a0 <LIS2MDL_0_Probe+0x140>)
 800b6fc:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 800b6fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b700:	2b00      	cmp	r3, #0
 800b702:	d11d      	bne.n	800b740 <LIS2MDL_0_Probe+0xe0>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f003 0304 	and.w	r3, r3, #4
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d018      	beq.n	800b740 <LIS2MDL_0_Probe+0xe0>
 800b70e:	7bbb      	ldrb	r3, [r7, #14]
 800b710:	2b01      	cmp	r3, #1
 800b712:	d115      	bne.n	800b740 <LIS2MDL_0_Probe+0xe0>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS4A1_LIS2MDL_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800b714:	4b23      	ldr	r3, [pc, #140]	@ (800b7a4 <LIS2MDL_0_Probe+0x144>)
 800b716:	691b      	ldr	r3, [r3, #16]
 800b718:	4a23      	ldr	r2, [pc, #140]	@ (800b7a8 <LIS2MDL_0_Probe+0x148>)
 800b71a:	4924      	ldr	r1, [pc, #144]	@ (800b7ac <LIS2MDL_0_Probe+0x14c>)
 800b71c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                        void *)&LIS2MDL_MAG_Driver;

      if (MotionDrv[IKS4A1_LIS2MDL_0]->Init(MotionCompObj[IKS4A1_LIS2MDL_0]) != LIS2MDL_OK)
 800b720:	4b1e      	ldr	r3, [pc, #120]	@ (800b79c <LIS2MDL_0_Probe+0x13c>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4a1c      	ldr	r2, [pc, #112]	@ (800b798 <LIS2MDL_0_Probe+0x138>)
 800b728:	6812      	ldr	r2, [r2, #0]
 800b72a:	4610      	mov	r0, r2
 800b72c:	4798      	blx	r3
 800b72e:	4603      	mov	r3, r0
 800b730:	2b00      	cmp	r3, #0
 800b732:	d003      	beq.n	800b73c <LIS2MDL_0_Probe+0xdc>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b734:	f06f 0304 	mvn.w	r3, #4
 800b738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b73a:	e001      	b.n	800b740 <LIS2MDL_0_Probe+0xe0>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b73c:	2300      	movs	r3, #0
 800b73e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 800b740:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b742:	2b00      	cmp	r3, #0
 800b744:	d107      	bne.n	800b756 <LIS2MDL_0_Probe+0xf6>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f003 0302 	and.w	r3, r3, #2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d002      	beq.n	800b756 <LIS2MDL_0_Probe+0xf6>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b750:	f06f 0304 	mvn.w	r3, #4
 800b754:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 800b756:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d107      	bne.n	800b76c <LIS2MDL_0_Probe+0x10c>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f003 0301 	and.w	r3, r3, #1
 800b762:	2b00      	cmp	r3, #0
 800b764:	d002      	beq.n	800b76c <LIS2MDL_0_Probe+0x10c>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b766:	f06f 0304 	mvn.w	r3, #4
 800b76a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  return ret;
 800b76c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800b76e:	4618      	mov	r0, r3
 800b770:	3750      	adds	r7, #80	@ 0x50
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}
 800b776:	bf00      	nop
 800b778:	0800241d 	.word	0x0800241d
 800b77c:	08002481 	.word	0x08002481
 800b780:	08002535 	.word	0x08002535
 800b784:	080024d1 	.word	0x080024d1
 800b788:	08002641 	.word	0x08002641
 800b78c:	0800c0ad 	.word	0x0800c0ad
 800b790:	20000d5c 	.word	0x20000d5c
 800b794:	20000d4c 	.word	0x20000d4c
 800b798:	20000cfc 	.word	0x20000cfc
 800b79c:	20000d3c 	.word	0x20000d3c
 800b7a0:	20000038 	.word	0x20000038
 800b7a4:	200001f0 	.word	0x200001f0
 800b7a8:	20000d0c 	.word	0x20000d0c
 800b7ac:	20000048 	.word	0x20000048

0800b7b0 <LSM6DSV16X_0_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_GYRO and/or MOTION_ACCELERO
  * @retval BSP status
  */
static int32_t LSM6DSV16X_0_Probe(uint32_t Functions)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b094      	sub	sp, #80	@ 0x50
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  LSM6DSV16X_IO_t            io_ctx;
  uint8_t                    id;
  static LSM6DSV16X_Object_t lsm6dsv16x_obj_0;
  LSM6DSV16X_Capabilities_t  cap;
  int32_t                    ret = BSP_ERROR_NONE;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the driver */
  io_ctx.BusType     = LSM6DSV16X_I2C_BUS; /* I2C */
 800b7bc:	2300      	movs	r3, #0
 800b7be:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.Address     = LSM6DSV16X_I2C_ADD_H;
 800b7c0:	23d7      	movs	r3, #215	@ 0xd7
 800b7c2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800b7c6:	4b51      	ldr	r3, [pc, #324]	@ (800b90c <LSM6DSV16X_0_Probe+0x15c>)
 800b7c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800b7ca:	4b51      	ldr	r3, [pc, #324]	@ (800b910 <LSM6DSV16X_0_Probe+0x160>)
 800b7cc:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.ReadReg     = IKS4A1_I2C_READ_REG;
 800b7ce:	4b51      	ldr	r3, [pc, #324]	@ (800b914 <LSM6DSV16X_0_Probe+0x164>)
 800b7d0:	643b      	str	r3, [r7, #64]	@ 0x40
  io_ctx.WriteReg    = IKS4A1_I2C_WRITE_REG;
 800b7d2:	4b51      	ldr	r3, [pc, #324]	@ (800b918 <LSM6DSV16X_0_Probe+0x168>)
 800b7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800b7d6:	4b51      	ldr	r3, [pc, #324]	@ (800b91c <LSM6DSV16X_0_Probe+0x16c>)
 800b7d8:	647b      	str	r3, [r7, #68]	@ 0x44
  io_ctx.Delay       = IKS4A1_DELAY;
 800b7da:	4b51      	ldr	r3, [pc, #324]	@ (800b920 <LSM6DSV16X_0_Probe+0x170>)
 800b7dc:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (LSM6DSV16X_RegisterBusIO(&lsm6dsv16x_obj_0, &io_ctx) != LSM6DSV16X_OK)
 800b7de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	484f      	ldr	r0, [pc, #316]	@ (800b924 <LSM6DSV16X_0_Probe+0x174>)
 800b7e6:	f7fc fae3 	bl	8007db0 <LSM6DSV16X_RegisterBusIO>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d003      	beq.n	800b7f8 <LSM6DSV16X_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b7f0:	f06f 0306 	mvn.w	r3, #6
 800b7f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7f6:	e084      	b.n	800b902 <LSM6DSV16X_0_Probe+0x152>
  }
  else if (LSM6DSV16X_Set_Mem_Bank(&lsm6dsv16x_obj_0, LSM6DSV16X_MAIN_MEM_BANK) != LSM6DSV16X_OK)
 800b7f8:	2100      	movs	r1, #0
 800b7fa:	484a      	ldr	r0, [pc, #296]	@ (800b924 <LSM6DSV16X_0_Probe+0x174>)
 800b7fc:	f7fd fa65 	bl	8008cca <LSM6DSV16X_Set_Mem_Bank>
 800b800:	4603      	mov	r3, r0
 800b802:	2b00      	cmp	r3, #0
 800b804:	d003      	beq.n	800b80e <LSM6DSV16X_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b806:	f06f 0306 	mvn.w	r3, #6
 800b80a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b80c:	e079      	b.n	800b902 <LSM6DSV16X_0_Probe+0x152>
  }
  else if (LSM6DSV16X_ReadID(&lsm6dsv16x_obj_0, &id) != LSM6DSV16X_OK)
 800b80e:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b812:	4619      	mov	r1, r3
 800b814:	4843      	ldr	r0, [pc, #268]	@ (800b924 <LSM6DSV16X_0_Probe+0x174>)
 800b816:	f7fc fbfb 	bl	8008010 <LSM6DSV16X_ReadID>
 800b81a:	4603      	mov	r3, r0
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d003      	beq.n	800b828 <LSM6DSV16X_0_Probe+0x78>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b820:	f06f 0306 	mvn.w	r3, #6
 800b824:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b826:	e06c      	b.n	800b902 <LSM6DSV16X_0_Probe+0x152>
  }
  else if (id != LSM6DSV16X_ID)
 800b828:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b82c:	2b70      	cmp	r3, #112	@ 0x70
 800b82e:	d003      	beq.n	800b838 <LSM6DSV16X_0_Probe+0x88>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b830:	f06f 0306 	mvn.w	r3, #6
 800b834:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b836:	e064      	b.n	800b902 <LSM6DSV16X_0_Probe+0x152>
  }
  else
  {
    (void)LSM6DSV16X_GetCapabilities(&lsm6dsv16x_obj_0, &cap);
 800b838:	f107 030c 	add.w	r3, r7, #12
 800b83c:	4619      	mov	r1, r3
 800b83e:	4839      	ldr	r0, [pc, #228]	@ (800b924 <LSM6DSV16X_0_Probe+0x174>)
 800b840:	f7fc fbfc 	bl	800803c <LSM6DSV16X_GetCapabilities>
    MotionCtx[IKS4A1_LSM6DSV16X_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800b844:	7b7b      	ldrb	r3, [r7, #13]
 800b846:	461a      	mov	r2, r3
 800b848:	7b3b      	ldrb	r3, [r7, #12]
 800b84a:	005b      	lsls	r3, r3, #1
 800b84c:	431a      	orrs	r2, r3
 800b84e:	7bbb      	ldrb	r3, [r7, #14]
 800b850:	009b      	lsls	r3, r3, #2
 800b852:	4313      	orrs	r3, r2
 800b854:	4a34      	ldr	r2, [pc, #208]	@ (800b928 <LSM6DSV16X_0_Probe+0x178>)
 800b856:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS4A1_LSM6DSV16X_0] = &lsm6dsv16x_obj_0;
 800b858:	4b34      	ldr	r3, [pc, #208]	@ (800b92c <LSM6DSV16X_0_Probe+0x17c>)
 800b85a:	4a32      	ldr	r2, [pc, #200]	@ (800b924 <LSM6DSV16X_0_Probe+0x174>)
 800b85c:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS4A1_LSM6DSV16X_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSV16X_COMMON_Driver;
 800b85e:	4b34      	ldr	r3, [pc, #208]	@ (800b930 <LSM6DSV16X_0_Probe+0x180>)
 800b860:	4a34      	ldr	r2, [pc, #208]	@ (800b934 <LSM6DSV16X_0_Probe+0x184>)
 800b862:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800b864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b866:	2b00      	cmp	r3, #0
 800b868:	d11e      	bne.n	800b8a8 <LSM6DSV16X_0_Probe+0xf8>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f003 0301 	and.w	r3, r3, #1
 800b870:	2b00      	cmp	r3, #0
 800b872:	d019      	beq.n	800b8a8 <LSM6DSV16X_0_Probe+0xf8>
 800b874:	7b7b      	ldrb	r3, [r7, #13]
 800b876:	2b01      	cmp	r3, #1
 800b878:	d116      	bne.n	800b8a8 <LSM6DSV16X_0_Probe+0xf8>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS4A1_LSM6DSV16X_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800b87a:	4b2f      	ldr	r3, [pc, #188]	@ (800b938 <LSM6DSV16X_0_Probe+0x188>)
 800b87c:	685b      	ldr	r3, [r3, #4]
 800b87e:	4a2f      	ldr	r2, [pc, #188]	@ (800b93c <LSM6DSV16X_0_Probe+0x18c>)
 800b880:	3303      	adds	r3, #3
 800b882:	492f      	ldr	r1, [pc, #188]	@ (800b940 <LSM6DSV16X_0_Probe+0x190>)
 800b884:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                        void *)&LSM6DSV16X_GYRO_Driver;

      if (MotionDrv[IKS4A1_LSM6DSV16X_0]->Init(MotionCompObj[IKS4A1_LSM6DSV16X_0]) != LSM6DSV16X_OK)
 800b888:	4b29      	ldr	r3, [pc, #164]	@ (800b930 <LSM6DSV16X_0_Probe+0x180>)
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	4a27      	ldr	r2, [pc, #156]	@ (800b92c <LSM6DSV16X_0_Probe+0x17c>)
 800b890:	6852      	ldr	r2, [r2, #4]
 800b892:	4610      	mov	r0, r2
 800b894:	4798      	blx	r3
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d003      	beq.n	800b8a4 <LSM6DSV16X_0_Probe+0xf4>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b89c:	f06f 0304 	mvn.w	r3, #4
 800b8a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8a2:	e001      	b.n	800b8a8 <LSM6DSV16X_0_Probe+0xf8>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800b8a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d11e      	bne.n	800b8ec <LSM6DSV16X_0_Probe+0x13c>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f003 0302 	and.w	r3, r3, #2
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d019      	beq.n	800b8ec <LSM6DSV16X_0_Probe+0x13c>
 800b8b8:	7b3b      	ldrb	r3, [r7, #12]
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	d116      	bne.n	800b8ec <LSM6DSV16X_0_Probe+0x13c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS4A1_LSM6DSV16X_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800b8be:	4b1e      	ldr	r3, [pc, #120]	@ (800b938 <LSM6DSV16X_0_Probe+0x188>)
 800b8c0:	689b      	ldr	r3, [r3, #8]
 800b8c2:	4a1e      	ldr	r2, [pc, #120]	@ (800b93c <LSM6DSV16X_0_Probe+0x18c>)
 800b8c4:	3303      	adds	r3, #3
 800b8c6:	491f      	ldr	r1, [pc, #124]	@ (800b944 <LSM6DSV16X_0_Probe+0x194>)
 800b8c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                            void *)&LSM6DSV16X_ACC_Driver;

      if (MotionDrv[IKS4A1_LSM6DSV16X_0]->Init(MotionCompObj[IKS4A1_LSM6DSV16X_0]) != LSM6DSV16X_OK)
 800b8cc:	4b18      	ldr	r3, [pc, #96]	@ (800b930 <LSM6DSV16X_0_Probe+0x180>)
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4a16      	ldr	r2, [pc, #88]	@ (800b92c <LSM6DSV16X_0_Probe+0x17c>)
 800b8d4:	6852      	ldr	r2, [r2, #4]
 800b8d6:	4610      	mov	r0, r2
 800b8d8:	4798      	blx	r3
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d003      	beq.n	800b8e8 <LSM6DSV16X_0_Probe+0x138>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b8e0:	f06f 0304 	mvn.w	r3, #4
 800b8e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8e6:	e001      	b.n	800b8ec <LSM6DSV16X_0_Probe+0x13c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800b8ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d107      	bne.n	800b902 <LSM6DSV16X_0_Probe+0x152>
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f003 0304 	and.w	r3, r3, #4
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d002      	beq.n	800b902 <LSM6DSV16X_0_Probe+0x152>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800b8fc:	f06f 0304 	mvn.w	r3, #4
 800b900:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  return ret;
 800b902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800b904:	4618      	mov	r0, r3
 800b906:	3750      	adds	r7, #80	@ 0x50
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	0800241d 	.word	0x0800241d
 800b910:	08002481 	.word	0x08002481
 800b914:	08002535 	.word	0x08002535
 800b918:	080024d1 	.word	0x080024d1
 800b91c:	08002641 	.word	0x08002641
 800b920:	0800c0ad 	.word	0x0800c0ad
 800b924:	20000d90 	.word	0x20000d90
 800b928:	20000d4c 	.word	0x20000d4c
 800b92c:	20000cfc 	.word	0x20000cfc
 800b930:	20000d3c 	.word	0x20000d3c
 800b934:	200000fc 	.word	0x200000fc
 800b938:	200001f0 	.word	0x200001f0
 800b93c:	20000d0c 	.word	0x20000d0c
 800b940:	20000130 	.word	0x20000130
 800b944:	2000010c 	.word	0x2000010c

0800b948 <LIS2DUXS12_0_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_ACCELERO
  * @retval BSP status
  */
static int32_t LIS2DUXS12_0_Probe(uint32_t Functions)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b094      	sub	sp, #80	@ 0x50
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  LIS2DUXS12_IO_t            io_ctx;
  uint8_t                    id;
  static LIS2DUXS12_Object_t lis2duxs12_obj_0;
  LIS2DUXS12_Capabilities_t  cap;
  int32_t                    ret = BSP_ERROR_NONE;
 800b950:	2300      	movs	r3, #0
 800b952:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the driver */
  io_ctx.BusType     = LIS2DUXS12_I2C_BUS; /* I2C */
 800b954:	2300      	movs	r3, #0
 800b956:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.Address     = LIS2DUXS12_I2C_ADD_H;
 800b958:	2333      	movs	r3, #51	@ 0x33
 800b95a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800b95e:	4b47      	ldr	r3, [pc, #284]	@ (800ba7c <LIS2DUXS12_0_Probe+0x134>)
 800b960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800b962:	4b47      	ldr	r3, [pc, #284]	@ (800ba80 <LIS2DUXS12_0_Probe+0x138>)
 800b964:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.ReadReg     = IKS4A1_I2C_READ_REG;
 800b966:	4b47      	ldr	r3, [pc, #284]	@ (800ba84 <LIS2DUXS12_0_Probe+0x13c>)
 800b968:	643b      	str	r3, [r7, #64]	@ 0x40
  io_ctx.WriteReg    = IKS4A1_I2C_WRITE_REG;
 800b96a:	4b47      	ldr	r3, [pc, #284]	@ (800ba88 <LIS2DUXS12_0_Probe+0x140>)
 800b96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800b96e:	4b47      	ldr	r3, [pc, #284]	@ (800ba8c <LIS2DUXS12_0_Probe+0x144>)
 800b970:	647b      	str	r3, [r7, #68]	@ 0x44
  io_ctx.Delay       = IKS4A1_DELAY;
 800b972:	4b47      	ldr	r3, [pc, #284]	@ (800ba90 <LIS2DUXS12_0_Probe+0x148>)
 800b974:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (LIS2DUXS12_RegisterBusIO(&lis2duxs12_obj_0, &io_ctx) != LIS2DUXS12_OK)
 800b976:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b97a:	4619      	mov	r1, r3
 800b97c:	4845      	ldr	r0, [pc, #276]	@ (800ba94 <LIS2DUXS12_0_Probe+0x14c>)
 800b97e:	f7f6 ffc5 	bl	800290c <LIS2DUXS12_RegisterBusIO>
 800b982:	4603      	mov	r3, r0
 800b984:	2b00      	cmp	r3, #0
 800b986:	d003      	beq.n	800b990 <LIS2DUXS12_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b988:	f06f 0306 	mvn.w	r3, #6
 800b98c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b98e:	e070      	b.n	800ba72 <LIS2DUXS12_0_Probe+0x12a>
  }
  else if (LIS2DUXS12_Set_Mem_Bank(&lis2duxs12_obj_0, LIS2DUXS12_MAIN_MEM_BANK) != LIS2DUXS12_OK)
 800b990:	2100      	movs	r1, #0
 800b992:	4840      	ldr	r0, [pc, #256]	@ (800ba94 <LIS2DUXS12_0_Probe+0x14c>)
 800b994:	f7f7 fc32 	bl	80031fc <LIS2DUXS12_Set_Mem_Bank>
 800b998:	4603      	mov	r3, r0
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d003      	beq.n	800b9a6 <LIS2DUXS12_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b99e:	f06f 0306 	mvn.w	r3, #6
 800b9a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9a4:	e065      	b.n	800ba72 <LIS2DUXS12_0_Probe+0x12a>
  }
  else if (LIS2DUXS12_ReadID(&lis2duxs12_obj_0, &id) != LIS2DUXS12_OK)
 800b9a6:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	4839      	ldr	r0, [pc, #228]	@ (800ba94 <LIS2DUXS12_0_Probe+0x14c>)
 800b9ae:	f7f7 f90c 	bl	8002bca <LIS2DUXS12_ReadID>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <LIS2DUXS12_0_Probe+0x78>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b9b8:	f06f 0306 	mvn.w	r3, #6
 800b9bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9be:	e058      	b.n	800ba72 <LIS2DUXS12_0_Probe+0x12a>
  }
  else if (id != LIS2DUXS12_ID)
 800b9c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b9c4:	2b47      	cmp	r3, #71	@ 0x47
 800b9c6:	d003      	beq.n	800b9d0 <LIS2DUXS12_0_Probe+0x88>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b9c8:	f06f 0306 	mvn.w	r3, #6
 800b9cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9ce:	e050      	b.n	800ba72 <LIS2DUXS12_0_Probe+0x12a>
  }
  else
  {
    (void)LIS2DUXS12_GetCapabilities(&lis2duxs12_obj_0, &cap);
 800b9d0:	f107 030c 	add.w	r3, r7, #12
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	482f      	ldr	r0, [pc, #188]	@ (800ba94 <LIS2DUXS12_0_Probe+0x14c>)
 800b9d8:	f7f7 f912 	bl	8002c00 <LIS2DUXS12_GetCapabilities>
    MotionCtx[IKS4A1_LIS2DUXS12_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800b9dc:	7b7b      	ldrb	r3, [r7, #13]
 800b9de:	461a      	mov	r2, r3
 800b9e0:	7b3b      	ldrb	r3, [r7, #12]
 800b9e2:	005b      	lsls	r3, r3, #1
 800b9e4:	431a      	orrs	r2, r3
 800b9e6:	7bbb      	ldrb	r3, [r7, #14]
 800b9e8:	009b      	lsls	r3, r3, #2
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	4a2a      	ldr	r2, [pc, #168]	@ (800ba98 <LIS2DUXS12_0_Probe+0x150>)
 800b9ee:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS4A1_LIS2DUXS12_0] = &lis2duxs12_obj_0;
 800b9f0:	4b2a      	ldr	r3, [pc, #168]	@ (800ba9c <LIS2DUXS12_0_Probe+0x154>)
 800b9f2:	4a28      	ldr	r2, [pc, #160]	@ (800ba94 <LIS2DUXS12_0_Probe+0x14c>)
 800b9f4:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS4A1_LIS2DUXS12_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2DUXS12_COMMON_Driver;
 800b9f6:	4b2a      	ldr	r3, [pc, #168]	@ (800baa0 <LIS2DUXS12_0_Probe+0x158>)
 800b9f8:	4a2a      	ldr	r2, [pc, #168]	@ (800baa4 <LIS2DUXS12_0_Probe+0x15c>)
 800b9fa:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800b9fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d10a      	bne.n	800ba18 <LIS2DUXS12_0_Probe+0xd0>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f003 0301 	and.w	r3, r3, #1
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d005      	beq.n	800ba18 <LIS2DUXS12_0_Probe+0xd0>
 800ba0c:	7b7b      	ldrb	r3, [r7, #13]
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	d102      	bne.n	800ba18 <LIS2DUXS12_0_Probe+0xd0>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800ba12:	f06f 0304 	mvn.w	r3, #4
 800ba16:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800ba18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d11e      	bne.n	800ba5c <LIS2DUXS12_0_Probe+0x114>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f003 0302 	and.w	r3, r3, #2
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d019      	beq.n	800ba5c <LIS2DUXS12_0_Probe+0x114>
 800ba28:	7b3b      	ldrb	r3, [r7, #12]
 800ba2a:	2b01      	cmp	r3, #1
 800ba2c:	d116      	bne.n	800ba5c <LIS2DUXS12_0_Probe+0x114>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS4A1_LIS2DUXS12_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800ba2e:	4b1e      	ldr	r3, [pc, #120]	@ (800baa8 <LIS2DUXS12_0_Probe+0x160>)
 800ba30:	689b      	ldr	r3, [r3, #8]
 800ba32:	4a1e      	ldr	r2, [pc, #120]	@ (800baac <LIS2DUXS12_0_Probe+0x164>)
 800ba34:	3306      	adds	r3, #6
 800ba36:	491e      	ldr	r1, [pc, #120]	@ (800bab0 <LIS2DUXS12_0_Probe+0x168>)
 800ba38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                            void *)&LIS2DUXS12_ACC_Driver;

      if (MotionDrv[IKS4A1_LIS2DUXS12_0]->Init(MotionCompObj[IKS4A1_LIS2DUXS12_0]) != LIS2DUXS12_OK)
 800ba3c:	4b18      	ldr	r3, [pc, #96]	@ (800baa0 <LIS2DUXS12_0_Probe+0x158>)
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4a16      	ldr	r2, [pc, #88]	@ (800ba9c <LIS2DUXS12_0_Probe+0x154>)
 800ba44:	6892      	ldr	r2, [r2, #8]
 800ba46:	4610      	mov	r0, r2
 800ba48:	4798      	blx	r3
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d003      	beq.n	800ba58 <LIS2DUXS12_0_Probe+0x110>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800ba50:	f06f 0304 	mvn.w	r3, #4
 800ba54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba56:	e001      	b.n	800ba5c <LIS2DUXS12_0_Probe+0x114>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800ba5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d107      	bne.n	800ba72 <LIS2DUXS12_0_Probe+0x12a>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f003 0304 	and.w	r3, r3, #4
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d002      	beq.n	800ba72 <LIS2DUXS12_0_Probe+0x12a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800ba6c:	f06f 0304 	mvn.w	r3, #4
 800ba70:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  return ret;
 800ba72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3750      	adds	r7, #80	@ 0x50
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	0800241d 	.word	0x0800241d
 800ba80:	08002481 	.word	0x08002481
 800ba84:	08002535 	.word	0x08002535
 800ba88:	080024d1 	.word	0x080024d1
 800ba8c:	08002641 	.word	0x08002641
 800ba90:	0800c0ad 	.word	0x0800c0ad
 800ba94:	20000dc8 	.word	0x20000dc8
 800ba98:	20000d4c 	.word	0x20000d4c
 800ba9c:	20000cfc 	.word	0x20000cfc
 800baa0:	20000d3c 	.word	0x20000d3c
 800baa4:	20000004 	.word	0x20000004
 800baa8:	200001f0 	.word	0x200001f0
 800baac:	20000d0c 	.word	0x20000d0c
 800bab0:	20000014 	.word	0x20000014

0800bab4 <LSM6DSO16IS_0_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_GYRO and/or MOTION_ACCELERO
  * @retval BSP status
  */
static int32_t LSM6DSO16IS_0_Probe(uint32_t Functions)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b094      	sub	sp, #80	@ 0x50
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
  LSM6DSO16IS_IO_t            io_ctx;
  uint8_t                     id;
  static LSM6DSO16IS_Object_t lsm6dso16is_obj_0;
  LSM6DSO16IS_Capabilities_t  cap;
  int32_t                     ret = BSP_ERROR_NONE;
 800babc:	2300      	movs	r3, #0
 800babe:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the driver */
  io_ctx.BusType     = LSM6DSO16IS_I2C_BUS; /* I2C */
 800bac0:	2300      	movs	r3, #0
 800bac2:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.Address     = LSM6DSO16IS_I2C_ADD_L;
 800bac4:	23d5      	movs	r3, #213	@ 0xd5
 800bac6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  io_ctx.Init        = IKS4A1_I2C_INIT;
 800baca:	4b51      	ldr	r3, [pc, #324]	@ (800bc10 <LSM6DSO16IS_0_Probe+0x15c>)
 800bacc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.DeInit      = IKS4A1_I2C_DEINIT;
 800bace:	4b51      	ldr	r3, [pc, #324]	@ (800bc14 <LSM6DSO16IS_0_Probe+0x160>)
 800bad0:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.ReadReg     = IKS4A1_I2C_READ_REG;
 800bad2:	4b51      	ldr	r3, [pc, #324]	@ (800bc18 <LSM6DSO16IS_0_Probe+0x164>)
 800bad4:	643b      	str	r3, [r7, #64]	@ 0x40
  io_ctx.WriteReg    = IKS4A1_I2C_WRITE_REG;
 800bad6:	4b51      	ldr	r3, [pc, #324]	@ (800bc1c <LSM6DSO16IS_0_Probe+0x168>)
 800bad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.GetTick     = IKS4A1_GET_TICK;
 800bada:	4b51      	ldr	r3, [pc, #324]	@ (800bc20 <LSM6DSO16IS_0_Probe+0x16c>)
 800badc:	647b      	str	r3, [r7, #68]	@ 0x44
  io_ctx.Delay       = IKS4A1_DELAY;
 800bade:	4b51      	ldr	r3, [pc, #324]	@ (800bc24 <LSM6DSO16IS_0_Probe+0x170>)
 800bae0:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (LSM6DSO16IS_RegisterBusIO(&lsm6dso16is_obj_0, &io_ctx) != LSM6DSO16IS_OK)
 800bae2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bae6:	4619      	mov	r1, r3
 800bae8:	484f      	ldr	r0, [pc, #316]	@ (800bc28 <LSM6DSO16IS_0_Probe+0x174>)
 800baea:	f7fa fc2d 	bl	8006348 <LSM6DSO16IS_RegisterBusIO>
 800baee:	4603      	mov	r3, r0
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d003      	beq.n	800bafc <LSM6DSO16IS_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800baf4:	f06f 0306 	mvn.w	r3, #6
 800baf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bafa:	e084      	b.n	800bc06 <LSM6DSO16IS_0_Probe+0x152>
  }
  else if (LSM6DSO16IS_Set_Mem_Bank(&lsm6dso16is_obj_0, LSM6DSO16IS_MAIN_MEM_BANK) != LSM6DSO16IS_OK)
 800bafc:	2100      	movs	r1, #0
 800bafe:	484a      	ldr	r0, [pc, #296]	@ (800bc28 <LSM6DSO16IS_0_Probe+0x174>)
 800bb00:	f7fb fa53 	bl	8006faa <LSM6DSO16IS_Set_Mem_Bank>
 800bb04:	4603      	mov	r3, r0
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d003      	beq.n	800bb12 <LSM6DSO16IS_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800bb0a:	f06f 0306 	mvn.w	r3, #6
 800bb0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb10:	e079      	b.n	800bc06 <LSM6DSO16IS_0_Probe+0x152>
  }
  else if (LSM6DSO16IS_ReadID(&lsm6dso16is_obj_0, &id) != LSM6DSO16IS_OK)
 800bb12:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800bb16:	4619      	mov	r1, r3
 800bb18:	4843      	ldr	r0, [pc, #268]	@ (800bc28 <LSM6DSO16IS_0_Probe+0x174>)
 800bb1a:	f7fa fd13 	bl	8006544 <LSM6DSO16IS_ReadID>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d003      	beq.n	800bb2c <LSM6DSO16IS_0_Probe+0x78>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800bb24:	f06f 0306 	mvn.w	r3, #6
 800bb28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb2a:	e06c      	b.n	800bc06 <LSM6DSO16IS_0_Probe+0x152>
  }
  else if (id != LSM6DSO16IS_ID)
 800bb2c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bb30:	2b22      	cmp	r3, #34	@ 0x22
 800bb32:	d003      	beq.n	800bb3c <LSM6DSO16IS_0_Probe+0x88>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800bb34:	f06f 0306 	mvn.w	r3, #6
 800bb38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb3a:	e064      	b.n	800bc06 <LSM6DSO16IS_0_Probe+0x152>
  }
  else
  {
    (void)LSM6DSO16IS_GetCapabilities(&lsm6dso16is_obj_0, &cap);
 800bb3c:	f107 030c 	add.w	r3, r7, #12
 800bb40:	4619      	mov	r1, r3
 800bb42:	4839      	ldr	r0, [pc, #228]	@ (800bc28 <LSM6DSO16IS_0_Probe+0x174>)
 800bb44:	f7fa fd16 	bl	8006574 <LSM6DSO16IS_GetCapabilities>
    MotionCtx[IKS4A1_LSM6DSO16IS_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800bb48:	7b7b      	ldrb	r3, [r7, #13]
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	7b3b      	ldrb	r3, [r7, #12]
 800bb4e:	005b      	lsls	r3, r3, #1
 800bb50:	431a      	orrs	r2, r3
 800bb52:	7bbb      	ldrb	r3, [r7, #14]
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	4313      	orrs	r3, r2
 800bb58:	4a34      	ldr	r2, [pc, #208]	@ (800bc2c <LSM6DSO16IS_0_Probe+0x178>)
 800bb5a:	60d3      	str	r3, [r2, #12]

    MotionCompObj[IKS4A1_LSM6DSO16IS_0] = &lsm6dso16is_obj_0;
 800bb5c:	4b34      	ldr	r3, [pc, #208]	@ (800bc30 <LSM6DSO16IS_0_Probe+0x17c>)
 800bb5e:	4a32      	ldr	r2, [pc, #200]	@ (800bc28 <LSM6DSO16IS_0_Probe+0x174>)
 800bb60:	60da      	str	r2, [r3, #12]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS4A1_LSM6DSO16IS_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSO16IS_COMMON_Driver;
 800bb62:	4b34      	ldr	r3, [pc, #208]	@ (800bc34 <LSM6DSO16IS_0_Probe+0x180>)
 800bb64:	4a34      	ldr	r2, [pc, #208]	@ (800bc38 <LSM6DSO16IS_0_Probe+0x184>)
 800bb66:	60da      	str	r2, [r3, #12]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800bb68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d11e      	bne.n	800bbac <LSM6DSO16IS_0_Probe+0xf8>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f003 0301 	and.w	r3, r3, #1
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d019      	beq.n	800bbac <LSM6DSO16IS_0_Probe+0xf8>
 800bb78:	7b7b      	ldrb	r3, [r7, #13]
 800bb7a:	2b01      	cmp	r3, #1
 800bb7c:	d116      	bne.n	800bbac <LSM6DSO16IS_0_Probe+0xf8>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS4A1_LSM6DSO16IS_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800bb7e:	4b2f      	ldr	r3, [pc, #188]	@ (800bc3c <LSM6DSO16IS_0_Probe+0x188>)
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	4a2f      	ldr	r2, [pc, #188]	@ (800bc40 <LSM6DSO16IS_0_Probe+0x18c>)
 800bb84:	3309      	adds	r3, #9
 800bb86:	492f      	ldr	r1, [pc, #188]	@ (800bc44 <LSM6DSO16IS_0_Probe+0x190>)
 800bb88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                         void *)&LSM6DSO16IS_GYRO_Driver;

      if (MotionDrv[IKS4A1_LSM6DSO16IS_0]->Init(MotionCompObj[IKS4A1_LSM6DSO16IS_0]) != LSM6DSO16IS_OK)
 800bb8c:	4b29      	ldr	r3, [pc, #164]	@ (800bc34 <LSM6DSO16IS_0_Probe+0x180>)
 800bb8e:	68db      	ldr	r3, [r3, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	4a27      	ldr	r2, [pc, #156]	@ (800bc30 <LSM6DSO16IS_0_Probe+0x17c>)
 800bb94:	68d2      	ldr	r2, [r2, #12]
 800bb96:	4610      	mov	r0, r2
 800bb98:	4798      	blx	r3
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d003      	beq.n	800bba8 <LSM6DSO16IS_0_Probe+0xf4>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bba0:	f06f 0304 	mvn.w	r3, #4
 800bba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bba6:	e001      	b.n	800bbac <LSM6DSO16IS_0_Probe+0xf8>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800bbac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d11e      	bne.n	800bbf0 <LSM6DSO16IS_0_Probe+0x13c>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	f003 0302 	and.w	r3, r3, #2
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d019      	beq.n	800bbf0 <LSM6DSO16IS_0_Probe+0x13c>
 800bbbc:	7b3b      	ldrb	r3, [r7, #12]
 800bbbe:	2b01      	cmp	r3, #1
 800bbc0:	d116      	bne.n	800bbf0 <LSM6DSO16IS_0_Probe+0x13c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS4A1_LSM6DSO16IS_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800bbc2:	4b1e      	ldr	r3, [pc, #120]	@ (800bc3c <LSM6DSO16IS_0_Probe+0x188>)
 800bbc4:	689b      	ldr	r3, [r3, #8]
 800bbc6:	4a1e      	ldr	r2, [pc, #120]	@ (800bc40 <LSM6DSO16IS_0_Probe+0x18c>)
 800bbc8:	3309      	adds	r3, #9
 800bbca:	491f      	ldr	r1, [pc, #124]	@ (800bc48 <LSM6DSO16IS_0_Probe+0x194>)
 800bbcc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                             void *)&LSM6DSO16IS_ACC_Driver;

      if (MotionDrv[IKS4A1_LSM6DSO16IS_0]->Init(MotionCompObj[IKS4A1_LSM6DSO16IS_0]) != LSM6DSO16IS_OK)
 800bbd0:	4b18      	ldr	r3, [pc, #96]	@ (800bc34 <LSM6DSO16IS_0_Probe+0x180>)
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a16      	ldr	r2, [pc, #88]	@ (800bc30 <LSM6DSO16IS_0_Probe+0x17c>)
 800bbd8:	68d2      	ldr	r2, [r2, #12]
 800bbda:	4610      	mov	r0, r2
 800bbdc:	4798      	blx	r3
 800bbde:	4603      	mov	r3, r0
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d003      	beq.n	800bbec <LSM6DSO16IS_0_Probe+0x138>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bbe4:	f06f 0304 	mvn.w	r3, #4
 800bbe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbea:	e001      	b.n	800bbf0 <LSM6DSO16IS_0_Probe+0x13c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800bbec:	2300      	movs	r3, #0
 800bbee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800bbf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d107      	bne.n	800bc06 <LSM6DSO16IS_0_Probe+0x152>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f003 0304 	and.w	r3, r3, #4
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d002      	beq.n	800bc06 <LSM6DSO16IS_0_Probe+0x152>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800bc00:	f06f 0304 	mvn.w	r3, #4
 800bc04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  return ret;
 800bc06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3750      	adds	r7, #80	@ 0x50
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	0800241d 	.word	0x0800241d
 800bc14:	08002481 	.word	0x08002481
 800bc18:	08002535 	.word	0x08002535
 800bc1c:	080024d1 	.word	0x080024d1
 800bc20:	08002641 	.word	0x08002641
 800bc24:	0800c0ad 	.word	0x0800c0ad
 800bc28:	20000e04 	.word	0x20000e04
 800bc2c:	20000d4c 	.word	0x20000d4c
 800bc30:	20000cfc 	.word	0x20000cfc
 800bc34:	20000d3c 	.word	0x20000d3c
 800bc38:	200000a4 	.word	0x200000a4
 800bc3c:	200001f0 	.word	0x200001f0
 800bc40:	20000d0c 	.word	0x20000d0c
 800bc44:	200000d8 	.word	0x200000d8
 800bc48:	200000b4 	.word	0x200000b4

0800bc4c <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b082      	sub	sp, #8
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	4603      	mov	r3, r0
 800bc54:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 800bc56:	79fb      	ldrb	r3, [r7, #7]
 800bc58:	4a04      	ldr	r2, [pc, #16]	@ (800bc6c <BSP_LED_Init+0x20>)
 800bc5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc5e:	4798      	blx	r3
  return BSP_ERROR_NONE;
 800bc60:	2300      	movs	r3, #0
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3708      	adds	r7, #8
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	080173bc 	.word	0x080173bc

0800bc70 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b088      	sub	sp, #32
 800bc74:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc76:	2300      	movs	r3, #0
 800bc78:	60bb      	str	r3, [r7, #8]
 800bc7a:	4b1c      	ldr	r3, [pc, #112]	@ (800bcec <LED_USER_GPIO_Init+0x7c>)
 800bc7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc7e:	4a1b      	ldr	r2, [pc, #108]	@ (800bcec <LED_USER_GPIO_Init+0x7c>)
 800bc80:	f043 0301 	orr.w	r3, r3, #1
 800bc84:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc86:	4b19      	ldr	r3, [pc, #100]	@ (800bcec <LED_USER_GPIO_Init+0x7c>)
 800bc88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc8a:	f003 0301 	and.w	r3, r3, #1
 800bc8e:	60bb      	str	r3, [r7, #8]
 800bc90:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc92:	f107 030c 	add.w	r3, r7, #12
 800bc96:	2200      	movs	r2, #0
 800bc98:	601a      	str	r2, [r3, #0]
 800bc9a:	605a      	str	r2, [r3, #4]
 800bc9c:	609a      	str	r2, [r3, #8]
 800bc9e:	60da      	str	r2, [r3, #12]
 800bca0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bca2:	2300      	movs	r3, #0
 800bca4:	607b      	str	r3, [r7, #4]
 800bca6:	4b11      	ldr	r3, [pc, #68]	@ (800bcec <LED_USER_GPIO_Init+0x7c>)
 800bca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcaa:	4a10      	ldr	r2, [pc, #64]	@ (800bcec <LED_USER_GPIO_Init+0x7c>)
 800bcac:	f043 0301 	orr.w	r3, r3, #1
 800bcb0:	6313      	str	r3, [r2, #48]	@ 0x30
 800bcb2:	4b0e      	ldr	r3, [pc, #56]	@ (800bcec <LED_USER_GPIO_Init+0x7c>)
 800bcb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcb6:	f003 0301 	and.w	r3, r3, #1
 800bcba:	607b      	str	r3, [r7, #4]
 800bcbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	2120      	movs	r1, #32
 800bcc2:	480b      	ldr	r0, [pc, #44]	@ (800bcf0 <LED_USER_GPIO_Init+0x80>)
 800bcc4:	f001 f946 	bl	800cf54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 800bcc8:	2320      	movs	r3, #32
 800bcca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bccc:	2301      	movs	r3, #1
 800bcce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 800bcd8:	f107 030c 	add.w	r3, r7, #12
 800bcdc:	4619      	mov	r1, r3
 800bcde:	4804      	ldr	r0, [pc, #16]	@ (800bcf0 <LED_USER_GPIO_Init+0x80>)
 800bce0:	f000 feb8 	bl	800ca54 <HAL_GPIO_Init>

}
 800bce4:	bf00      	nop
 800bce6:	3720      	adds	r7, #32
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	40023800 	.word	0x40023800
 800bcf0:	40020000 	.word	0x40020000

0800bcf4 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b084      	sub	sp, #16
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	460a      	mov	r2, r1
 800bcfe:	71fb      	strb	r3, [r7, #7]
 800bd00:	4613      	mov	r3, r2
 800bd02:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800bd04:	2300      	movs	r3, #0
 800bd06:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 800bd08:	79fb      	ldrb	r3, [r7, #7]
 800bd0a:	4a1f      	ldr	r2, [pc, #124]	@ (800bd88 <BSP_PB_Init+0x94>)
 800bd0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd10:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 800bd12:	79bb      	ldrb	r3, [r7, #6]
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d132      	bne.n	800bd7e <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 800bd18:	79fb      	ldrb	r3, [r7, #7]
 800bd1a:	00db      	lsls	r3, r3, #3
 800bd1c:	4a1b      	ldr	r2, [pc, #108]	@ (800bd8c <BSP_PB_Init+0x98>)
 800bd1e:	441a      	add	r2, r3
 800bd20:	79fb      	ldrb	r3, [r7, #7]
 800bd22:	491b      	ldr	r1, [pc, #108]	@ (800bd90 <BSP_PB_Init+0x9c>)
 800bd24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800bd28:	4619      	mov	r1, r3
 800bd2a:	4610      	mov	r0, r2
 800bd2c:	f000 fe7e 	bl	800ca2c <HAL_EXTI_GetHandle>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d003      	beq.n	800bd3e <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800bd36:	f06f 0303 	mvn.w	r3, #3
 800bd3a:	60fb      	str	r3, [r7, #12]
 800bd3c:	e01f      	b.n	800bd7e <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 800bd3e:	79fb      	ldrb	r3, [r7, #7]
 800bd40:	00db      	lsls	r3, r3, #3
 800bd42:	4a12      	ldr	r2, [pc, #72]	@ (800bd8c <BSP_PB_Init+0x98>)
 800bd44:	1898      	adds	r0, r3, r2
 800bd46:	79fb      	ldrb	r3, [r7, #7]
 800bd48:	4a12      	ldr	r2, [pc, #72]	@ (800bd94 <BSP_PB_Init+0xa0>)
 800bd4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd4e:	461a      	mov	r2, r3
 800bd50:	2100      	movs	r1, #0
 800bd52:	f000 fe51 	bl	800c9f8 <HAL_EXTI_RegisterCallback>
 800bd56:	4603      	mov	r3, r0
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d003      	beq.n	800bd64 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800bd5c:	f06f 0303 	mvn.w	r3, #3
 800bd60:	60fb      	str	r3, [r7, #12]
 800bd62:	e00c      	b.n	800bd7e <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800bd64:	2028      	movs	r0, #40	@ 0x28
 800bd66:	79fb      	ldrb	r3, [r7, #7]
 800bd68:	4a0b      	ldr	r2, [pc, #44]	@ (800bd98 <BSP_PB_Init+0xa4>)
 800bd6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	4619      	mov	r1, r3
 800bd72:	f000 fa9a 	bl	800c2aa <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800bd76:	2328      	movs	r3, #40	@ 0x28
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f000 fab2 	bl	800c2e2 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	080173c0 	.word	0x080173c0
 800bd8c:	20000214 	.word	0x20000214
 800bd90:	080173c4 	.word	0x080173c4
 800bd94:	080173c8 	.word	0x080173c8
 800bd98:	080173cc 	.word	0x080173cc

0800bd9c <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b082      	sub	sp, #8
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	4603      	mov	r3, r0
 800bda4:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 800bda6:	79fb      	ldrb	r3, [r7, #7]
 800bda8:	4a09      	ldr	r2, [pc, #36]	@ (800bdd0 <BSP_PB_GetState+0x34>)
 800bdaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bdb2:	4611      	mov	r1, r2
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f001 f8b5 	bl	800cf24 <HAL_GPIO_ReadPin>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	bf0c      	ite	eq
 800bdc0:	2301      	moveq	r3, #1
 800bdc2:	2300      	movne	r3, #0
 800bdc4:	b2db      	uxtb	r3, r3
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3708      	adds	r7, #8
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	bf00      	nop
 800bdd0:	20000210 	.word	0x20000210

0800bdd4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800bdd8:	2000      	movs	r0, #0
 800bdda:	f005 fb49 	bl	8011470 <BSP_PB_Callback>
}
 800bdde:	bf00      	nop
 800bde0:	bd80      	pop	{r7, pc}
	...

0800bde4 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b088      	sub	sp, #32
 800bde8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bdea:	2300      	movs	r3, #0
 800bdec:	60bb      	str	r3, [r7, #8]
 800bdee:	4b1a      	ldr	r3, [pc, #104]	@ (800be58 <BUTTON_USER_GPIO_Init+0x74>)
 800bdf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdf2:	4a19      	ldr	r2, [pc, #100]	@ (800be58 <BUTTON_USER_GPIO_Init+0x74>)
 800bdf4:	f043 0304 	orr.w	r3, r3, #4
 800bdf8:	6313      	str	r3, [r2, #48]	@ 0x30
 800bdfa:	4b17      	ldr	r3, [pc, #92]	@ (800be58 <BUTTON_USER_GPIO_Init+0x74>)
 800bdfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdfe:	f003 0304 	and.w	r3, r3, #4
 800be02:	60bb      	str	r3, [r7, #8]
 800be04:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be06:	f107 030c 	add.w	r3, r7, #12
 800be0a:	2200      	movs	r2, #0
 800be0c:	601a      	str	r2, [r3, #0]
 800be0e:	605a      	str	r2, [r3, #4]
 800be10:	609a      	str	r2, [r3, #8]
 800be12:	60da      	str	r2, [r3, #12]
 800be14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800be16:	2300      	movs	r3, #0
 800be18:	607b      	str	r3, [r7, #4]
 800be1a:	4b0f      	ldr	r3, [pc, #60]	@ (800be58 <BUTTON_USER_GPIO_Init+0x74>)
 800be1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be1e:	4a0e      	ldr	r2, [pc, #56]	@ (800be58 <BUTTON_USER_GPIO_Init+0x74>)
 800be20:	f043 0304 	orr.w	r3, r3, #4
 800be24:	6313      	str	r3, [r2, #48]	@ 0x30
 800be26:	4b0c      	ldr	r3, [pc, #48]	@ (800be58 <BUTTON_USER_GPIO_Init+0x74>)
 800be28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be2a:	f003 0304 	and.w	r3, r3, #4
 800be2e:	607b      	str	r3, [r7, #4]
 800be30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 800be32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800be36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800be38:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800be3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be3e:	2300      	movs	r3, #0
 800be40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 800be42:	f107 030c 	add.w	r3, r7, #12
 800be46:	4619      	mov	r1, r3
 800be48:	4804      	ldr	r0, [pc, #16]	@ (800be5c <BUTTON_USER_GPIO_Init+0x78>)
 800be4a:	f000 fe03 	bl	800ca54 <HAL_GPIO_Init>

}
 800be4e:	bf00      	nop
 800be50:	3720      	adds	r7, #32
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	40023800 	.word	0x40023800
 800be5c:	40020800 	.word	0x40020800

0800be60 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	4603      	mov	r3, r0
 800be68:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800be6a:	2300      	movs	r3, #0
 800be6c:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 800be6e:	79fb      	ldrb	r3, [r7, #7]
 800be70:	2b01      	cmp	r3, #1
 800be72:	d903      	bls.n	800be7c <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800be74:	f06f 0301 	mvn.w	r3, #1
 800be78:	60fb      	str	r3, [r7, #12]
 800be7a:	e025      	b.n	800bec8 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 800be7c:	79fb      	ldrb	r3, [r7, #7]
 800be7e:	79fa      	ldrb	r2, [r7, #7]
 800be80:	4914      	ldr	r1, [pc, #80]	@ (800bed4 <BSP_COM_Init+0x74>)
 800be82:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800be86:	4814      	ldr	r0, [pc, #80]	@ (800bed8 <BSP_COM_Init+0x78>)
 800be88:	4613      	mov	r3, r2
 800be8a:	00db      	lsls	r3, r3, #3
 800be8c:	4413      	add	r3, r2
 800be8e:	00db      	lsls	r3, r3, #3
 800be90:	4403      	add	r3, r0
 800be92:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 800be94:	79fa      	ldrb	r2, [r7, #7]
 800be96:	4613      	mov	r3, r2
 800be98:	00db      	lsls	r3, r3, #3
 800be9a:	4413      	add	r3, r2
 800be9c:	00db      	lsls	r3, r3, #3
 800be9e:	4a0e      	ldr	r2, [pc, #56]	@ (800bed8 <BSP_COM_Init+0x78>)
 800bea0:	4413      	add	r3, r2
 800bea2:	4618      	mov	r0, r3
 800bea4:	f000 f848 	bl	800bf38 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 800bea8:	79fa      	ldrb	r2, [r7, #7]
 800beaa:	4613      	mov	r3, r2
 800beac:	00db      	lsls	r3, r3, #3
 800beae:	4413      	add	r3, r2
 800beb0:	00db      	lsls	r3, r3, #3
 800beb2:	4a09      	ldr	r2, [pc, #36]	@ (800bed8 <BSP_COM_Init+0x78>)
 800beb4:	4413      	add	r3, r2
 800beb6:	4618      	mov	r0, r3
 800beb8:	f000 f810 	bl	800bedc <MX_USART2_UART_Init>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d002      	beq.n	800bec8 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800bec2:	f06f 0303 	mvn.w	r3, #3
 800bec6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800bec8:	68fb      	ldr	r3, [r7, #12]
}
 800beca:	4618      	mov	r0, r3
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	2000021c 	.word	0x2000021c
 800bed8:	20000e3c 	.word	0x20000e3c

0800bedc <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b084      	sub	sp, #16
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800bee4:	2300      	movs	r3, #0
 800bee6:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	4a12      	ldr	r2, [pc, #72]	@ (800bf34 <MX_USART2_UART_Init+0x58>)
 800beec:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800bef4:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2200      	movs	r2, #0
 800befa:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2200      	movs	r2, #0
 800bf06:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	220c      	movs	r2, #12
 800bf0c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2200      	movs	r2, #0
 800bf12:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2200      	movs	r2, #0
 800bf18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(huart) != HAL_OK)
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f004 fdd4 	bl	8010ac8 <HAL_UART_Init>
 800bf20:	4603      	mov	r3, r0
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d001      	beq.n	800bf2a <MX_USART2_UART_Init+0x4e>
  {
    ret = HAL_ERROR;
 800bf26:	2301      	movs	r3, #1
 800bf28:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bf2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3710      	adds	r7, #16
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}
 800bf34:	40004400 	.word	0x40004400

0800bf38 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b08a      	sub	sp, #40	@ 0x28
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 800bf40:	2300      	movs	r3, #0
 800bf42:	613b      	str	r3, [r7, #16]
 800bf44:	4b1e      	ldr	r3, [pc, #120]	@ (800bfc0 <USART2_MspInit+0x88>)
 800bf46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf48:	4a1d      	ldr	r2, [pc, #116]	@ (800bfc0 <USART2_MspInit+0x88>)
 800bf4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf4e:	6413      	str	r3, [r2, #64]	@ 0x40
 800bf50:	4b1b      	ldr	r3, [pc, #108]	@ (800bfc0 <USART2_MspInit+0x88>)
 800bf52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf58:	613b      	str	r3, [r7, #16]
 800bf5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	60fb      	str	r3, [r7, #12]
 800bf60:	4b17      	ldr	r3, [pc, #92]	@ (800bfc0 <USART2_MspInit+0x88>)
 800bf62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf64:	4a16      	ldr	r2, [pc, #88]	@ (800bfc0 <USART2_MspInit+0x88>)
 800bf66:	f043 0301 	orr.w	r3, r3, #1
 800bf6a:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf6c:	4b14      	ldr	r3, [pc, #80]	@ (800bfc0 <USART2_MspInit+0x88>)
 800bf6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf70:	f003 0301 	and.w	r3, r3, #1
 800bf74:	60fb      	str	r3, [r7, #12]
 800bf76:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 800bf78:	2304      	movs	r3, #4
 800bf7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf7c:	2302      	movs	r3, #2
 800bf7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf80:	2300      	movs	r3, #0
 800bf82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf84:	2300      	movs	r3, #0
 800bf86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 800bf88:	2307      	movs	r3, #7
 800bf8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 800bf8c:	f107 0314 	add.w	r3, r7, #20
 800bf90:	4619      	mov	r1, r3
 800bf92:	480c      	ldr	r0, [pc, #48]	@ (800bfc4 <USART2_MspInit+0x8c>)
 800bf94:	f000 fd5e 	bl	800ca54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 800bf98:	2308      	movs	r3, #8
 800bf9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf9c:	2302      	movs	r3, #2
 800bf9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 800bfa8:	2307      	movs	r3, #7
 800bfaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 800bfac:	f107 0314 	add.w	r3, r7, #20
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	4804      	ldr	r0, [pc, #16]	@ (800bfc4 <USART2_MspInit+0x8c>)
 800bfb4:	f000 fd4e 	bl	800ca54 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 800bfb8:	bf00      	nop
 800bfba:	3728      	adds	r7, #40	@ 0x28
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}
 800bfc0:	40023800 	.word	0x40023800
 800bfc4:	40020000 	.word	0x40020000

0800bfc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800bfcc:	4b0e      	ldr	r3, [pc, #56]	@ (800c008 <HAL_Init+0x40>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4a0d      	ldr	r2, [pc, #52]	@ (800c008 <HAL_Init+0x40>)
 800bfd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bfd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800bfd8:	4b0b      	ldr	r3, [pc, #44]	@ (800c008 <HAL_Init+0x40>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	4a0a      	ldr	r2, [pc, #40]	@ (800c008 <HAL_Init+0x40>)
 800bfde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bfe2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800bfe4:	4b08      	ldr	r3, [pc, #32]	@ (800c008 <HAL_Init+0x40>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	4a07      	ldr	r2, [pc, #28]	@ (800c008 <HAL_Init+0x40>)
 800bfea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bfee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800bff0:	2003      	movs	r0, #3
 800bff2:	f000 f94f 	bl	800c294 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800bff6:	2000      	movs	r0, #0
 800bff8:	f000 f808 	bl	800c00c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800bffc:	f7f6 f8b2 	bl	8002164 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800c000:	2300      	movs	r3, #0
}
 800c002:	4618      	mov	r0, r3
 800c004:	bd80      	pop	{r7, pc}
 800c006:	bf00      	nop
 800c008:	40023c00 	.word	0x40023c00

0800c00c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b082      	sub	sp, #8
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800c014:	4b12      	ldr	r3, [pc, #72]	@ (800c060 <HAL_InitTick+0x54>)
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	4b12      	ldr	r3, [pc, #72]	@ (800c064 <HAL_InitTick+0x58>)
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	4619      	mov	r1, r3
 800c01e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c022:	fbb3 f3f1 	udiv	r3, r3, r1
 800c026:	fbb2 f3f3 	udiv	r3, r2, r3
 800c02a:	4618      	mov	r0, r3
 800c02c:	f000 f967 	bl	800c2fe <HAL_SYSTICK_Config>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d001      	beq.n	800c03a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800c036:	2301      	movs	r3, #1
 800c038:	e00e      	b.n	800c058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2b0f      	cmp	r3, #15
 800c03e:	d80a      	bhi.n	800c056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800c040:	2200      	movs	r2, #0
 800c042:	6879      	ldr	r1, [r7, #4]
 800c044:	f04f 30ff 	mov.w	r0, #4294967295
 800c048:	f000 f92f 	bl	800c2aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800c04c:	4a06      	ldr	r2, [pc, #24]	@ (800c068 <HAL_InitTick+0x5c>)
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800c052:	2300      	movs	r3, #0
 800c054:	e000      	b.n	800c058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800c056:	2301      	movs	r3, #1
}
 800c058:	4618      	mov	r0, r3
 800c05a:	3708      	adds	r7, #8
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}
 800c060:	20000000 	.word	0x20000000
 800c064:	20000224 	.word	0x20000224
 800c068:	20000220 	.word	0x20000220

0800c06c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800c06c:	b480      	push	{r7}
 800c06e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800c070:	4b06      	ldr	r3, [pc, #24]	@ (800c08c <HAL_IncTick+0x20>)
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	461a      	mov	r2, r3
 800c076:	4b06      	ldr	r3, [pc, #24]	@ (800c090 <HAL_IncTick+0x24>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	4413      	add	r3, r2
 800c07c:	4a04      	ldr	r2, [pc, #16]	@ (800c090 <HAL_IncTick+0x24>)
 800c07e:	6013      	str	r3, [r2, #0]
}
 800c080:	bf00      	nop
 800c082:	46bd      	mov	sp, r7
 800c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c088:	4770      	bx	lr
 800c08a:	bf00      	nop
 800c08c:	20000224 	.word	0x20000224
 800c090:	20000e84 	.word	0x20000e84

0800c094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800c094:	b480      	push	{r7}
 800c096:	af00      	add	r7, sp, #0
  return uwTick;
 800c098:	4b03      	ldr	r3, [pc, #12]	@ (800c0a8 <HAL_GetTick+0x14>)
 800c09a:	681b      	ldr	r3, [r3, #0]
}
 800c09c:	4618      	mov	r0, r3
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr
 800c0a6:	bf00      	nop
 800c0a8:	20000e84 	.word	0x20000e84

0800c0ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b084      	sub	sp, #16
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800c0b4:	f7ff ffee 	bl	800c094 <HAL_GetTick>
 800c0b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0c4:	d005      	beq.n	800c0d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800c0c6:	4b0a      	ldr	r3, [pc, #40]	@ (800c0f0 <HAL_Delay+0x44>)
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	4413      	add	r3, r2
 800c0d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800c0d2:	bf00      	nop
 800c0d4:	f7ff ffde 	bl	800c094 <HAL_GetTick>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	68fa      	ldr	r2, [r7, #12]
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d8f7      	bhi.n	800c0d4 <HAL_Delay+0x28>
  {
  }
}
 800c0e4:	bf00      	nop
 800c0e6:	bf00      	nop
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	20000224 	.word	0x20000224

0800c0f4 <__NVIC_SetPriorityGrouping>:
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b085      	sub	sp, #20
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f003 0307 	and.w	r3, r3, #7
 800c102:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c104:	4b0c      	ldr	r3, [pc, #48]	@ (800c138 <__NVIC_SetPriorityGrouping+0x44>)
 800c106:	68db      	ldr	r3, [r3, #12]
 800c108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c10a:	68ba      	ldr	r2, [r7, #8]
 800c10c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c110:	4013      	ands	r3, r2
 800c112:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c11c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c126:	4a04      	ldr	r2, [pc, #16]	@ (800c138 <__NVIC_SetPriorityGrouping+0x44>)
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	60d3      	str	r3, [r2, #12]
}
 800c12c:	bf00      	nop
 800c12e:	3714      	adds	r7, #20
 800c130:	46bd      	mov	sp, r7
 800c132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c136:	4770      	bx	lr
 800c138:	e000ed00 	.word	0xe000ed00

0800c13c <__NVIC_GetPriorityGrouping>:
{
 800c13c:	b480      	push	{r7}
 800c13e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c140:	4b04      	ldr	r3, [pc, #16]	@ (800c154 <__NVIC_GetPriorityGrouping+0x18>)
 800c142:	68db      	ldr	r3, [r3, #12]
 800c144:	0a1b      	lsrs	r3, r3, #8
 800c146:	f003 0307 	and.w	r3, r3, #7
}
 800c14a:	4618      	mov	r0, r3
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr
 800c154:	e000ed00 	.word	0xe000ed00

0800c158 <__NVIC_EnableIRQ>:
{
 800c158:	b480      	push	{r7}
 800c15a:	b083      	sub	sp, #12
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	4603      	mov	r3, r0
 800c160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c166:	2b00      	cmp	r3, #0
 800c168:	db0b      	blt.n	800c182 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c16a:	79fb      	ldrb	r3, [r7, #7]
 800c16c:	f003 021f 	and.w	r2, r3, #31
 800c170:	4907      	ldr	r1, [pc, #28]	@ (800c190 <__NVIC_EnableIRQ+0x38>)
 800c172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c176:	095b      	lsrs	r3, r3, #5
 800c178:	2001      	movs	r0, #1
 800c17a:	fa00 f202 	lsl.w	r2, r0, r2
 800c17e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800c182:	bf00      	nop
 800c184:	370c      	adds	r7, #12
 800c186:	46bd      	mov	sp, r7
 800c188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18c:	4770      	bx	lr
 800c18e:	bf00      	nop
 800c190:	e000e100 	.word	0xe000e100

0800c194 <__NVIC_SetPriority>:
{
 800c194:	b480      	push	{r7}
 800c196:	b083      	sub	sp, #12
 800c198:	af00      	add	r7, sp, #0
 800c19a:	4603      	mov	r3, r0
 800c19c:	6039      	str	r1, [r7, #0]
 800c19e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c1a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	db0a      	blt.n	800c1be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	b2da      	uxtb	r2, r3
 800c1ac:	490c      	ldr	r1, [pc, #48]	@ (800c1e0 <__NVIC_SetPriority+0x4c>)
 800c1ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c1b2:	0112      	lsls	r2, r2, #4
 800c1b4:	b2d2      	uxtb	r2, r2
 800c1b6:	440b      	add	r3, r1
 800c1b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c1bc:	e00a      	b.n	800c1d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	b2da      	uxtb	r2, r3
 800c1c2:	4908      	ldr	r1, [pc, #32]	@ (800c1e4 <__NVIC_SetPriority+0x50>)
 800c1c4:	79fb      	ldrb	r3, [r7, #7]
 800c1c6:	f003 030f 	and.w	r3, r3, #15
 800c1ca:	3b04      	subs	r3, #4
 800c1cc:	0112      	lsls	r2, r2, #4
 800c1ce:	b2d2      	uxtb	r2, r2
 800c1d0:	440b      	add	r3, r1
 800c1d2:	761a      	strb	r2, [r3, #24]
}
 800c1d4:	bf00      	nop
 800c1d6:	370c      	adds	r7, #12
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr
 800c1e0:	e000e100 	.word	0xe000e100
 800c1e4:	e000ed00 	.word	0xe000ed00

0800c1e8 <NVIC_EncodePriority>:
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b089      	sub	sp, #36	@ 0x24
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	60f8      	str	r0, [r7, #12]
 800c1f0:	60b9      	str	r1, [r7, #8]
 800c1f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f003 0307 	and.w	r3, r3, #7
 800c1fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c1fc:	69fb      	ldr	r3, [r7, #28]
 800c1fe:	f1c3 0307 	rsb	r3, r3, #7
 800c202:	2b04      	cmp	r3, #4
 800c204:	bf28      	it	cs
 800c206:	2304      	movcs	r3, #4
 800c208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c20a:	69fb      	ldr	r3, [r7, #28]
 800c20c:	3304      	adds	r3, #4
 800c20e:	2b06      	cmp	r3, #6
 800c210:	d902      	bls.n	800c218 <NVIC_EncodePriority+0x30>
 800c212:	69fb      	ldr	r3, [r7, #28]
 800c214:	3b03      	subs	r3, #3
 800c216:	e000      	b.n	800c21a <NVIC_EncodePriority+0x32>
 800c218:	2300      	movs	r3, #0
 800c21a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c21c:	f04f 32ff 	mov.w	r2, #4294967295
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	fa02 f303 	lsl.w	r3, r2, r3
 800c226:	43da      	mvns	r2, r3
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	401a      	ands	r2, r3
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c230:	f04f 31ff 	mov.w	r1, #4294967295
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	fa01 f303 	lsl.w	r3, r1, r3
 800c23a:	43d9      	mvns	r1, r3
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c240:	4313      	orrs	r3, r2
}
 800c242:	4618      	mov	r0, r3
 800c244:	3724      	adds	r7, #36	@ 0x24
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr
	...

0800c250 <SysTick_Config>:
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b082      	sub	sp, #8
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	3b01      	subs	r3, #1
 800c25c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c260:	d301      	bcc.n	800c266 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800c262:	2301      	movs	r3, #1
 800c264:	e00f      	b.n	800c286 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c266:	4a0a      	ldr	r2, [pc, #40]	@ (800c290 <SysTick_Config+0x40>)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	3b01      	subs	r3, #1
 800c26c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c26e:	210f      	movs	r1, #15
 800c270:	f04f 30ff 	mov.w	r0, #4294967295
 800c274:	f7ff ff8e 	bl	800c194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c278:	4b05      	ldr	r3, [pc, #20]	@ (800c290 <SysTick_Config+0x40>)
 800c27a:	2200      	movs	r2, #0
 800c27c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c27e:	4b04      	ldr	r3, [pc, #16]	@ (800c290 <SysTick_Config+0x40>)
 800c280:	2207      	movs	r2, #7
 800c282:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800c284:	2300      	movs	r3, #0
}
 800c286:	4618      	mov	r0, r3
 800c288:	3708      	adds	r7, #8
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
 800c28e:	bf00      	nop
 800c290:	e000e010 	.word	0xe000e010

0800c294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b082      	sub	sp, #8
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f7ff ff29 	bl	800c0f4 <__NVIC_SetPriorityGrouping>
}
 800c2a2:	bf00      	nop
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}

0800c2aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800c2aa:	b580      	push	{r7, lr}
 800c2ac:	b086      	sub	sp, #24
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	60b9      	str	r1, [r7, #8]
 800c2b4:	607a      	str	r2, [r7, #4]
 800c2b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800c2bc:	f7ff ff3e 	bl	800c13c <__NVIC_GetPriorityGrouping>
 800c2c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	68b9      	ldr	r1, [r7, #8]
 800c2c6:	6978      	ldr	r0, [r7, #20]
 800c2c8:	f7ff ff8e 	bl	800c1e8 <NVIC_EncodePriority>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2d2:	4611      	mov	r1, r2
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	f7ff ff5d 	bl	800c194 <__NVIC_SetPriority>
}
 800c2da:	bf00      	nop
 800c2dc:	3718      	adds	r7, #24
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}

0800c2e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c2e2:	b580      	push	{r7, lr}
 800c2e4:	b082      	sub	sp, #8
 800c2e6:	af00      	add	r7, sp, #0
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c2ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7ff ff31 	bl	800c158 <__NVIC_EnableIRQ>
}
 800c2f6:	bf00      	nop
 800c2f8:	3708      	adds	r7, #8
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c2fe:	b580      	push	{r7, lr}
 800c300:	b082      	sub	sp, #8
 800c302:	af00      	add	r7, sp, #0
 800c304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c306:	6878      	ldr	r0, [r7, #4]
 800c308:	f7ff ffa2 	bl	800c250 <SysTick_Config>
 800c30c:	4603      	mov	r3, r0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3708      	adds	r7, #8
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}
	...

0800c318 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b086      	sub	sp, #24
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800c320:	2300      	movs	r3, #0
 800c322:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800c324:	f7ff feb6 	bl	800c094 <HAL_GetTick>
 800c328:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d101      	bne.n	800c334 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800c330:	2301      	movs	r3, #1
 800c332:	e099      	b.n	800c468 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2202      	movs	r2, #2
 800c338:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f022 0201 	bic.w	r2, r2, #1
 800c352:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c354:	e00f      	b.n	800c376 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c356:	f7ff fe9d 	bl	800c094 <HAL_GetTick>
 800c35a:	4602      	mov	r2, r0
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	1ad3      	subs	r3, r2, r3
 800c360:	2b05      	cmp	r3, #5
 800c362:	d908      	bls.n	800c376 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2220      	movs	r2, #32
 800c368:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2203      	movs	r2, #3
 800c36e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800c372:	2303      	movs	r3, #3
 800c374:	e078      	b.n	800c468 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f003 0301 	and.w	r3, r3, #1
 800c380:	2b00      	cmp	r3, #0
 800c382:	d1e8      	bne.n	800c356 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800c38c:	697a      	ldr	r2, [r7, #20]
 800c38e:	4b38      	ldr	r3, [pc, #224]	@ (800c470 <HAL_DMA_Init+0x158>)
 800c390:	4013      	ands	r3, r2
 800c392:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	685a      	ldr	r2, [r3, #4]
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c3a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	691b      	ldr	r3, [r3, #16]
 800c3a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c3ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	699b      	ldr	r3, [r3, #24]
 800c3b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c3ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	6a1b      	ldr	r3, [r3, #32]
 800c3c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c3c2:	697a      	ldr	r2, [r7, #20]
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3cc:	2b04      	cmp	r3, #4
 800c3ce:	d107      	bne.n	800c3e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	697a      	ldr	r2, [r7, #20]
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	697a      	ldr	r2, [r7, #20]
 800c3e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	695b      	ldr	r3, [r3, #20]
 800c3ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	f023 0307 	bic.w	r3, r3, #7
 800c3f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3fc:	697a      	ldr	r2, [r7, #20]
 800c3fe:	4313      	orrs	r3, r2
 800c400:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c406:	2b04      	cmp	r3, #4
 800c408:	d117      	bne.n	800c43a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c40e:	697a      	ldr	r2, [r7, #20]
 800c410:	4313      	orrs	r3, r2
 800c412:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d00e      	beq.n	800c43a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f000 fa6f 	bl	800c900 <DMA_CheckFifoParam>
 800c422:	4603      	mov	r3, r0
 800c424:	2b00      	cmp	r3, #0
 800c426:	d008      	beq.n	800c43a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2240      	movs	r2, #64	@ 0x40
 800c42c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	2201      	movs	r2, #1
 800c432:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800c436:	2301      	movs	r3, #1
 800c438:	e016      	b.n	800c468 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	697a      	ldr	r2, [r7, #20]
 800c440:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 fa26 	bl	800c894 <DMA_CalcBaseAndBitshift>
 800c448:	4603      	mov	r3, r0
 800c44a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c450:	223f      	movs	r2, #63	@ 0x3f
 800c452:	409a      	lsls	r2, r3
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2200      	movs	r2, #0
 800c45c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2201      	movs	r2, #1
 800c462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800c466:	2300      	movs	r3, #0
}
 800c468:	4618      	mov	r0, r3
 800c46a:	3718      	adds	r7, #24
 800c46c:	46bd      	mov	sp, r7
 800c46e:	bd80      	pop	{r7, pc}
 800c470:	f010803f 	.word	0xf010803f

0800c474 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b086      	sub	sp, #24
 800c478:	af00      	add	r7, sp, #0
 800c47a:	60f8      	str	r0, [r7, #12]
 800c47c:	60b9      	str	r1, [r7, #8]
 800c47e:	607a      	str	r2, [r7, #4]
 800c480:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c482:	2300      	movs	r3, #0
 800c484:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c48a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c492:	2b01      	cmp	r3, #1
 800c494:	d101      	bne.n	800c49a <HAL_DMA_Start_IT+0x26>
 800c496:	2302      	movs	r3, #2
 800c498:	e040      	b.n	800c51c <HAL_DMA_Start_IT+0xa8>
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	2201      	movs	r2, #1
 800c49e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c4a8:	b2db      	uxtb	r3, r3
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d12f      	bne.n	800c50e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	2202      	movs	r2, #2
 800c4b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	687a      	ldr	r2, [r7, #4]
 800c4c0:	68b9      	ldr	r1, [r7, #8]
 800c4c2:	68f8      	ldr	r0, [r7, #12]
 800c4c4:	f000 f9b8 	bl	800c838 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4cc:	223f      	movs	r2, #63	@ 0x3f
 800c4ce:	409a      	lsls	r2, r3
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	681a      	ldr	r2, [r3, #0]
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f042 0216 	orr.w	r2, r2, #22
 800c4e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d007      	beq.n	800c4fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	681a      	ldr	r2, [r3, #0]
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f042 0208 	orr.w	r2, r2, #8
 800c4fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	681a      	ldr	r2, [r3, #0]
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f042 0201 	orr.w	r2, r2, #1
 800c50a:	601a      	str	r2, [r3, #0]
 800c50c:	e005      	b.n	800c51a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2200      	movs	r2, #0
 800c512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800c516:	2302      	movs	r3, #2
 800c518:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800c51a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3718      	adds	r7, #24
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}

0800c524 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b086      	sub	sp, #24
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800c52c:	2300      	movs	r3, #0
 800c52e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800c530:	4b8e      	ldr	r3, [pc, #568]	@ (800c76c <HAL_DMA_IRQHandler+0x248>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	4a8e      	ldr	r2, [pc, #568]	@ (800c770 <HAL_DMA_IRQHandler+0x24c>)
 800c536:	fba2 2303 	umull	r2, r3, r2, r3
 800c53a:	0a9b      	lsrs	r3, r3, #10
 800c53c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c542:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c54e:	2208      	movs	r2, #8
 800c550:	409a      	lsls	r2, r3
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	4013      	ands	r3, r2
 800c556:	2b00      	cmp	r3, #0
 800c558:	d01a      	beq.n	800c590 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f003 0304 	and.w	r3, r3, #4
 800c564:	2b00      	cmp	r3, #0
 800c566:	d013      	beq.n	800c590 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f022 0204 	bic.w	r2, r2, #4
 800c576:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c57c:	2208      	movs	r2, #8
 800c57e:	409a      	lsls	r2, r3
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c588:	f043 0201 	orr.w	r2, r3, #1
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c594:	2201      	movs	r2, #1
 800c596:	409a      	lsls	r2, r3
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	4013      	ands	r3, r2
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d012      	beq.n	800c5c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	695b      	ldr	r3, [r3, #20]
 800c5a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d00b      	beq.n	800c5c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	409a      	lsls	r2, r3
 800c5b6:	693b      	ldr	r3, [r7, #16]
 800c5b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5be:	f043 0202 	orr.w	r2, r3, #2
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5ca:	2204      	movs	r2, #4
 800c5cc:	409a      	lsls	r2, r3
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	4013      	ands	r3, r2
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d012      	beq.n	800c5fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f003 0302 	and.w	r3, r3, #2
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d00b      	beq.n	800c5fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5e8:	2204      	movs	r2, #4
 800c5ea:	409a      	lsls	r2, r3
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5f4:	f043 0204 	orr.w	r2, r3, #4
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c600:	2210      	movs	r2, #16
 800c602:	409a      	lsls	r2, r3
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	4013      	ands	r3, r2
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d043      	beq.n	800c694 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f003 0308 	and.w	r3, r3, #8
 800c616:	2b00      	cmp	r3, #0
 800c618:	d03c      	beq.n	800c694 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c61e:	2210      	movs	r2, #16
 800c620:	409a      	lsls	r2, r3
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c630:	2b00      	cmp	r3, #0
 800c632:	d018      	beq.n	800c666 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d108      	bne.n	800c654 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c646:	2b00      	cmp	r3, #0
 800c648:	d024      	beq.n	800c694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	4798      	blx	r3
 800c652:	e01f      	b.n	800c694 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d01b      	beq.n	800c694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	4798      	blx	r3
 800c664:	e016      	b.n	800c694 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c670:	2b00      	cmp	r3, #0
 800c672:	d107      	bne.n	800c684 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	681a      	ldr	r2, [r3, #0]
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	f022 0208 	bic.w	r2, r2, #8
 800c682:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d003      	beq.n	800c694 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c690:	6878      	ldr	r0, [r7, #4]
 800c692:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c698:	2220      	movs	r2, #32
 800c69a:	409a      	lsls	r2, r3
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	4013      	ands	r3, r2
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	f000 808f 	beq.w	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f003 0310 	and.w	r3, r3, #16
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f000 8087 	beq.w	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6ba:	2220      	movs	r2, #32
 800c6bc:	409a      	lsls	r2, r3
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c6c8:	b2db      	uxtb	r3, r3
 800c6ca:	2b05      	cmp	r3, #5
 800c6cc:	d136      	bne.n	800c73c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	681a      	ldr	r2, [r3, #0]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f022 0216 	bic.w	r2, r2, #22
 800c6dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	695a      	ldr	r2, [r3, #20]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c6ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d103      	bne.n	800c6fe <HAL_DMA_IRQHandler+0x1da>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d007      	beq.n	800c70e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	681a      	ldr	r2, [r3, #0]
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	f022 0208 	bic.w	r2, r2, #8
 800c70c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c712:	223f      	movs	r2, #63	@ 0x3f
 800c714:	409a      	lsls	r2, r3
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2201      	movs	r2, #1
 800c71e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2200      	movs	r2, #0
 800c726:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d07e      	beq.n	800c830 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	4798      	blx	r3
        }
        return;
 800c73a:	e079      	b.n	800c830 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c746:	2b00      	cmp	r3, #0
 800c748:	d01d      	beq.n	800c786 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c754:	2b00      	cmp	r3, #0
 800c756:	d10d      	bne.n	800c774 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d031      	beq.n	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	4798      	blx	r3
 800c768:	e02c      	b.n	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
 800c76a:	bf00      	nop
 800c76c:	20000000 	.word	0x20000000
 800c770:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d023      	beq.n	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	4798      	blx	r3
 800c784:	e01e      	b.n	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c790:	2b00      	cmp	r3, #0
 800c792:	d10f      	bne.n	800c7b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	681a      	ldr	r2, [r3, #0]
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f022 0210 	bic.w	r2, r2, #16
 800c7a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2201      	movs	r2, #1
 800c7a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d003      	beq.n	800c7c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d032      	beq.n	800c832 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7d0:	f003 0301 	and.w	r3, r3, #1
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d022      	beq.n	800c81e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2205      	movs	r2, #5
 800c7dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	681a      	ldr	r2, [r3, #0]
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f022 0201 	bic.w	r2, r2, #1
 800c7ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	3301      	adds	r3, #1
 800c7f4:	60bb      	str	r3, [r7, #8]
 800c7f6:	697a      	ldr	r2, [r7, #20]
 800c7f8:	429a      	cmp	r2, r3
 800c7fa:	d307      	bcc.n	800c80c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	f003 0301 	and.w	r3, r3, #1
 800c806:	2b00      	cmp	r3, #0
 800c808:	d1f2      	bne.n	800c7f0 <HAL_DMA_IRQHandler+0x2cc>
 800c80a:	e000      	b.n	800c80e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800c80c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	2201      	movs	r2, #1
 800c812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2200      	movs	r2, #0
 800c81a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c822:	2b00      	cmp	r3, #0
 800c824:	d005      	beq.n	800c832 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	4798      	blx	r3
 800c82e:	e000      	b.n	800c832 <HAL_DMA_IRQHandler+0x30e>
        return;
 800c830:	bf00      	nop
    }
  }
}
 800c832:	3718      	adds	r7, #24
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}

0800c838 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c838:	b480      	push	{r7}
 800c83a:	b085      	sub	sp, #20
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	60f8      	str	r0, [r7, #12]
 800c840:	60b9      	str	r1, [r7, #8]
 800c842:	607a      	str	r2, [r7, #4]
 800c844:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	681a      	ldr	r2, [r3, #0]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c854:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	683a      	ldr	r2, [r7, #0]
 800c85c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	2b40      	cmp	r3, #64	@ 0x40
 800c864:	d108      	bne.n	800c878 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	687a      	ldr	r2, [r7, #4]
 800c86c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	68ba      	ldr	r2, [r7, #8]
 800c874:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800c876:	e007      	b.n	800c888 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	68ba      	ldr	r2, [r7, #8]
 800c87e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	687a      	ldr	r2, [r7, #4]
 800c886:	60da      	str	r2, [r3, #12]
}
 800c888:	bf00      	nop
 800c88a:	3714      	adds	r7, #20
 800c88c:	46bd      	mov	sp, r7
 800c88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c892:	4770      	bx	lr

0800c894 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800c894:	b480      	push	{r7}
 800c896:	b085      	sub	sp, #20
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	3b10      	subs	r3, #16
 800c8a4:	4a14      	ldr	r2, [pc, #80]	@ (800c8f8 <DMA_CalcBaseAndBitshift+0x64>)
 800c8a6:	fba2 2303 	umull	r2, r3, r2, r3
 800c8aa:	091b      	lsrs	r3, r3, #4
 800c8ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800c8ae:	4a13      	ldr	r2, [pc, #76]	@ (800c8fc <DMA_CalcBaseAndBitshift+0x68>)
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	4413      	add	r3, r2
 800c8b4:	781b      	ldrb	r3, [r3, #0]
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2b03      	cmp	r3, #3
 800c8c0:	d909      	bls.n	800c8d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800c8ca:	f023 0303 	bic.w	r3, r3, #3
 800c8ce:	1d1a      	adds	r2, r3, #4
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	659a      	str	r2, [r3, #88]	@ 0x58
 800c8d4:	e007      	b.n	800c8e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800c8de:	f023 0303 	bic.w	r3, r3, #3
 800c8e2:	687a      	ldr	r2, [r7, #4]
 800c8e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3714      	adds	r7, #20
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f4:	4770      	bx	lr
 800c8f6:	bf00      	nop
 800c8f8:	aaaaaaab 	.word	0xaaaaaaab
 800c8fc:	080173d0 	.word	0x080173d0

0800c900 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800c900:	b480      	push	{r7}
 800c902:	b085      	sub	sp, #20
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c908:	2300      	movs	r3, #0
 800c90a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c910:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	699b      	ldr	r3, [r3, #24]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d11f      	bne.n	800c95a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	2b03      	cmp	r3, #3
 800c91e:	d856      	bhi.n	800c9ce <DMA_CheckFifoParam+0xce>
 800c920:	a201      	add	r2, pc, #4	@ (adr r2, 800c928 <DMA_CheckFifoParam+0x28>)
 800c922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c926:	bf00      	nop
 800c928:	0800c939 	.word	0x0800c939
 800c92c:	0800c94b 	.word	0x0800c94b
 800c930:	0800c939 	.word	0x0800c939
 800c934:	0800c9cf 	.word	0x0800c9cf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c93c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c940:	2b00      	cmp	r3, #0
 800c942:	d046      	beq.n	800c9d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800c944:	2301      	movs	r3, #1
 800c946:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c948:	e043      	b.n	800c9d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c94e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800c952:	d140      	bne.n	800c9d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800c954:	2301      	movs	r3, #1
 800c956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c958:	e03d      	b.n	800c9d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	699b      	ldr	r3, [r3, #24]
 800c95e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c962:	d121      	bne.n	800c9a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	2b03      	cmp	r3, #3
 800c968:	d837      	bhi.n	800c9da <DMA_CheckFifoParam+0xda>
 800c96a:	a201      	add	r2, pc, #4	@ (adr r2, 800c970 <DMA_CheckFifoParam+0x70>)
 800c96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c970:	0800c981 	.word	0x0800c981
 800c974:	0800c987 	.word	0x0800c987
 800c978:	0800c981 	.word	0x0800c981
 800c97c:	0800c999 	.word	0x0800c999
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800c980:	2301      	movs	r3, #1
 800c982:	73fb      	strb	r3, [r7, #15]
      break;
 800c984:	e030      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c98a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d025      	beq.n	800c9de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800c992:	2301      	movs	r3, #1
 800c994:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c996:	e022      	b.n	800c9de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c99c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800c9a0:	d11f      	bne.n	800c9e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800c9a6:	e01c      	b.n	800c9e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	2b02      	cmp	r3, #2
 800c9ac:	d903      	bls.n	800c9b6 <DMA_CheckFifoParam+0xb6>
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	2b03      	cmp	r3, #3
 800c9b2:	d003      	beq.n	800c9bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800c9b4:	e018      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	73fb      	strb	r3, [r7, #15]
      break;
 800c9ba:	e015      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d00e      	beq.n	800c9e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	73fb      	strb	r3, [r7, #15]
      break;
 800c9cc:	e00b      	b.n	800c9e6 <DMA_CheckFifoParam+0xe6>
      break;
 800c9ce:	bf00      	nop
 800c9d0:	e00a      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      break;
 800c9d2:	bf00      	nop
 800c9d4:	e008      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      break;
 800c9d6:	bf00      	nop
 800c9d8:	e006      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      break;
 800c9da:	bf00      	nop
 800c9dc:	e004      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      break;
 800c9de:	bf00      	nop
 800c9e0:	e002      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      break;   
 800c9e2:	bf00      	nop
 800c9e4:	e000      	b.n	800c9e8 <DMA_CheckFifoParam+0xe8>
      break;
 800c9e6:	bf00      	nop
    }
  } 
  
  return status; 
 800c9e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	3714      	adds	r7, #20
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f4:	4770      	bx	lr
 800c9f6:	bf00      	nop

0800c9f8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b087      	sub	sp, #28
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	60f8      	str	r0, [r7, #12]
 800ca00:	460b      	mov	r3, r1
 800ca02:	607a      	str	r2, [r7, #4]
 800ca04:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800ca06:	2300      	movs	r3, #0
 800ca08:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800ca0a:	7afb      	ldrb	r3, [r7, #11]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d103      	bne.n	800ca18 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	687a      	ldr	r2, [r7, #4]
 800ca14:	605a      	str	r2, [r3, #4]
      break;
 800ca16:	e002      	b.n	800ca1e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800ca18:	2301      	movs	r3, #1
 800ca1a:	75fb      	strb	r3, [r7, #23]
      break;
 800ca1c:	bf00      	nop
  }

  return status;
 800ca1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	371c      	adds	r7, #28
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr

0800ca2c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b083      	sub	sp, #12
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
 800ca34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d101      	bne.n	800ca40 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800ca3c:	2301      	movs	r3, #1
 800ca3e:	e003      	b.n	800ca48 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	683a      	ldr	r2, [r7, #0]
 800ca44:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800ca46:	2300      	movs	r3, #0
  }
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	370c      	adds	r7, #12
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca52:	4770      	bx	lr

0800ca54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ca54:	b480      	push	{r7}
 800ca56:	b089      	sub	sp, #36	@ 0x24
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ca5e:	2300      	movs	r3, #0
 800ca60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ca62:	2300      	movs	r3, #0
 800ca64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ca66:	2300      	movs	r3, #0
 800ca68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	61fb      	str	r3, [r7, #28]
 800ca6e:	e159      	b.n	800cd24 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ca70:	2201      	movs	r2, #1
 800ca72:	69fb      	ldr	r3, [r7, #28]
 800ca74:	fa02 f303 	lsl.w	r3, r2, r3
 800ca78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	697a      	ldr	r2, [r7, #20]
 800ca80:	4013      	ands	r3, r2
 800ca82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ca84:	693a      	ldr	r2, [r7, #16]
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	f040 8148 	bne.w	800cd1e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	685b      	ldr	r3, [r3, #4]
 800ca92:	f003 0303 	and.w	r3, r3, #3
 800ca96:	2b01      	cmp	r3, #1
 800ca98:	d005      	beq.n	800caa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	685b      	ldr	r3, [r3, #4]
 800ca9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800caa2:	2b02      	cmp	r3, #2
 800caa4:	d130      	bne.n	800cb08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	689b      	ldr	r3, [r3, #8]
 800caaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800caac:	69fb      	ldr	r3, [r7, #28]
 800caae:	005b      	lsls	r3, r3, #1
 800cab0:	2203      	movs	r2, #3
 800cab2:	fa02 f303 	lsl.w	r3, r2, r3
 800cab6:	43db      	mvns	r3, r3
 800cab8:	69ba      	ldr	r2, [r7, #24]
 800caba:	4013      	ands	r3, r2
 800cabc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	68da      	ldr	r2, [r3, #12]
 800cac2:	69fb      	ldr	r3, [r7, #28]
 800cac4:	005b      	lsls	r3, r3, #1
 800cac6:	fa02 f303 	lsl.w	r3, r2, r3
 800caca:	69ba      	ldr	r2, [r7, #24]
 800cacc:	4313      	orrs	r3, r2
 800cace:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	69ba      	ldr	r2, [r7, #24]
 800cad4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800cadc:	2201      	movs	r2, #1
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	fa02 f303 	lsl.w	r3, r2, r3
 800cae4:	43db      	mvns	r3, r3
 800cae6:	69ba      	ldr	r2, [r7, #24]
 800cae8:	4013      	ands	r3, r2
 800caea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	685b      	ldr	r3, [r3, #4]
 800caf0:	091b      	lsrs	r3, r3, #4
 800caf2:	f003 0201 	and.w	r2, r3, #1
 800caf6:	69fb      	ldr	r3, [r7, #28]
 800caf8:	fa02 f303 	lsl.w	r3, r2, r3
 800cafc:	69ba      	ldr	r2, [r7, #24]
 800cafe:	4313      	orrs	r3, r2
 800cb00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	69ba      	ldr	r2, [r7, #24]
 800cb06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	f003 0303 	and.w	r3, r3, #3
 800cb10:	2b03      	cmp	r3, #3
 800cb12:	d017      	beq.n	800cb44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	68db      	ldr	r3, [r3, #12]
 800cb18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800cb1a:	69fb      	ldr	r3, [r7, #28]
 800cb1c:	005b      	lsls	r3, r3, #1
 800cb1e:	2203      	movs	r2, #3
 800cb20:	fa02 f303 	lsl.w	r3, r2, r3
 800cb24:	43db      	mvns	r3, r3
 800cb26:	69ba      	ldr	r2, [r7, #24]
 800cb28:	4013      	ands	r3, r2
 800cb2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	689a      	ldr	r2, [r3, #8]
 800cb30:	69fb      	ldr	r3, [r7, #28]
 800cb32:	005b      	lsls	r3, r3, #1
 800cb34:	fa02 f303 	lsl.w	r3, r2, r3
 800cb38:	69ba      	ldr	r2, [r7, #24]
 800cb3a:	4313      	orrs	r3, r2
 800cb3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	69ba      	ldr	r2, [r7, #24]
 800cb42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	685b      	ldr	r3, [r3, #4]
 800cb48:	f003 0303 	and.w	r3, r3, #3
 800cb4c:	2b02      	cmp	r3, #2
 800cb4e:	d123      	bne.n	800cb98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800cb50:	69fb      	ldr	r3, [r7, #28]
 800cb52:	08da      	lsrs	r2, r3, #3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	3208      	adds	r2, #8
 800cb58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800cb5e:	69fb      	ldr	r3, [r7, #28]
 800cb60:	f003 0307 	and.w	r3, r3, #7
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	220f      	movs	r2, #15
 800cb68:	fa02 f303 	lsl.w	r3, r2, r3
 800cb6c:	43db      	mvns	r3, r3
 800cb6e:	69ba      	ldr	r2, [r7, #24]
 800cb70:	4013      	ands	r3, r2
 800cb72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	691a      	ldr	r2, [r3, #16]
 800cb78:	69fb      	ldr	r3, [r7, #28]
 800cb7a:	f003 0307 	and.w	r3, r3, #7
 800cb7e:	009b      	lsls	r3, r3, #2
 800cb80:	fa02 f303 	lsl.w	r3, r2, r3
 800cb84:	69ba      	ldr	r2, [r7, #24]
 800cb86:	4313      	orrs	r3, r2
 800cb88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800cb8a:	69fb      	ldr	r3, [r7, #28]
 800cb8c:	08da      	lsrs	r2, r3, #3
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	3208      	adds	r2, #8
 800cb92:	69b9      	ldr	r1, [r7, #24]
 800cb94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800cb9e:	69fb      	ldr	r3, [r7, #28]
 800cba0:	005b      	lsls	r3, r3, #1
 800cba2:	2203      	movs	r2, #3
 800cba4:	fa02 f303 	lsl.w	r3, r2, r3
 800cba8:	43db      	mvns	r3, r3
 800cbaa:	69ba      	ldr	r2, [r7, #24]
 800cbac:	4013      	ands	r3, r2
 800cbae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	f003 0203 	and.w	r2, r3, #3
 800cbb8:	69fb      	ldr	r3, [r7, #28]
 800cbba:	005b      	lsls	r3, r3, #1
 800cbbc:	fa02 f303 	lsl.w	r3, r2, r3
 800cbc0:	69ba      	ldr	r2, [r7, #24]
 800cbc2:	4313      	orrs	r3, r2
 800cbc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	69ba      	ldr	r2, [r7, #24]
 800cbca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	f000 80a2 	beq.w	800cd1e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cbda:	2300      	movs	r3, #0
 800cbdc:	60fb      	str	r3, [r7, #12]
 800cbde:	4b57      	ldr	r3, [pc, #348]	@ (800cd3c <HAL_GPIO_Init+0x2e8>)
 800cbe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbe2:	4a56      	ldr	r2, [pc, #344]	@ (800cd3c <HAL_GPIO_Init+0x2e8>)
 800cbe4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cbe8:	6453      	str	r3, [r2, #68]	@ 0x44
 800cbea:	4b54      	ldr	r3, [pc, #336]	@ (800cd3c <HAL_GPIO_Init+0x2e8>)
 800cbec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbf2:	60fb      	str	r3, [r7, #12]
 800cbf4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cbf6:	4a52      	ldr	r2, [pc, #328]	@ (800cd40 <HAL_GPIO_Init+0x2ec>)
 800cbf8:	69fb      	ldr	r3, [r7, #28]
 800cbfa:	089b      	lsrs	r3, r3, #2
 800cbfc:	3302      	adds	r3, #2
 800cbfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800cc04:	69fb      	ldr	r3, [r7, #28]
 800cc06:	f003 0303 	and.w	r3, r3, #3
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	220f      	movs	r2, #15
 800cc0e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc12:	43db      	mvns	r3, r3
 800cc14:	69ba      	ldr	r2, [r7, #24]
 800cc16:	4013      	ands	r3, r2
 800cc18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	4a49      	ldr	r2, [pc, #292]	@ (800cd44 <HAL_GPIO_Init+0x2f0>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d019      	beq.n	800cc56 <HAL_GPIO_Init+0x202>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	4a48      	ldr	r2, [pc, #288]	@ (800cd48 <HAL_GPIO_Init+0x2f4>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d013      	beq.n	800cc52 <HAL_GPIO_Init+0x1fe>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	4a47      	ldr	r2, [pc, #284]	@ (800cd4c <HAL_GPIO_Init+0x2f8>)
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d00d      	beq.n	800cc4e <HAL_GPIO_Init+0x1fa>
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	4a46      	ldr	r2, [pc, #280]	@ (800cd50 <HAL_GPIO_Init+0x2fc>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d007      	beq.n	800cc4a <HAL_GPIO_Init+0x1f6>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	4a45      	ldr	r2, [pc, #276]	@ (800cd54 <HAL_GPIO_Init+0x300>)
 800cc3e:	4293      	cmp	r3, r2
 800cc40:	d101      	bne.n	800cc46 <HAL_GPIO_Init+0x1f2>
 800cc42:	2304      	movs	r3, #4
 800cc44:	e008      	b.n	800cc58 <HAL_GPIO_Init+0x204>
 800cc46:	2307      	movs	r3, #7
 800cc48:	e006      	b.n	800cc58 <HAL_GPIO_Init+0x204>
 800cc4a:	2303      	movs	r3, #3
 800cc4c:	e004      	b.n	800cc58 <HAL_GPIO_Init+0x204>
 800cc4e:	2302      	movs	r3, #2
 800cc50:	e002      	b.n	800cc58 <HAL_GPIO_Init+0x204>
 800cc52:	2301      	movs	r3, #1
 800cc54:	e000      	b.n	800cc58 <HAL_GPIO_Init+0x204>
 800cc56:	2300      	movs	r3, #0
 800cc58:	69fa      	ldr	r2, [r7, #28]
 800cc5a:	f002 0203 	and.w	r2, r2, #3
 800cc5e:	0092      	lsls	r2, r2, #2
 800cc60:	4093      	lsls	r3, r2
 800cc62:	69ba      	ldr	r2, [r7, #24]
 800cc64:	4313      	orrs	r3, r2
 800cc66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800cc68:	4935      	ldr	r1, [pc, #212]	@ (800cd40 <HAL_GPIO_Init+0x2ec>)
 800cc6a:	69fb      	ldr	r3, [r7, #28]
 800cc6c:	089b      	lsrs	r3, r3, #2
 800cc6e:	3302      	adds	r3, #2
 800cc70:	69ba      	ldr	r2, [r7, #24]
 800cc72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800cc76:	4b38      	ldr	r3, [pc, #224]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800cc78:	689b      	ldr	r3, [r3, #8]
 800cc7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800cc7c:	693b      	ldr	r3, [r7, #16]
 800cc7e:	43db      	mvns	r3, r3
 800cc80:	69ba      	ldr	r2, [r7, #24]
 800cc82:	4013      	ands	r3, r2
 800cc84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	685b      	ldr	r3, [r3, #4]
 800cc8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d003      	beq.n	800cc9a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800cc92:	69ba      	ldr	r2, [r7, #24]
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	4313      	orrs	r3, r2
 800cc98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800cc9a:	4a2f      	ldr	r2, [pc, #188]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800cc9c:	69bb      	ldr	r3, [r7, #24]
 800cc9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800cca0:	4b2d      	ldr	r3, [pc, #180]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800cca2:	68db      	ldr	r3, [r3, #12]
 800cca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	43db      	mvns	r3, r3
 800ccaa:	69ba      	ldr	r2, [r7, #24]
 800ccac:	4013      	ands	r3, r2
 800ccae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d003      	beq.n	800ccc4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800ccbc:	69ba      	ldr	r2, [r7, #24]
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	4313      	orrs	r3, r2
 800ccc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ccc4:	4a24      	ldr	r2, [pc, #144]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800ccc6:	69bb      	ldr	r3, [r7, #24]
 800ccc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ccca:	4b23      	ldr	r3, [pc, #140]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	43db      	mvns	r3, r3
 800ccd4:	69ba      	ldr	r2, [r7, #24]
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	685b      	ldr	r3, [r3, #4]
 800ccde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d003      	beq.n	800ccee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800cce6:	69ba      	ldr	r2, [r7, #24]
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	4313      	orrs	r3, r2
 800ccec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ccee:	4a1a      	ldr	r2, [pc, #104]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ccf4:	4b18      	ldr	r3, [pc, #96]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	43db      	mvns	r3, r3
 800ccfe:	69ba      	ldr	r2, [r7, #24]
 800cd00:	4013      	ands	r3, r2
 800cd02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	685b      	ldr	r3, [r3, #4]
 800cd08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d003      	beq.n	800cd18 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800cd10:	69ba      	ldr	r2, [r7, #24]
 800cd12:	693b      	ldr	r3, [r7, #16]
 800cd14:	4313      	orrs	r3, r2
 800cd16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800cd18:	4a0f      	ldr	r2, [pc, #60]	@ (800cd58 <HAL_GPIO_Init+0x304>)
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cd1e:	69fb      	ldr	r3, [r7, #28]
 800cd20:	3301      	adds	r3, #1
 800cd22:	61fb      	str	r3, [r7, #28]
 800cd24:	69fb      	ldr	r3, [r7, #28]
 800cd26:	2b0f      	cmp	r3, #15
 800cd28:	f67f aea2 	bls.w	800ca70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800cd2c:	bf00      	nop
 800cd2e:	bf00      	nop
 800cd30:	3724      	adds	r7, #36	@ 0x24
 800cd32:	46bd      	mov	sp, r7
 800cd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd38:	4770      	bx	lr
 800cd3a:	bf00      	nop
 800cd3c:	40023800 	.word	0x40023800
 800cd40:	40013800 	.word	0x40013800
 800cd44:	40020000 	.word	0x40020000
 800cd48:	40020400 	.word	0x40020400
 800cd4c:	40020800 	.word	0x40020800
 800cd50:	40020c00 	.word	0x40020c00
 800cd54:	40021000 	.word	0x40021000
 800cd58:	40013c00 	.word	0x40013c00

0800cd5c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b087      	sub	sp, #28
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
 800cd64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800cd66:	2300      	movs	r3, #0
 800cd68:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cd72:	2300      	movs	r3, #0
 800cd74:	617b      	str	r3, [r7, #20]
 800cd76:	e0bb      	b.n	800cef0 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800cd78:	2201      	movs	r2, #1
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	fa02 f303 	lsl.w	r3, r2, r3
 800cd80:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800cd82:	683a      	ldr	r2, [r7, #0]
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	4013      	ands	r3, r2
 800cd88:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800cd8a:	68fa      	ldr	r2, [r7, #12]
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	429a      	cmp	r2, r3
 800cd90:	f040 80ab 	bne.w	800ceea <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800cd94:	4a5c      	ldr	r2, [pc, #368]	@ (800cf08 <HAL_GPIO_DeInit+0x1ac>)
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	089b      	lsrs	r3, r3, #2
 800cd9a:	3302      	adds	r3, #2
 800cd9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cda0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	f003 0303 	and.w	r3, r3, #3
 800cda8:	009b      	lsls	r3, r3, #2
 800cdaa:	220f      	movs	r2, #15
 800cdac:	fa02 f303 	lsl.w	r3, r2, r3
 800cdb0:	68ba      	ldr	r2, [r7, #8]
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	4a54      	ldr	r2, [pc, #336]	@ (800cf0c <HAL_GPIO_DeInit+0x1b0>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d019      	beq.n	800cdf2 <HAL_GPIO_DeInit+0x96>
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	4a53      	ldr	r2, [pc, #332]	@ (800cf10 <HAL_GPIO_DeInit+0x1b4>)
 800cdc2:	4293      	cmp	r3, r2
 800cdc4:	d013      	beq.n	800cdee <HAL_GPIO_DeInit+0x92>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	4a52      	ldr	r2, [pc, #328]	@ (800cf14 <HAL_GPIO_DeInit+0x1b8>)
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d00d      	beq.n	800cdea <HAL_GPIO_DeInit+0x8e>
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	4a51      	ldr	r2, [pc, #324]	@ (800cf18 <HAL_GPIO_DeInit+0x1bc>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d007      	beq.n	800cde6 <HAL_GPIO_DeInit+0x8a>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	4a50      	ldr	r2, [pc, #320]	@ (800cf1c <HAL_GPIO_DeInit+0x1c0>)
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d101      	bne.n	800cde2 <HAL_GPIO_DeInit+0x86>
 800cdde:	2304      	movs	r3, #4
 800cde0:	e008      	b.n	800cdf4 <HAL_GPIO_DeInit+0x98>
 800cde2:	2307      	movs	r3, #7
 800cde4:	e006      	b.n	800cdf4 <HAL_GPIO_DeInit+0x98>
 800cde6:	2303      	movs	r3, #3
 800cde8:	e004      	b.n	800cdf4 <HAL_GPIO_DeInit+0x98>
 800cdea:	2302      	movs	r3, #2
 800cdec:	e002      	b.n	800cdf4 <HAL_GPIO_DeInit+0x98>
 800cdee:	2301      	movs	r3, #1
 800cdf0:	e000      	b.n	800cdf4 <HAL_GPIO_DeInit+0x98>
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	697a      	ldr	r2, [r7, #20]
 800cdf6:	f002 0203 	and.w	r2, r2, #3
 800cdfa:	0092      	lsls	r2, r2, #2
 800cdfc:	4093      	lsls	r3, r2
 800cdfe:	68ba      	ldr	r2, [r7, #8]
 800ce00:	429a      	cmp	r2, r3
 800ce02:	d132      	bne.n	800ce6a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800ce04:	4b46      	ldr	r3, [pc, #280]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce06:	681a      	ldr	r2, [r3, #0]
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	43db      	mvns	r3, r3
 800ce0c:	4944      	ldr	r1, [pc, #272]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce0e:	4013      	ands	r3, r2
 800ce10:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800ce12:	4b43      	ldr	r3, [pc, #268]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce14:	685a      	ldr	r2, [r3, #4]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	43db      	mvns	r3, r3
 800ce1a:	4941      	ldr	r1, [pc, #260]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce1c:	4013      	ands	r3, r2
 800ce1e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800ce20:	4b3f      	ldr	r3, [pc, #252]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce22:	68da      	ldr	r2, [r3, #12]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	43db      	mvns	r3, r3
 800ce28:	493d      	ldr	r1, [pc, #244]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce2a:	4013      	ands	r3, r2
 800ce2c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800ce2e:	4b3c      	ldr	r3, [pc, #240]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce30:	689a      	ldr	r2, [r3, #8]
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	43db      	mvns	r3, r3
 800ce36:	493a      	ldr	r1, [pc, #232]	@ (800cf20 <HAL_GPIO_DeInit+0x1c4>)
 800ce38:	4013      	ands	r3, r2
 800ce3a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	f003 0303 	and.w	r3, r3, #3
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	220f      	movs	r2, #15
 800ce46:	fa02 f303 	lsl.w	r3, r2, r3
 800ce4a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800ce4c:	4a2e      	ldr	r2, [pc, #184]	@ (800cf08 <HAL_GPIO_DeInit+0x1ac>)
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	089b      	lsrs	r3, r3, #2
 800ce52:	3302      	adds	r3, #2
 800ce54:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	43da      	mvns	r2, r3
 800ce5c:	482a      	ldr	r0, [pc, #168]	@ (800cf08 <HAL_GPIO_DeInit+0x1ac>)
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	089b      	lsrs	r3, r3, #2
 800ce62:	400a      	ands	r2, r1
 800ce64:	3302      	adds	r3, #2
 800ce66:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681a      	ldr	r2, [r3, #0]
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	005b      	lsls	r3, r3, #1
 800ce72:	2103      	movs	r1, #3
 800ce74:	fa01 f303 	lsl.w	r3, r1, r3
 800ce78:	43db      	mvns	r3, r3
 800ce7a:	401a      	ands	r2, r3
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	08da      	lsrs	r2, r3, #3
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	3208      	adds	r2, #8
 800ce88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce8c:	697b      	ldr	r3, [r7, #20]
 800ce8e:	f003 0307 	and.w	r3, r3, #7
 800ce92:	009b      	lsls	r3, r3, #2
 800ce94:	220f      	movs	r2, #15
 800ce96:	fa02 f303 	lsl.w	r3, r2, r3
 800ce9a:	43db      	mvns	r3, r3
 800ce9c:	697a      	ldr	r2, [r7, #20]
 800ce9e:	08d2      	lsrs	r2, r2, #3
 800cea0:	4019      	ands	r1, r3
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	3208      	adds	r2, #8
 800cea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	68da      	ldr	r2, [r3, #12]
 800ceae:	697b      	ldr	r3, [r7, #20]
 800ceb0:	005b      	lsls	r3, r3, #1
 800ceb2:	2103      	movs	r1, #3
 800ceb4:	fa01 f303 	lsl.w	r3, r1, r3
 800ceb8:	43db      	mvns	r3, r3
 800ceba:	401a      	ands	r2, r3
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	685a      	ldr	r2, [r3, #4]
 800cec4:	2101      	movs	r1, #1
 800cec6:	697b      	ldr	r3, [r7, #20]
 800cec8:	fa01 f303 	lsl.w	r3, r1, r3
 800cecc:	43db      	mvns	r3, r3
 800cece:	401a      	ands	r2, r3
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	689a      	ldr	r2, [r3, #8]
 800ced8:	697b      	ldr	r3, [r7, #20]
 800ceda:	005b      	lsls	r3, r3, #1
 800cedc:	2103      	movs	r1, #3
 800cede:	fa01 f303 	lsl.w	r3, r1, r3
 800cee2:	43db      	mvns	r3, r3
 800cee4:	401a      	ands	r2, r3
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	3301      	adds	r3, #1
 800ceee:	617b      	str	r3, [r7, #20]
 800cef0:	697b      	ldr	r3, [r7, #20]
 800cef2:	2b0f      	cmp	r3, #15
 800cef4:	f67f af40 	bls.w	800cd78 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800cef8:	bf00      	nop
 800cefa:	bf00      	nop
 800cefc:	371c      	adds	r7, #28
 800cefe:	46bd      	mov	sp, r7
 800cf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf04:	4770      	bx	lr
 800cf06:	bf00      	nop
 800cf08:	40013800 	.word	0x40013800
 800cf0c:	40020000 	.word	0x40020000
 800cf10:	40020400 	.word	0x40020400
 800cf14:	40020800 	.word	0x40020800
 800cf18:	40020c00 	.word	0x40020c00
 800cf1c:	40021000 	.word	0x40021000
 800cf20:	40013c00 	.word	0x40013c00

0800cf24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800cf24:	b480      	push	{r7}
 800cf26:	b085      	sub	sp, #20
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]
 800cf2c:	460b      	mov	r3, r1
 800cf2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	691a      	ldr	r2, [r3, #16]
 800cf34:	887b      	ldrh	r3, [r7, #2]
 800cf36:	4013      	ands	r3, r2
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d002      	beq.n	800cf42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	73fb      	strb	r3, [r7, #15]
 800cf40:	e001      	b.n	800cf46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800cf42:	2300      	movs	r3, #0
 800cf44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800cf46:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	3714      	adds	r7, #20
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf52:	4770      	bx	lr

0800cf54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b083      	sub	sp, #12
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	807b      	strh	r3, [r7, #2]
 800cf60:	4613      	mov	r3, r2
 800cf62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800cf64:	787b      	ldrb	r3, [r7, #1]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d003      	beq.n	800cf72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800cf6a:	887a      	ldrh	r2, [r7, #2]
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800cf70:	e003      	b.n	800cf7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800cf72:	887b      	ldrh	r3, [r7, #2]
 800cf74:	041a      	lsls	r2, r3, #16
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	619a      	str	r2, [r3, #24]
}
 800cf7a:	bf00      	nop
 800cf7c:	370c      	adds	r7, #12
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf84:	4770      	bx	lr
	...

0800cf88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d101      	bne.n	800cf9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800cf96:	2301      	movs	r3, #1
 800cf98:	e12b      	b.n	800d1f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cfa0:	b2db      	uxtb	r3, r3
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d106      	bne.n	800cfb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 f95d 	bl	800d26e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2224      	movs	r2, #36	@ 0x24
 800cfb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	681a      	ldr	r2, [r3, #0]
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f022 0201 	bic.w	r2, r2, #1
 800cfca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	681a      	ldr	r2, [r3, #0]
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cfda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	681a      	ldr	r2, [r3, #0]
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cfea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800cfec:	f002 f93e 	bl	800f26c <HAL_RCC_GetPCLK1Freq>
 800cff0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	685b      	ldr	r3, [r3, #4]
 800cff6:	4a81      	ldr	r2, [pc, #516]	@ (800d1fc <HAL_I2C_Init+0x274>)
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d807      	bhi.n	800d00c <HAL_I2C_Init+0x84>
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	4a80      	ldr	r2, [pc, #512]	@ (800d200 <HAL_I2C_Init+0x278>)
 800d000:	4293      	cmp	r3, r2
 800d002:	bf94      	ite	ls
 800d004:	2301      	movls	r3, #1
 800d006:	2300      	movhi	r3, #0
 800d008:	b2db      	uxtb	r3, r3
 800d00a:	e006      	b.n	800d01a <HAL_I2C_Init+0x92>
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	4a7d      	ldr	r2, [pc, #500]	@ (800d204 <HAL_I2C_Init+0x27c>)
 800d010:	4293      	cmp	r3, r2
 800d012:	bf94      	ite	ls
 800d014:	2301      	movls	r3, #1
 800d016:	2300      	movhi	r3, #0
 800d018:	b2db      	uxtb	r3, r3
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d001      	beq.n	800d022 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800d01e:	2301      	movs	r3, #1
 800d020:	e0e7      	b.n	800d1f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	4a78      	ldr	r2, [pc, #480]	@ (800d208 <HAL_I2C_Init+0x280>)
 800d026:	fba2 2303 	umull	r2, r3, r2, r3
 800d02a:	0c9b      	lsrs	r3, r3, #18
 800d02c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	685b      	ldr	r3, [r3, #4]
 800d034:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	68ba      	ldr	r2, [r7, #8]
 800d03e:	430a      	orrs	r2, r1
 800d040:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	6a1b      	ldr	r3, [r3, #32]
 800d048:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	685b      	ldr	r3, [r3, #4]
 800d050:	4a6a      	ldr	r2, [pc, #424]	@ (800d1fc <HAL_I2C_Init+0x274>)
 800d052:	4293      	cmp	r3, r2
 800d054:	d802      	bhi.n	800d05c <HAL_I2C_Init+0xd4>
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	3301      	adds	r3, #1
 800d05a:	e009      	b.n	800d070 <HAL_I2C_Init+0xe8>
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800d062:	fb02 f303 	mul.w	r3, r2, r3
 800d066:	4a69      	ldr	r2, [pc, #420]	@ (800d20c <HAL_I2C_Init+0x284>)
 800d068:	fba2 2303 	umull	r2, r3, r2, r3
 800d06c:	099b      	lsrs	r3, r3, #6
 800d06e:	3301      	adds	r3, #1
 800d070:	687a      	ldr	r2, [r7, #4]
 800d072:	6812      	ldr	r2, [r2, #0]
 800d074:	430b      	orrs	r3, r1
 800d076:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	69db      	ldr	r3, [r3, #28]
 800d07e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800d082:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	685b      	ldr	r3, [r3, #4]
 800d08a:	495c      	ldr	r1, [pc, #368]	@ (800d1fc <HAL_I2C_Init+0x274>)
 800d08c:	428b      	cmp	r3, r1
 800d08e:	d819      	bhi.n	800d0c4 <HAL_I2C_Init+0x13c>
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	1e59      	subs	r1, r3, #1
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	005b      	lsls	r3, r3, #1
 800d09a:	fbb1 f3f3 	udiv	r3, r1, r3
 800d09e:	1c59      	adds	r1, r3, #1
 800d0a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d0a4:	400b      	ands	r3, r1
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d00a      	beq.n	800d0c0 <HAL_I2C_Init+0x138>
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	1e59      	subs	r1, r3, #1
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	685b      	ldr	r3, [r3, #4]
 800d0b2:	005b      	lsls	r3, r3, #1
 800d0b4:	fbb1 f3f3 	udiv	r3, r1, r3
 800d0b8:	3301      	adds	r3, #1
 800d0ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d0be:	e051      	b.n	800d164 <HAL_I2C_Init+0x1dc>
 800d0c0:	2304      	movs	r3, #4
 800d0c2:	e04f      	b.n	800d164 <HAL_I2C_Init+0x1dc>
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	689b      	ldr	r3, [r3, #8]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d111      	bne.n	800d0f0 <HAL_I2C_Init+0x168>
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	1e58      	subs	r0, r3, #1
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6859      	ldr	r1, [r3, #4]
 800d0d4:	460b      	mov	r3, r1
 800d0d6:	005b      	lsls	r3, r3, #1
 800d0d8:	440b      	add	r3, r1
 800d0da:	fbb0 f3f3 	udiv	r3, r0, r3
 800d0de:	3301      	adds	r3, #1
 800d0e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	bf0c      	ite	eq
 800d0e8:	2301      	moveq	r3, #1
 800d0ea:	2300      	movne	r3, #0
 800d0ec:	b2db      	uxtb	r3, r3
 800d0ee:	e012      	b.n	800d116 <HAL_I2C_Init+0x18e>
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	1e58      	subs	r0, r3, #1
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6859      	ldr	r1, [r3, #4]
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	009b      	lsls	r3, r3, #2
 800d0fc:	440b      	add	r3, r1
 800d0fe:	0099      	lsls	r1, r3, #2
 800d100:	440b      	add	r3, r1
 800d102:	fbb0 f3f3 	udiv	r3, r0, r3
 800d106:	3301      	adds	r3, #1
 800d108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	bf0c      	ite	eq
 800d110:	2301      	moveq	r3, #1
 800d112:	2300      	movne	r3, #0
 800d114:	b2db      	uxtb	r3, r3
 800d116:	2b00      	cmp	r3, #0
 800d118:	d001      	beq.n	800d11e <HAL_I2C_Init+0x196>
 800d11a:	2301      	movs	r3, #1
 800d11c:	e022      	b.n	800d164 <HAL_I2C_Init+0x1dc>
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	689b      	ldr	r3, [r3, #8]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d10e      	bne.n	800d144 <HAL_I2C_Init+0x1bc>
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	1e58      	subs	r0, r3, #1
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6859      	ldr	r1, [r3, #4]
 800d12e:	460b      	mov	r3, r1
 800d130:	005b      	lsls	r3, r3, #1
 800d132:	440b      	add	r3, r1
 800d134:	fbb0 f3f3 	udiv	r3, r0, r3
 800d138:	3301      	adds	r3, #1
 800d13a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d13e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d142:	e00f      	b.n	800d164 <HAL_I2C_Init+0x1dc>
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	1e58      	subs	r0, r3, #1
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	6859      	ldr	r1, [r3, #4]
 800d14c:	460b      	mov	r3, r1
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	440b      	add	r3, r1
 800d152:	0099      	lsls	r1, r3, #2
 800d154:	440b      	add	r3, r1
 800d156:	fbb0 f3f3 	udiv	r3, r0, r3
 800d15a:	3301      	adds	r3, #1
 800d15c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d160:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d164:	6879      	ldr	r1, [r7, #4]
 800d166:	6809      	ldr	r1, [r1, #0]
 800d168:	4313      	orrs	r3, r2
 800d16a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	69da      	ldr	r2, [r3, #28]
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	6a1b      	ldr	r3, [r3, #32]
 800d17e:	431a      	orrs	r2, r3
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	430a      	orrs	r2, r1
 800d186:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	689b      	ldr	r3, [r3, #8]
 800d18e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800d192:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d196:	687a      	ldr	r2, [r7, #4]
 800d198:	6911      	ldr	r1, [r2, #16]
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	68d2      	ldr	r2, [r2, #12]
 800d19e:	4311      	orrs	r1, r2
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	6812      	ldr	r2, [r2, #0]
 800d1a4:	430b      	orrs	r3, r1
 800d1a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	68db      	ldr	r3, [r3, #12]
 800d1ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	695a      	ldr	r2, [r3, #20]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	699b      	ldr	r3, [r3, #24]
 800d1ba:	431a      	orrs	r2, r3
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	430a      	orrs	r2, r1
 800d1c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	681a      	ldr	r2, [r3, #0]
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f042 0201 	orr.w	r2, r2, #1
 800d1d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2220      	movs	r2, #32
 800d1de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800d1f0:	2300      	movs	r3, #0
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	3710      	adds	r7, #16
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	bd80      	pop	{r7, pc}
 800d1fa:	bf00      	nop
 800d1fc:	000186a0 	.word	0x000186a0
 800d200:	001e847f 	.word	0x001e847f
 800d204:	003d08ff 	.word	0x003d08ff
 800d208:	431bde83 	.word	0x431bde83
 800d20c:	10624dd3 	.word	0x10624dd3

0800d210 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d101      	bne.n	800d222 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800d21e:	2301      	movs	r3, #1
 800d220:	e021      	b.n	800d266 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	2224      	movs	r2, #36	@ 0x24
 800d226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	681a      	ldr	r2, [r3, #0]
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	f022 0201 	bic.w	r2, r2, #1
 800d238:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f000 f821 	bl	800d282 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2200      	movs	r2, #0
 800d244:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2200      	movs	r2, #0
 800d24a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2200      	movs	r2, #0
 800d252:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2200      	movs	r2, #0
 800d258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2200      	movs	r2, #0
 800d260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d264:	2300      	movs	r3, #0
}
 800d266:	4618      	mov	r0, r3
 800d268:	3708      	adds	r7, #8
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}

0800d26e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800d26e:	b480      	push	{r7}
 800d270:	b083      	sub	sp, #12
 800d272:	af00      	add	r7, sp, #0
 800d274:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800d276:	bf00      	nop
 800d278:	370c      	adds	r7, #12
 800d27a:	46bd      	mov	sp, r7
 800d27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d280:	4770      	bx	lr

0800d282 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800d282:	b480      	push	{r7}
 800d284:	b083      	sub	sp, #12
 800d286:	af00      	add	r7, sp, #0
 800d288:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800d28a:	bf00      	nop
 800d28c:	370c      	adds	r7, #12
 800d28e:	46bd      	mov	sp, r7
 800d290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d294:	4770      	bx	lr
	...

0800d298 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b088      	sub	sp, #32
 800d29c:	af02      	add	r7, sp, #8
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	607a      	str	r2, [r7, #4]
 800d2a2:	461a      	mov	r2, r3
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	817b      	strh	r3, [r7, #10]
 800d2a8:	4613      	mov	r3, r2
 800d2aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800d2ac:	f7fe fef2 	bl	800c094 <HAL_GetTick>
 800d2b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	2b20      	cmp	r3, #32
 800d2bc:	f040 80e0 	bne.w	800d480 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d2c0:	697b      	ldr	r3, [r7, #20]
 800d2c2:	9300      	str	r3, [sp, #0]
 800d2c4:	2319      	movs	r3, #25
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	4970      	ldr	r1, [pc, #448]	@ (800d48c <HAL_I2C_Master_Transmit+0x1f4>)
 800d2ca:	68f8      	ldr	r0, [r7, #12]
 800d2cc:	f001 f928 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d001      	beq.n	800d2da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800d2d6:	2302      	movs	r3, #2
 800d2d8:	e0d3      	b.n	800d482 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d101      	bne.n	800d2e8 <HAL_I2C_Master_Transmit+0x50>
 800d2e4:	2302      	movs	r3, #2
 800d2e6:	e0cc      	b.n	800d482 <HAL_I2C_Master_Transmit+0x1ea>
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f003 0301 	and.w	r3, r3, #1
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d007      	beq.n	800d30e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	681a      	ldr	r2, [r3, #0]
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f042 0201 	orr.w	r2, r2, #1
 800d30c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	681a      	ldr	r2, [r3, #0]
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d31c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2221      	movs	r2, #33	@ 0x21
 800d322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2210      	movs	r2, #16
 800d32a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2200      	movs	r2, #0
 800d332:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	687a      	ldr	r2, [r7, #4]
 800d338:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	893a      	ldrh	r2, [r7, #8]
 800d33e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d344:	b29a      	uxth	r2, r3
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	4a50      	ldr	r2, [pc, #320]	@ (800d490 <HAL_I2C_Master_Transmit+0x1f8>)
 800d34e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800d350:	8979      	ldrh	r1, [r7, #10]
 800d352:	697b      	ldr	r3, [r7, #20]
 800d354:	6a3a      	ldr	r2, [r7, #32]
 800d356:	68f8      	ldr	r0, [r7, #12]
 800d358:	f000 fe14 	bl	800df84 <I2C_MasterRequestWrite>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d001      	beq.n	800d366 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800d362:	2301      	movs	r3, #1
 800d364:	e08d      	b.n	800d482 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d366:	2300      	movs	r3, #0
 800d368:	613b      	str	r3, [r7, #16]
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	695b      	ldr	r3, [r3, #20]
 800d370:	613b      	str	r3, [r7, #16]
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	699b      	ldr	r3, [r3, #24]
 800d378:	613b      	str	r3, [r7, #16]
 800d37a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800d37c:	e066      	b.n	800d44c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d37e:	697a      	ldr	r2, [r7, #20]
 800d380:	6a39      	ldr	r1, [r7, #32]
 800d382:	68f8      	ldr	r0, [r7, #12]
 800d384:	f001 f9e6 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800d388:	4603      	mov	r3, r0
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d00d      	beq.n	800d3aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d392:	2b04      	cmp	r3, #4
 800d394:	d107      	bne.n	800d3a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	681a      	ldr	r2, [r3, #0]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d3a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	e06b      	b.n	800d482 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3ae:	781a      	ldrb	r2, [r3, #0]
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3ba:	1c5a      	adds	r2, r3, #1
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d3c4:	b29b      	uxth	r3, r3
 800d3c6:	3b01      	subs	r3, #1
 800d3c8:	b29a      	uxth	r2, r3
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d3d2:	3b01      	subs	r3, #1
 800d3d4:	b29a      	uxth	r2, r3
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	695b      	ldr	r3, [r3, #20]
 800d3e0:	f003 0304 	and.w	r3, r3, #4
 800d3e4:	2b04      	cmp	r3, #4
 800d3e6:	d11b      	bne.n	800d420 <HAL_I2C_Master_Transmit+0x188>
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d017      	beq.n	800d420 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3f4:	781a      	ldrb	r2, [r3, #0]
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d400:	1c5a      	adds	r2, r3, #1
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d40a:	b29b      	uxth	r3, r3
 800d40c:	3b01      	subs	r3, #1
 800d40e:	b29a      	uxth	r2, r3
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d418:	3b01      	subs	r3, #1
 800d41a:	b29a      	uxth	r2, r3
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d420:	697a      	ldr	r2, [r7, #20]
 800d422:	6a39      	ldr	r1, [r7, #32]
 800d424:	68f8      	ldr	r0, [r7, #12]
 800d426:	f001 f9dd 	bl	800e7e4 <I2C_WaitOnBTFFlagUntilTimeout>
 800d42a:	4603      	mov	r3, r0
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00d      	beq.n	800d44c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d434:	2b04      	cmp	r3, #4
 800d436:	d107      	bne.n	800d448 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	681a      	ldr	r2, [r3, #0]
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d446:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800d448:	2301      	movs	r3, #1
 800d44a:	e01a      	b.n	800d482 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d450:	2b00      	cmp	r3, #0
 800d452:	d194      	bne.n	800d37e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d462:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	2220      	movs	r2, #32
 800d468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	2200      	movs	r2, #0
 800d470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	2200      	movs	r2, #0
 800d478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800d47c:	2300      	movs	r3, #0
 800d47e:	e000      	b.n	800d482 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800d480:	2302      	movs	r3, #2
  }
}
 800d482:	4618      	mov	r0, r3
 800d484:	3718      	adds	r7, #24
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
 800d48a:	bf00      	nop
 800d48c:	00100002 	.word	0x00100002
 800d490:	ffff0000 	.word	0xffff0000

0800d494 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b08c      	sub	sp, #48	@ 0x30
 800d498:	af02      	add	r7, sp, #8
 800d49a:	60f8      	str	r0, [r7, #12]
 800d49c:	607a      	str	r2, [r7, #4]
 800d49e:	461a      	mov	r2, r3
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	817b      	strh	r3, [r7, #10]
 800d4a4:	4613      	mov	r3, r2
 800d4a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800d4a8:	f7fe fdf4 	bl	800c094 <HAL_GetTick>
 800d4ac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d4b4:	b2db      	uxtb	r3, r3
 800d4b6:	2b20      	cmp	r3, #32
 800d4b8:	f040 8217 	bne.w	800d8ea <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4be:	9300      	str	r3, [sp, #0]
 800d4c0:	2319      	movs	r3, #25
 800d4c2:	2201      	movs	r2, #1
 800d4c4:	497c      	ldr	r1, [pc, #496]	@ (800d6b8 <HAL_I2C_Master_Receive+0x224>)
 800d4c6:	68f8      	ldr	r0, [r7, #12]
 800d4c8:	f001 f82a 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d001      	beq.n	800d4d6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800d4d2:	2302      	movs	r3, #2
 800d4d4:	e20a      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d101      	bne.n	800d4e4 <HAL_I2C_Master_Receive+0x50>
 800d4e0:	2302      	movs	r3, #2
 800d4e2:	e203      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	2201      	movs	r2, #1
 800d4e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f003 0301 	and.w	r3, r3, #1
 800d4f6:	2b01      	cmp	r3, #1
 800d4f8:	d007      	beq.n	800d50a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	681a      	ldr	r2, [r3, #0]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f042 0201 	orr.w	r2, r2, #1
 800d508:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	681a      	ldr	r2, [r3, #0]
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d518:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2222      	movs	r2, #34	@ 0x22
 800d51e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2210      	movs	r2, #16
 800d526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2200      	movs	r2, #0
 800d52e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	893a      	ldrh	r2, [r7, #8]
 800d53a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d540:	b29a      	uxth	r2, r3
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	4a5c      	ldr	r2, [pc, #368]	@ (800d6bc <HAL_I2C_Master_Receive+0x228>)
 800d54a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800d54c:	8979      	ldrh	r1, [r7, #10]
 800d54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d552:	68f8      	ldr	r0, [r7, #12]
 800d554:	f000 fd98 	bl	800e088 <I2C_MasterRequestRead>
 800d558:	4603      	mov	r3, r0
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d001      	beq.n	800d562 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800d55e:	2301      	movs	r3, #1
 800d560:	e1c4      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d566:	2b00      	cmp	r3, #0
 800d568:	d113      	bne.n	800d592 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d56a:	2300      	movs	r3, #0
 800d56c:	623b      	str	r3, [r7, #32]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	695b      	ldr	r3, [r3, #20]
 800d574:	623b      	str	r3, [r7, #32]
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	699b      	ldr	r3, [r3, #24]
 800d57c:	623b      	str	r3, [r7, #32]
 800d57e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	681a      	ldr	r2, [r3, #0]
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d58e:	601a      	str	r2, [r3, #0]
 800d590:	e198      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d596:	2b01      	cmp	r3, #1
 800d598:	d11b      	bne.n	800d5d2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	681a      	ldr	r2, [r3, #0]
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d5a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	61fb      	str	r3, [r7, #28]
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	695b      	ldr	r3, [r3, #20]
 800d5b4:	61fb      	str	r3, [r7, #28]
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	699b      	ldr	r3, [r3, #24]
 800d5bc:	61fb      	str	r3, [r7, #28]
 800d5be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	681a      	ldr	r2, [r3, #0]
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d5ce:	601a      	str	r2, [r3, #0]
 800d5d0:	e178      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d5d6:	2b02      	cmp	r3, #2
 800d5d8:	d11b      	bne.n	800d612 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	681a      	ldr	r2, [r3, #0]
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d5e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	681a      	ldr	r2, [r3, #0]
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d5f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	61bb      	str	r3, [r7, #24]
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	695b      	ldr	r3, [r3, #20]
 800d604:	61bb      	str	r3, [r7, #24]
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	699b      	ldr	r3, [r3, #24]
 800d60c:	61bb      	str	r3, [r7, #24]
 800d60e:	69bb      	ldr	r3, [r7, #24]
 800d610:	e158      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	681a      	ldr	r2, [r3, #0]
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d620:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d622:	2300      	movs	r3, #0
 800d624:	617b      	str	r3, [r7, #20]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	695b      	ldr	r3, [r3, #20]
 800d62c:	617b      	str	r3, [r7, #20]
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	699b      	ldr	r3, [r3, #24]
 800d634:	617b      	str	r3, [r7, #20]
 800d636:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800d638:	e144      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d63e:	2b03      	cmp	r3, #3
 800d640:	f200 80f1 	bhi.w	800d826 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d648:	2b01      	cmp	r3, #1
 800d64a:	d123      	bne.n	800d694 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d64c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d64e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d650:	68f8      	ldr	r0, [r7, #12]
 800d652:	f001 f90f 	bl	800e874 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d656:	4603      	mov	r3, r0
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d001      	beq.n	800d660 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e145      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	691a      	ldr	r2, [r3, #16]
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d66a:	b2d2      	uxtb	r2, r2
 800d66c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d672:	1c5a      	adds	r2, r3, #1
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d67c:	3b01      	subs	r3, #1
 800d67e:	b29a      	uxth	r2, r3
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d688:	b29b      	uxth	r3, r3
 800d68a:	3b01      	subs	r3, #1
 800d68c:	b29a      	uxth	r2, r3
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d692:	e117      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d698:	2b02      	cmp	r3, #2
 800d69a:	d14e      	bne.n	800d73a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800d69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69e:	9300      	str	r3, [sp, #0]
 800d6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	4906      	ldr	r1, [pc, #24]	@ (800d6c0 <HAL_I2C_Master_Receive+0x22c>)
 800d6a6:	68f8      	ldr	r0, [r7, #12]
 800d6a8:	f000 ff3a 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d008      	beq.n	800d6c4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	e11a      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
 800d6b6:	bf00      	nop
 800d6b8:	00100002 	.word	0x00100002
 800d6bc:	ffff0000 	.word	0xffff0000
 800d6c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	681a      	ldr	r2, [r3, #0]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d6d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	691a      	ldr	r2, [r3, #16]
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6de:	b2d2      	uxtb	r2, r2
 800d6e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6e6:	1c5a      	adds	r2, r3, #1
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d6f0:	3b01      	subs	r3, #1
 800d6f2:	b29a      	uxth	r2, r3
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	3b01      	subs	r3, #1
 800d700:	b29a      	uxth	r2, r3
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	691a      	ldr	r2, [r3, #16]
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d710:	b2d2      	uxtb	r2, r2
 800d712:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d718:	1c5a      	adds	r2, r3, #1
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d722:	3b01      	subs	r3, #1
 800d724:	b29a      	uxth	r2, r3
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d72e:	b29b      	uxth	r3, r3
 800d730:	3b01      	subs	r3, #1
 800d732:	b29a      	uxth	r2, r3
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d738:	e0c4      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800d73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d73c:	9300      	str	r3, [sp, #0]
 800d73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d740:	2200      	movs	r2, #0
 800d742:	496c      	ldr	r1, [pc, #432]	@ (800d8f4 <HAL_I2C_Master_Receive+0x460>)
 800d744:	68f8      	ldr	r0, [r7, #12]
 800d746:	f000 feeb 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800d74a:	4603      	mov	r3, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d001      	beq.n	800d754 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800d750:	2301      	movs	r3, #1
 800d752:	e0cb      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	681a      	ldr	r2, [r3, #0]
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d762:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	691a      	ldr	r2, [r3, #16]
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d76e:	b2d2      	uxtb	r2, r2
 800d770:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d776:	1c5a      	adds	r2, r3, #1
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d780:	3b01      	subs	r3, #1
 800d782:	b29a      	uxth	r2, r3
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	3b01      	subs	r3, #1
 800d790:	b29a      	uxth	r2, r3
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800d796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d798:	9300      	str	r3, [sp, #0]
 800d79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d79c:	2200      	movs	r2, #0
 800d79e:	4955      	ldr	r1, [pc, #340]	@ (800d8f4 <HAL_I2C_Master_Receive+0x460>)
 800d7a0:	68f8      	ldr	r0, [r7, #12]
 800d7a2:	f000 febd 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d001      	beq.n	800d7b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800d7ac:	2301      	movs	r3, #1
 800d7ae:	e09d      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	681a      	ldr	r2, [r3, #0]
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d7be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	691a      	ldr	r2, [r3, #16]
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7ca:	b2d2      	uxtb	r2, r2
 800d7cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7d2:	1c5a      	adds	r2, r3, #1
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d7dc:	3b01      	subs	r3, #1
 800d7de:	b29a      	uxth	r2, r3
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d7e8:	b29b      	uxth	r3, r3
 800d7ea:	3b01      	subs	r3, #1
 800d7ec:	b29a      	uxth	r2, r3
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	691a      	ldr	r2, [r3, #16]
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7fc:	b2d2      	uxtb	r2, r2
 800d7fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d804:	1c5a      	adds	r2, r3, #1
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d80e:	3b01      	subs	r3, #1
 800d810:	b29a      	uxth	r2, r3
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d81a:	b29b      	uxth	r3, r3
 800d81c:	3b01      	subs	r3, #1
 800d81e:	b29a      	uxth	r2, r3
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d824:	e04e      	b.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d828:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d82a:	68f8      	ldr	r0, [r7, #12]
 800d82c:	f001 f822 	bl	800e874 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d830:	4603      	mov	r3, r0
 800d832:	2b00      	cmp	r3, #0
 800d834:	d001      	beq.n	800d83a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800d836:	2301      	movs	r3, #1
 800d838:	e058      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	691a      	ldr	r2, [r3, #16]
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d844:	b2d2      	uxtb	r2, r2
 800d846:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d84c:	1c5a      	adds	r2, r3, #1
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d856:	3b01      	subs	r3, #1
 800d858:	b29a      	uxth	r2, r3
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d862:	b29b      	uxth	r3, r3
 800d864:	3b01      	subs	r3, #1
 800d866:	b29a      	uxth	r2, r3
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	695b      	ldr	r3, [r3, #20]
 800d872:	f003 0304 	and.w	r3, r3, #4
 800d876:	2b04      	cmp	r3, #4
 800d878:	d124      	bne.n	800d8c4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d87e:	2b03      	cmp	r3, #3
 800d880:	d107      	bne.n	800d892 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	681a      	ldr	r2, [r3, #0]
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d890:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	691a      	ldr	r2, [r3, #16]
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d89c:	b2d2      	uxtb	r2, r2
 800d89e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8a4:	1c5a      	adds	r2, r3, #1
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d8ae:	3b01      	subs	r3, #1
 800d8b0:	b29a      	uxth	r2, r3
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d8ba:	b29b      	uxth	r3, r3
 800d8bc:	3b01      	subs	r3, #1
 800d8be:	b29a      	uxth	r2, r3
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	f47f aeb6 	bne.w	800d63a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2220      	movs	r2, #32
 800d8d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	e000      	b.n	800d8ec <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800d8ea:	2302      	movs	r3, #2
  }
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3728      	adds	r7, #40	@ 0x28
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}
 800d8f4:	00010004 	.word	0x00010004

0800d8f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b088      	sub	sp, #32
 800d8fc:	af02      	add	r7, sp, #8
 800d8fe:	60f8      	str	r0, [r7, #12]
 800d900:	4608      	mov	r0, r1
 800d902:	4611      	mov	r1, r2
 800d904:	461a      	mov	r2, r3
 800d906:	4603      	mov	r3, r0
 800d908:	817b      	strh	r3, [r7, #10]
 800d90a:	460b      	mov	r3, r1
 800d90c:	813b      	strh	r3, [r7, #8]
 800d90e:	4613      	mov	r3, r2
 800d910:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800d912:	f7fe fbbf 	bl	800c094 <HAL_GetTick>
 800d916:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d91e:	b2db      	uxtb	r3, r3
 800d920:	2b20      	cmp	r3, #32
 800d922:	f040 80d9 	bne.w	800dad8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d926:	697b      	ldr	r3, [r7, #20]
 800d928:	9300      	str	r3, [sp, #0]
 800d92a:	2319      	movs	r3, #25
 800d92c:	2201      	movs	r2, #1
 800d92e:	496d      	ldr	r1, [pc, #436]	@ (800dae4 <HAL_I2C_Mem_Write+0x1ec>)
 800d930:	68f8      	ldr	r0, [r7, #12]
 800d932:	f000 fdf5 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800d936:	4603      	mov	r3, r0
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d001      	beq.n	800d940 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800d93c:	2302      	movs	r3, #2
 800d93e:	e0cc      	b.n	800dada <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d946:	2b01      	cmp	r3, #1
 800d948:	d101      	bne.n	800d94e <HAL_I2C_Mem_Write+0x56>
 800d94a:	2302      	movs	r3, #2
 800d94c:	e0c5      	b.n	800dada <HAL_I2C_Mem_Write+0x1e2>
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	2201      	movs	r2, #1
 800d952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f003 0301 	and.w	r3, r3, #1
 800d960:	2b01      	cmp	r3, #1
 800d962:	d007      	beq.n	800d974 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	681a      	ldr	r2, [r3, #0]
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f042 0201 	orr.w	r2, r2, #1
 800d972:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	681a      	ldr	r2, [r3, #0]
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d982:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	2221      	movs	r2, #33	@ 0x21
 800d988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	2240      	movs	r2, #64	@ 0x40
 800d990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2200      	movs	r2, #0
 800d998:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	6a3a      	ldr	r2, [r7, #32]
 800d99e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d9a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d9aa:	b29a      	uxth	r2, r3
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	4a4d      	ldr	r2, [pc, #308]	@ (800dae8 <HAL_I2C_Mem_Write+0x1f0>)
 800d9b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d9b6:	88f8      	ldrh	r0, [r7, #6]
 800d9b8:	893a      	ldrh	r2, [r7, #8]
 800d9ba:	8979      	ldrh	r1, [r7, #10]
 800d9bc:	697b      	ldr	r3, [r7, #20]
 800d9be:	9301      	str	r3, [sp, #4]
 800d9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c2:	9300      	str	r3, [sp, #0]
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	68f8      	ldr	r0, [r7, #12]
 800d9c8:	f000 fc2c 	bl	800e224 <I2C_RequestMemoryWrite>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d052      	beq.n	800da78 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e081      	b.n	800dada <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d9d6:	697a      	ldr	r2, [r7, #20]
 800d9d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9da:	68f8      	ldr	r0, [r7, #12]
 800d9dc:	f000 feba 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d00d      	beq.n	800da02 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9ea:	2b04      	cmp	r3, #4
 800d9ec:	d107      	bne.n	800d9fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	681a      	ldr	r2, [r3, #0]
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d9fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800d9fe:	2301      	movs	r3, #1
 800da00:	e06b      	b.n	800dada <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da06:	781a      	ldrb	r2, [r3, #0]
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da12:	1c5a      	adds	r2, r3, #1
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800da1c:	3b01      	subs	r3, #1
 800da1e:	b29a      	uxth	r2, r3
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800da28:	b29b      	uxth	r3, r3
 800da2a:	3b01      	subs	r3, #1
 800da2c:	b29a      	uxth	r2, r3
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	695b      	ldr	r3, [r3, #20]
 800da38:	f003 0304 	and.w	r3, r3, #4
 800da3c:	2b04      	cmp	r3, #4
 800da3e:	d11b      	bne.n	800da78 <HAL_I2C_Mem_Write+0x180>
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800da44:	2b00      	cmp	r3, #0
 800da46:	d017      	beq.n	800da78 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da4c:	781a      	ldrb	r2, [r3, #0]
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da58:	1c5a      	adds	r2, r3, #1
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800da62:	3b01      	subs	r3, #1
 800da64:	b29a      	uxth	r2, r3
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800da6e:	b29b      	uxth	r3, r3
 800da70:	3b01      	subs	r3, #1
 800da72:	b29a      	uxth	r2, r3
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d1aa      	bne.n	800d9d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800da80:	697a      	ldr	r2, [r7, #20]
 800da82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da84:	68f8      	ldr	r0, [r7, #12]
 800da86:	f000 fead 	bl	800e7e4 <I2C_WaitOnBTFFlagUntilTimeout>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d00d      	beq.n	800daac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da94:	2b04      	cmp	r3, #4
 800da96:	d107      	bne.n	800daa8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	681a      	ldr	r2, [r3, #0]
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800daa6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800daa8:	2301      	movs	r3, #1
 800daaa:	e016      	b.n	800dada <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	681a      	ldr	r2, [r3, #0]
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800daba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2220      	movs	r2, #32
 800dac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	2200      	movs	r2, #0
 800dac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	2200      	movs	r2, #0
 800dad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800dad4:	2300      	movs	r3, #0
 800dad6:	e000      	b.n	800dada <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800dad8:	2302      	movs	r3, #2
  }
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3718      	adds	r7, #24
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	00100002 	.word	0x00100002
 800dae8:	ffff0000 	.word	0xffff0000

0800daec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b08c      	sub	sp, #48	@ 0x30
 800daf0:	af02      	add	r7, sp, #8
 800daf2:	60f8      	str	r0, [r7, #12]
 800daf4:	4608      	mov	r0, r1
 800daf6:	4611      	mov	r1, r2
 800daf8:	461a      	mov	r2, r3
 800dafa:	4603      	mov	r3, r0
 800dafc:	817b      	strh	r3, [r7, #10]
 800dafe:	460b      	mov	r3, r1
 800db00:	813b      	strh	r3, [r7, #8]
 800db02:	4613      	mov	r3, r2
 800db04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800db06:	f7fe fac5 	bl	800c094 <HAL_GetTick>
 800db0a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db12:	b2db      	uxtb	r3, r3
 800db14:	2b20      	cmp	r3, #32
 800db16:	f040 8214 	bne.w	800df42 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800db1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db1c:	9300      	str	r3, [sp, #0]
 800db1e:	2319      	movs	r3, #25
 800db20:	2201      	movs	r2, #1
 800db22:	497b      	ldr	r1, [pc, #492]	@ (800dd10 <HAL_I2C_Mem_Read+0x224>)
 800db24:	68f8      	ldr	r0, [r7, #12]
 800db26:	f000 fcfb 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800db2a:	4603      	mov	r3, r0
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d001      	beq.n	800db34 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800db30:	2302      	movs	r3, #2
 800db32:	e207      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800db3a:	2b01      	cmp	r3, #1
 800db3c:	d101      	bne.n	800db42 <HAL_I2C_Mem_Read+0x56>
 800db3e:	2302      	movs	r3, #2
 800db40:	e200      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	2201      	movs	r2, #1
 800db46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	f003 0301 	and.w	r3, r3, #1
 800db54:	2b01      	cmp	r3, #1
 800db56:	d007      	beq.n	800db68 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	681a      	ldr	r2, [r3, #0]
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f042 0201 	orr.w	r2, r2, #1
 800db66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	681a      	ldr	r2, [r3, #0]
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800db76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	2222      	movs	r2, #34	@ 0x22
 800db7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2240      	movs	r2, #64	@ 0x40
 800db84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	2200      	movs	r2, #0
 800db8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800db98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800db9e:	b29a      	uxth	r2, r3
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	4a5b      	ldr	r2, [pc, #364]	@ (800dd14 <HAL_I2C_Mem_Read+0x228>)
 800dba8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800dbaa:	88f8      	ldrh	r0, [r7, #6]
 800dbac:	893a      	ldrh	r2, [r7, #8]
 800dbae:	8979      	ldrh	r1, [r7, #10]
 800dbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbb2:	9301      	str	r3, [sp, #4]
 800dbb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb6:	9300      	str	r3, [sp, #0]
 800dbb8:	4603      	mov	r3, r0
 800dbba:	68f8      	ldr	r0, [r7, #12]
 800dbbc:	f000 fbc8 	bl	800e350 <I2C_RequestMemoryRead>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d001      	beq.n	800dbca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	e1bc      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d113      	bne.n	800dbfa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	623b      	str	r3, [r7, #32]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	695b      	ldr	r3, [r3, #20]
 800dbdc:	623b      	str	r3, [r7, #32]
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	699b      	ldr	r3, [r3, #24]
 800dbe4:	623b      	str	r3, [r7, #32]
 800dbe6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	681a      	ldr	r2, [r3, #0]
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dbf6:	601a      	str	r2, [r3, #0]
 800dbf8:	e190      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dbfe:	2b01      	cmp	r3, #1
 800dc00:	d11b      	bne.n	800dc3a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	681a      	ldr	r2, [r3, #0]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800dc12:	2300      	movs	r3, #0
 800dc14:	61fb      	str	r3, [r7, #28]
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	695b      	ldr	r3, [r3, #20]
 800dc1c:	61fb      	str	r3, [r7, #28]
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	699b      	ldr	r3, [r3, #24]
 800dc24:	61fb      	str	r3, [r7, #28]
 800dc26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	681a      	ldr	r2, [r3, #0]
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dc36:	601a      	str	r2, [r3, #0]
 800dc38:	e170      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dc3e:	2b02      	cmp	r3, #2
 800dc40:	d11b      	bne.n	800dc7a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	681a      	ldr	r2, [r3, #0]
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	681a      	ldr	r2, [r3, #0]
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800dc62:	2300      	movs	r3, #0
 800dc64:	61bb      	str	r3, [r7, #24]
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	695b      	ldr	r3, [r3, #20]
 800dc6c:	61bb      	str	r3, [r7, #24]
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	699b      	ldr	r3, [r3, #24]
 800dc74:	61bb      	str	r3, [r7, #24]
 800dc76:	69bb      	ldr	r3, [r7, #24]
 800dc78:	e150      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	617b      	str	r3, [r7, #20]
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	695b      	ldr	r3, [r3, #20]
 800dc84:	617b      	str	r3, [r7, #20]
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	699b      	ldr	r3, [r3, #24]
 800dc8c:	617b      	str	r3, [r7, #20]
 800dc8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800dc90:	e144      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dc96:	2b03      	cmp	r3, #3
 800dc98:	f200 80f1 	bhi.w	800de7e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dca0:	2b01      	cmp	r3, #1
 800dca2:	d123      	bne.n	800dcec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800dca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dca6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800dca8:	68f8      	ldr	r0, [r7, #12]
 800dcaa:	f000 fde3 	bl	800e874 <I2C_WaitOnRXNEFlagUntilTimeout>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d001      	beq.n	800dcb8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	e145      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	691a      	ldr	r2, [r3, #16]
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcc2:	b2d2      	uxtb	r2, r2
 800dcc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcca:	1c5a      	adds	r2, r3, #1
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dcd4:	3b01      	subs	r3, #1
 800dcd6:	b29a      	uxth	r2, r3
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dce0:	b29b      	uxth	r3, r3
 800dce2:	3b01      	subs	r3, #1
 800dce4:	b29a      	uxth	r2, r3
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800dcea:	e117      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dcf0:	2b02      	cmp	r3, #2
 800dcf2:	d14e      	bne.n	800dd92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800dcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf6:	9300      	str	r3, [sp, #0]
 800dcf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcfa:	2200      	movs	r2, #0
 800dcfc:	4906      	ldr	r1, [pc, #24]	@ (800dd18 <HAL_I2C_Mem_Read+0x22c>)
 800dcfe:	68f8      	ldr	r0, [r7, #12]
 800dd00:	f000 fc0e 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800dd04:	4603      	mov	r3, r0
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d008      	beq.n	800dd1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	e11a      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
 800dd0e:	bf00      	nop
 800dd10:	00100002 	.word	0x00100002
 800dd14:	ffff0000 	.word	0xffff0000
 800dd18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	681a      	ldr	r2, [r3, #0]
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dd2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	691a      	ldr	r2, [r3, #16]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd36:	b2d2      	uxtb	r2, r2
 800dd38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd3e:	1c5a      	adds	r2, r3, #1
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dd48:	3b01      	subs	r3, #1
 800dd4a:	b29a      	uxth	r2, r3
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dd54:	b29b      	uxth	r3, r3
 800dd56:	3b01      	subs	r3, #1
 800dd58:	b29a      	uxth	r2, r3
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	691a      	ldr	r2, [r3, #16]
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd68:	b2d2      	uxtb	r2, r2
 800dd6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd70:	1c5a      	adds	r2, r3, #1
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dd7a:	3b01      	subs	r3, #1
 800dd7c:	b29a      	uxth	r2, r3
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dd86:	b29b      	uxth	r3, r3
 800dd88:	3b01      	subs	r3, #1
 800dd8a:	b29a      	uxth	r2, r3
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800dd90:	e0c4      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800dd92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd94:	9300      	str	r3, [sp, #0]
 800dd96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd98:	2200      	movs	r2, #0
 800dd9a:	496c      	ldr	r1, [pc, #432]	@ (800df4c <HAL_I2C_Mem_Read+0x460>)
 800dd9c:	68f8      	ldr	r0, [r7, #12]
 800dd9e:	f000 fbbf 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800dda2:	4603      	mov	r3, r0
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d001      	beq.n	800ddac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800dda8:	2301      	movs	r3, #1
 800ddaa:	e0cb      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	681a      	ldr	r2, [r3, #0]
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ddba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	691a      	ldr	r2, [r3, #16]
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddc6:	b2d2      	uxtb	r2, r2
 800ddc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddce:	1c5a      	adds	r2, r3, #1
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ddd8:	3b01      	subs	r3, #1
 800ddda:	b29a      	uxth	r2, r3
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dde4:	b29b      	uxth	r3, r3
 800dde6:	3b01      	subs	r3, #1
 800dde8:	b29a      	uxth	r2, r3
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ddee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf0:	9300      	str	r3, [sp, #0]
 800ddf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	4955      	ldr	r1, [pc, #340]	@ (800df4c <HAL_I2C_Mem_Read+0x460>)
 800ddf8:	68f8      	ldr	r0, [r7, #12]
 800ddfa:	f000 fb91 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d001      	beq.n	800de08 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800de04:	2301      	movs	r3, #1
 800de06:	e09d      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	681a      	ldr	r2, [r3, #0]
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800de16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	691a      	ldr	r2, [r3, #16]
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de22:	b2d2      	uxtb	r2, r2
 800de24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de2a:	1c5a      	adds	r2, r3, #1
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800de34:	3b01      	subs	r3, #1
 800de36:	b29a      	uxth	r2, r3
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800de40:	b29b      	uxth	r3, r3
 800de42:	3b01      	subs	r3, #1
 800de44:	b29a      	uxth	r2, r3
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	691a      	ldr	r2, [r3, #16]
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de54:	b2d2      	uxtb	r2, r2
 800de56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de5c:	1c5a      	adds	r2, r3, #1
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800de66:	3b01      	subs	r3, #1
 800de68:	b29a      	uxth	r2, r3
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800de72:	b29b      	uxth	r3, r3
 800de74:	3b01      	subs	r3, #1
 800de76:	b29a      	uxth	r2, r3
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800de7c:	e04e      	b.n	800df1c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800de7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800de82:	68f8      	ldr	r0, [r7, #12]
 800de84:	f000 fcf6 	bl	800e874 <I2C_WaitOnRXNEFlagUntilTimeout>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d001      	beq.n	800de92 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800de8e:	2301      	movs	r3, #1
 800de90:	e058      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	691a      	ldr	r2, [r3, #16]
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de9c:	b2d2      	uxtb	r2, r2
 800de9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dea4:	1c5a      	adds	r2, r3, #1
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800deae:	3b01      	subs	r3, #1
 800deb0:	b29a      	uxth	r2, r3
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800deba:	b29b      	uxth	r3, r3
 800debc:	3b01      	subs	r3, #1
 800debe:	b29a      	uxth	r2, r3
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	695b      	ldr	r3, [r3, #20]
 800deca:	f003 0304 	and.w	r3, r3, #4
 800dece:	2b04      	cmp	r3, #4
 800ded0:	d124      	bne.n	800df1c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ded6:	2b03      	cmp	r3, #3
 800ded8:	d107      	bne.n	800deea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	681a      	ldr	r2, [r3, #0]
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dee8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	691a      	ldr	r2, [r3, #16]
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800def4:	b2d2      	uxtb	r2, r2
 800def6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800defc:	1c5a      	adds	r2, r3, #1
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800df06:	3b01      	subs	r3, #1
 800df08:	b29a      	uxth	r2, r3
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800df12:	b29b      	uxth	r3, r3
 800df14:	3b01      	subs	r3, #1
 800df16:	b29a      	uxth	r2, r3
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800df20:	2b00      	cmp	r3, #0
 800df22:	f47f aeb6 	bne.w	800dc92 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2220      	movs	r2, #32
 800df2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2200      	movs	r2, #0
 800df32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	2200      	movs	r2, #0
 800df3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800df3e:	2300      	movs	r3, #0
 800df40:	e000      	b.n	800df44 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800df42:	2302      	movs	r3, #2
  }
}
 800df44:	4618      	mov	r0, r3
 800df46:	3728      	adds	r7, #40	@ 0x28
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	00010004 	.word	0x00010004

0800df50 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800df50:	b480      	push	{r7}
 800df52:	b083      	sub	sp, #12
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800df5e:	b2db      	uxtb	r3, r3
}
 800df60:	4618      	mov	r0, r3
 800df62:	370c      	adds	r7, #12
 800df64:	46bd      	mov	sp, r7
 800df66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6a:	4770      	bx	lr

0800df6c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b083      	sub	sp, #12
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800df78:	4618      	mov	r0, r3
 800df7a:	370c      	adds	r7, #12
 800df7c:	46bd      	mov	sp, r7
 800df7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df82:	4770      	bx	lr

0800df84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b088      	sub	sp, #32
 800df88:	af02      	add	r7, sp, #8
 800df8a:	60f8      	str	r0, [r7, #12]
 800df8c:	607a      	str	r2, [r7, #4]
 800df8e:	603b      	str	r3, [r7, #0]
 800df90:	460b      	mov	r3, r1
 800df92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800df9a:	697b      	ldr	r3, [r7, #20]
 800df9c:	2b08      	cmp	r3, #8
 800df9e:	d006      	beq.n	800dfae <I2C_MasterRequestWrite+0x2a>
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	2b01      	cmp	r3, #1
 800dfa4:	d003      	beq.n	800dfae <I2C_MasterRequestWrite+0x2a>
 800dfa6:	697b      	ldr	r3, [r7, #20]
 800dfa8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800dfac:	d108      	bne.n	800dfc0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	681a      	ldr	r2, [r3, #0]
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dfbc:	601a      	str	r2, [r3, #0]
 800dfbe:	e00b      	b.n	800dfd8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfc4:	2b12      	cmp	r3, #18
 800dfc6:	d107      	bne.n	800dfd8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	681a      	ldr	r2, [r3, #0]
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dfd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	9300      	str	r3, [sp, #0]
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800dfe4:	68f8      	ldr	r0, [r7, #12]
 800dfe6:	f000 fa9b 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800dfea:	4603      	mov	r3, r0
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d00d      	beq.n	800e00c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dffa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dffe:	d103      	bne.n	800e008 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e006:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e008:	2303      	movs	r3, #3
 800e00a:	e035      	b.n	800e078 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	691b      	ldr	r3, [r3, #16]
 800e010:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e014:	d108      	bne.n	800e028 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e016:	897b      	ldrh	r3, [r7, #10]
 800e018:	b2db      	uxtb	r3, r3
 800e01a:	461a      	mov	r2, r3
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800e024:	611a      	str	r2, [r3, #16]
 800e026:	e01b      	b.n	800e060 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800e028:	897b      	ldrh	r3, [r7, #10]
 800e02a:	11db      	asrs	r3, r3, #7
 800e02c:	b2db      	uxtb	r3, r3
 800e02e:	f003 0306 	and.w	r3, r3, #6
 800e032:	b2db      	uxtb	r3, r3
 800e034:	f063 030f 	orn	r3, r3, #15
 800e038:	b2da      	uxtb	r2, r3
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	687a      	ldr	r2, [r7, #4]
 800e044:	490e      	ldr	r1, [pc, #56]	@ (800e080 <I2C_MasterRequestWrite+0xfc>)
 800e046:	68f8      	ldr	r0, [r7, #12]
 800e048:	f000 fae4 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e04c:	4603      	mov	r3, r0
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d001      	beq.n	800e056 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800e052:	2301      	movs	r3, #1
 800e054:	e010      	b.n	800e078 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800e056:	897b      	ldrh	r3, [r7, #10]
 800e058:	b2da      	uxtb	r2, r3
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	687a      	ldr	r2, [r7, #4]
 800e064:	4907      	ldr	r1, [pc, #28]	@ (800e084 <I2C_MasterRequestWrite+0x100>)
 800e066:	68f8      	ldr	r0, [r7, #12]
 800e068:	f000 fad4 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e06c:	4603      	mov	r3, r0
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d001      	beq.n	800e076 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800e072:	2301      	movs	r3, #1
 800e074:	e000      	b.n	800e078 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800e076:	2300      	movs	r3, #0
}
 800e078:	4618      	mov	r0, r3
 800e07a:	3718      	adds	r7, #24
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	00010008 	.word	0x00010008
 800e084:	00010002 	.word	0x00010002

0800e088 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b088      	sub	sp, #32
 800e08c:	af02      	add	r7, sp, #8
 800e08e:	60f8      	str	r0, [r7, #12]
 800e090:	607a      	str	r2, [r7, #4]
 800e092:	603b      	str	r3, [r7, #0]
 800e094:	460b      	mov	r3, r1
 800e096:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e09c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681a      	ldr	r2, [r3, #0]
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e0ac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800e0ae:	697b      	ldr	r3, [r7, #20]
 800e0b0:	2b08      	cmp	r3, #8
 800e0b2:	d006      	beq.n	800e0c2 <I2C_MasterRequestRead+0x3a>
 800e0b4:	697b      	ldr	r3, [r7, #20]
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d003      	beq.n	800e0c2 <I2C_MasterRequestRead+0x3a>
 800e0ba:	697b      	ldr	r3, [r7, #20]
 800e0bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800e0c0:	d108      	bne.n	800e0d4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	681a      	ldr	r2, [r3, #0]
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e0d0:	601a      	str	r2, [r3, #0]
 800e0d2:	e00b      	b.n	800e0ec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0d8:	2b11      	cmp	r3, #17
 800e0da:	d107      	bne.n	800e0ec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	681a      	ldr	r2, [r3, #0]
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e0ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	9300      	str	r3, [sp, #0]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e0f8:	68f8      	ldr	r0, [r7, #12]
 800e0fa:	f000 fa11 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800e0fe:	4603      	mov	r3, r0
 800e100:	2b00      	cmp	r3, #0
 800e102:	d00d      	beq.n	800e120 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e10e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e112:	d103      	bne.n	800e11c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e11a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e11c:	2303      	movs	r3, #3
 800e11e:	e079      	b.n	800e214 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	691b      	ldr	r3, [r3, #16]
 800e124:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e128:	d108      	bne.n	800e13c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800e12a:	897b      	ldrh	r3, [r7, #10]
 800e12c:	b2db      	uxtb	r3, r3
 800e12e:	f043 0301 	orr.w	r3, r3, #1
 800e132:	b2da      	uxtb	r2, r3
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	611a      	str	r2, [r3, #16]
 800e13a:	e05f      	b.n	800e1fc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800e13c:	897b      	ldrh	r3, [r7, #10]
 800e13e:	11db      	asrs	r3, r3, #7
 800e140:	b2db      	uxtb	r3, r3
 800e142:	f003 0306 	and.w	r3, r3, #6
 800e146:	b2db      	uxtb	r3, r3
 800e148:	f063 030f 	orn	r3, r3, #15
 800e14c:	b2da      	uxtb	r2, r3
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	687a      	ldr	r2, [r7, #4]
 800e158:	4930      	ldr	r1, [pc, #192]	@ (800e21c <I2C_MasterRequestRead+0x194>)
 800e15a:	68f8      	ldr	r0, [r7, #12]
 800e15c:	f000 fa5a 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e160:	4603      	mov	r3, r0
 800e162:	2b00      	cmp	r3, #0
 800e164:	d001      	beq.n	800e16a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800e166:	2301      	movs	r3, #1
 800e168:	e054      	b.n	800e214 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800e16a:	897b      	ldrh	r3, [r7, #10]
 800e16c:	b2da      	uxtb	r2, r3
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	687a      	ldr	r2, [r7, #4]
 800e178:	4929      	ldr	r1, [pc, #164]	@ (800e220 <I2C_MasterRequestRead+0x198>)
 800e17a:	68f8      	ldr	r0, [r7, #12]
 800e17c:	f000 fa4a 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e180:	4603      	mov	r3, r0
 800e182:	2b00      	cmp	r3, #0
 800e184:	d001      	beq.n	800e18a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800e186:	2301      	movs	r3, #1
 800e188:	e044      	b.n	800e214 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e18a:	2300      	movs	r3, #0
 800e18c:	613b      	str	r3, [r7, #16]
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	695b      	ldr	r3, [r3, #20]
 800e194:	613b      	str	r3, [r7, #16]
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	699b      	ldr	r3, [r3, #24]
 800e19c:	613b      	str	r3, [r7, #16]
 800e19e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	681a      	ldr	r2, [r3, #0]
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e1ae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	9300      	str	r3, [sp, #0]
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e1bc:	68f8      	ldr	r0, [r7, #12]
 800e1be:	f000 f9af 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d00d      	beq.n	800e1e4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e1d6:	d103      	bne.n	800e1e0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e1de:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800e1e0:	2303      	movs	r3, #3
 800e1e2:	e017      	b.n	800e214 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800e1e4:	897b      	ldrh	r3, [r7, #10]
 800e1e6:	11db      	asrs	r3, r3, #7
 800e1e8:	b2db      	uxtb	r3, r3
 800e1ea:	f003 0306 	and.w	r3, r3, #6
 800e1ee:	b2db      	uxtb	r3, r3
 800e1f0:	f063 030e 	orn	r3, r3, #14
 800e1f4:	b2da      	uxtb	r2, r3
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e1fc:	683b      	ldr	r3, [r7, #0]
 800e1fe:	687a      	ldr	r2, [r7, #4]
 800e200:	4907      	ldr	r1, [pc, #28]	@ (800e220 <I2C_MasterRequestRead+0x198>)
 800e202:	68f8      	ldr	r0, [r7, #12]
 800e204:	f000 fa06 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e208:	4603      	mov	r3, r0
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d001      	beq.n	800e212 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800e20e:	2301      	movs	r3, #1
 800e210:	e000      	b.n	800e214 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3718      	adds	r7, #24
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}
 800e21c:	00010008 	.word	0x00010008
 800e220:	00010002 	.word	0x00010002

0800e224 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b088      	sub	sp, #32
 800e228:	af02      	add	r7, sp, #8
 800e22a:	60f8      	str	r0, [r7, #12]
 800e22c:	4608      	mov	r0, r1
 800e22e:	4611      	mov	r1, r2
 800e230:	461a      	mov	r2, r3
 800e232:	4603      	mov	r3, r0
 800e234:	817b      	strh	r3, [r7, #10]
 800e236:	460b      	mov	r3, r1
 800e238:	813b      	strh	r3, [r7, #8]
 800e23a:	4613      	mov	r3, r2
 800e23c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	681a      	ldr	r2, [r3, #0]
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e24c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e250:	9300      	str	r3, [sp, #0]
 800e252:	6a3b      	ldr	r3, [r7, #32]
 800e254:	2200      	movs	r2, #0
 800e256:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e25a:	68f8      	ldr	r0, [r7, #12]
 800e25c:	f000 f960 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800e260:	4603      	mov	r3, r0
 800e262:	2b00      	cmp	r3, #0
 800e264:	d00d      	beq.n	800e282 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e274:	d103      	bne.n	800e27e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e27c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e27e:	2303      	movs	r3, #3
 800e280:	e05f      	b.n	800e342 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e282:	897b      	ldrh	r3, [r7, #10]
 800e284:	b2db      	uxtb	r3, r3
 800e286:	461a      	mov	r2, r3
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800e290:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e294:	6a3a      	ldr	r2, [r7, #32]
 800e296:	492d      	ldr	r1, [pc, #180]	@ (800e34c <I2C_RequestMemoryWrite+0x128>)
 800e298:	68f8      	ldr	r0, [r7, #12]
 800e29a:	f000 f9bb 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d001      	beq.n	800e2a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	e04c      	b.n	800e342 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	617b      	str	r3, [r7, #20]
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	695b      	ldr	r3, [r3, #20]
 800e2b2:	617b      	str	r3, [r7, #20]
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	699b      	ldr	r3, [r3, #24]
 800e2ba:	617b      	str	r3, [r7, #20]
 800e2bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e2be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2c0:	6a39      	ldr	r1, [r7, #32]
 800e2c2:	68f8      	ldr	r0, [r7, #12]
 800e2c4:	f000 fa46 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d00d      	beq.n	800e2ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2d2:	2b04      	cmp	r3, #4
 800e2d4:	d107      	bne.n	800e2e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	681a      	ldr	r2, [r3, #0]
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e2e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	e02b      	b.n	800e342 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800e2ea:	88fb      	ldrh	r3, [r7, #6]
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	d105      	bne.n	800e2fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e2f0:	893b      	ldrh	r3, [r7, #8]
 800e2f2:	b2da      	uxtb	r2, r3
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	611a      	str	r2, [r3, #16]
 800e2fa:	e021      	b.n	800e340 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800e2fc:	893b      	ldrh	r3, [r7, #8]
 800e2fe:	0a1b      	lsrs	r3, r3, #8
 800e300:	b29b      	uxth	r3, r3
 800e302:	b2da      	uxtb	r2, r3
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e30a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e30c:	6a39      	ldr	r1, [r7, #32]
 800e30e:	68f8      	ldr	r0, [r7, #12]
 800e310:	f000 fa20 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800e314:	4603      	mov	r3, r0
 800e316:	2b00      	cmp	r3, #0
 800e318:	d00d      	beq.n	800e336 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e31e:	2b04      	cmp	r3, #4
 800e320:	d107      	bne.n	800e332 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	681a      	ldr	r2, [r3, #0]
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e330:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800e332:	2301      	movs	r3, #1
 800e334:	e005      	b.n	800e342 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e336:	893b      	ldrh	r3, [r7, #8]
 800e338:	b2da      	uxtb	r2, r3
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800e340:	2300      	movs	r3, #0
}
 800e342:	4618      	mov	r0, r3
 800e344:	3718      	adds	r7, #24
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	00010002 	.word	0x00010002

0800e350 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b088      	sub	sp, #32
 800e354:	af02      	add	r7, sp, #8
 800e356:	60f8      	str	r0, [r7, #12]
 800e358:	4608      	mov	r0, r1
 800e35a:	4611      	mov	r1, r2
 800e35c:	461a      	mov	r2, r3
 800e35e:	4603      	mov	r3, r0
 800e360:	817b      	strh	r3, [r7, #10]
 800e362:	460b      	mov	r3, r1
 800e364:	813b      	strh	r3, [r7, #8]
 800e366:	4613      	mov	r3, r2
 800e368:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	681a      	ldr	r2, [r3, #0]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e378:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	681a      	ldr	r2, [r3, #0]
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e388:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e38c:	9300      	str	r3, [sp, #0]
 800e38e:	6a3b      	ldr	r3, [r7, #32]
 800e390:	2200      	movs	r2, #0
 800e392:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e396:	68f8      	ldr	r0, [r7, #12]
 800e398:	f000 f8c2 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800e39c:	4603      	mov	r3, r0
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d00d      	beq.n	800e3be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e3b0:	d103      	bne.n	800e3ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e3b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e3ba:	2303      	movs	r3, #3
 800e3bc:	e0aa      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800e3be:	897b      	ldrh	r3, [r7, #10]
 800e3c0:	b2db      	uxtb	r3, r3
 800e3c2:	461a      	mov	r2, r3
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800e3cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3d0:	6a3a      	ldr	r2, [r7, #32]
 800e3d2:	4952      	ldr	r1, [pc, #328]	@ (800e51c <I2C_RequestMemoryRead+0x1cc>)
 800e3d4:	68f8      	ldr	r0, [r7, #12]
 800e3d6:	f000 f91d 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d001      	beq.n	800e3e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	e097      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	617b      	str	r3, [r7, #20]
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	695b      	ldr	r3, [r3, #20]
 800e3ee:	617b      	str	r3, [r7, #20]
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	699b      	ldr	r3, [r3, #24]
 800e3f6:	617b      	str	r3, [r7, #20]
 800e3f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e3fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e3fc:	6a39      	ldr	r1, [r7, #32]
 800e3fe:	68f8      	ldr	r0, [r7, #12]
 800e400:	f000 f9a8 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800e404:	4603      	mov	r3, r0
 800e406:	2b00      	cmp	r3, #0
 800e408:	d00d      	beq.n	800e426 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e40e:	2b04      	cmp	r3, #4
 800e410:	d107      	bne.n	800e422 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	681a      	ldr	r2, [r3, #0]
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e420:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800e422:	2301      	movs	r3, #1
 800e424:	e076      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800e426:	88fb      	ldrh	r3, [r7, #6]
 800e428:	2b01      	cmp	r3, #1
 800e42a:	d105      	bne.n	800e438 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e42c:	893b      	ldrh	r3, [r7, #8]
 800e42e:	b2da      	uxtb	r2, r3
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	611a      	str	r2, [r3, #16]
 800e436:	e021      	b.n	800e47c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800e438:	893b      	ldrh	r3, [r7, #8]
 800e43a:	0a1b      	lsrs	r3, r3, #8
 800e43c:	b29b      	uxth	r3, r3
 800e43e:	b2da      	uxtb	r2, r3
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e448:	6a39      	ldr	r1, [r7, #32]
 800e44a:	68f8      	ldr	r0, [r7, #12]
 800e44c:	f000 f982 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800e450:	4603      	mov	r3, r0
 800e452:	2b00      	cmp	r3, #0
 800e454:	d00d      	beq.n	800e472 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e45a:	2b04      	cmp	r3, #4
 800e45c:	d107      	bne.n	800e46e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	681a      	ldr	r2, [r3, #0]
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e46c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800e46e:	2301      	movs	r3, #1
 800e470:	e050      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800e472:	893b      	ldrh	r3, [r7, #8]
 800e474:	b2da      	uxtb	r2, r3
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800e47c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e47e:	6a39      	ldr	r1, [r7, #32]
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f000 f967 	bl	800e754 <I2C_WaitOnTXEFlagUntilTimeout>
 800e486:	4603      	mov	r3, r0
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d00d      	beq.n	800e4a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e490:	2b04      	cmp	r3, #4
 800e492:	d107      	bne.n	800e4a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	681a      	ldr	r2, [r3, #0]
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e4a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800e4a4:	2301      	movs	r3, #1
 800e4a6:	e035      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	681a      	ldr	r2, [r3, #0]
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e4b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800e4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4ba:	9300      	str	r3, [sp, #0]
 800e4bc:	6a3b      	ldr	r3, [r7, #32]
 800e4be:	2200      	movs	r2, #0
 800e4c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800e4c4:	68f8      	ldr	r0, [r7, #12]
 800e4c6:	f000 f82b 	bl	800e520 <I2C_WaitOnFlagUntilTimeout>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d00d      	beq.n	800e4ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e4da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e4de:	d103      	bne.n	800e4e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e4e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800e4e8:	2303      	movs	r3, #3
 800e4ea:	e013      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800e4ec:	897b      	ldrh	r3, [r7, #10]
 800e4ee:	b2db      	uxtb	r3, r3
 800e4f0:	f043 0301 	orr.w	r3, r3, #1
 800e4f4:	b2da      	uxtb	r2, r3
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800e4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4fe:	6a3a      	ldr	r2, [r7, #32]
 800e500:	4906      	ldr	r1, [pc, #24]	@ (800e51c <I2C_RequestMemoryRead+0x1cc>)
 800e502:	68f8      	ldr	r0, [r7, #12]
 800e504:	f000 f886 	bl	800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800e508:	4603      	mov	r3, r0
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d001      	beq.n	800e512 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800e50e:	2301      	movs	r3, #1
 800e510:	e000      	b.n	800e514 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800e512:	2300      	movs	r3, #0
}
 800e514:	4618      	mov	r0, r3
 800e516:	3718      	adds	r7, #24
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}
 800e51c:	00010002 	.word	0x00010002

0800e520 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b084      	sub	sp, #16
 800e524:	af00      	add	r7, sp, #0
 800e526:	60f8      	str	r0, [r7, #12]
 800e528:	60b9      	str	r1, [r7, #8]
 800e52a:	603b      	str	r3, [r7, #0]
 800e52c:	4613      	mov	r3, r2
 800e52e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800e530:	e048      	b.n	800e5c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e538:	d044      	beq.n	800e5c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e53a:	f7fd fdab 	bl	800c094 <HAL_GetTick>
 800e53e:	4602      	mov	r2, r0
 800e540:	69bb      	ldr	r3, [r7, #24]
 800e542:	1ad3      	subs	r3, r2, r3
 800e544:	683a      	ldr	r2, [r7, #0]
 800e546:	429a      	cmp	r2, r3
 800e548:	d302      	bcc.n	800e550 <I2C_WaitOnFlagUntilTimeout+0x30>
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d139      	bne.n	800e5c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	0c1b      	lsrs	r3, r3, #16
 800e554:	b2db      	uxtb	r3, r3
 800e556:	2b01      	cmp	r3, #1
 800e558:	d10d      	bne.n	800e576 <I2C_WaitOnFlagUntilTimeout+0x56>
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	695b      	ldr	r3, [r3, #20]
 800e560:	43da      	mvns	r2, r3
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	4013      	ands	r3, r2
 800e566:	b29b      	uxth	r3, r3
 800e568:	2b00      	cmp	r3, #0
 800e56a:	bf0c      	ite	eq
 800e56c:	2301      	moveq	r3, #1
 800e56e:	2300      	movne	r3, #0
 800e570:	b2db      	uxtb	r3, r3
 800e572:	461a      	mov	r2, r3
 800e574:	e00c      	b.n	800e590 <I2C_WaitOnFlagUntilTimeout+0x70>
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	699b      	ldr	r3, [r3, #24]
 800e57c:	43da      	mvns	r2, r3
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	4013      	ands	r3, r2
 800e582:	b29b      	uxth	r3, r3
 800e584:	2b00      	cmp	r3, #0
 800e586:	bf0c      	ite	eq
 800e588:	2301      	moveq	r3, #1
 800e58a:	2300      	movne	r3, #0
 800e58c:	b2db      	uxtb	r3, r3
 800e58e:	461a      	mov	r2, r3
 800e590:	79fb      	ldrb	r3, [r7, #7]
 800e592:	429a      	cmp	r2, r3
 800e594:	d116      	bne.n	800e5c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	2200      	movs	r2, #0
 800e59a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	2220      	movs	r2, #32
 800e5a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5b0:	f043 0220 	orr.w	r2, r3, #32
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800e5c0:	2301      	movs	r3, #1
 800e5c2:	e023      	b.n	800e60c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	0c1b      	lsrs	r3, r3, #16
 800e5c8:	b2db      	uxtb	r3, r3
 800e5ca:	2b01      	cmp	r3, #1
 800e5cc:	d10d      	bne.n	800e5ea <I2C_WaitOnFlagUntilTimeout+0xca>
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	695b      	ldr	r3, [r3, #20]
 800e5d4:	43da      	mvns	r2, r3
 800e5d6:	68bb      	ldr	r3, [r7, #8]
 800e5d8:	4013      	ands	r3, r2
 800e5da:	b29b      	uxth	r3, r3
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	bf0c      	ite	eq
 800e5e0:	2301      	moveq	r3, #1
 800e5e2:	2300      	movne	r3, #0
 800e5e4:	b2db      	uxtb	r3, r3
 800e5e6:	461a      	mov	r2, r3
 800e5e8:	e00c      	b.n	800e604 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	699b      	ldr	r3, [r3, #24]
 800e5f0:	43da      	mvns	r2, r3
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	4013      	ands	r3, r2
 800e5f6:	b29b      	uxth	r3, r3
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	bf0c      	ite	eq
 800e5fc:	2301      	moveq	r3, #1
 800e5fe:	2300      	movne	r3, #0
 800e600:	b2db      	uxtb	r3, r3
 800e602:	461a      	mov	r2, r3
 800e604:	79fb      	ldrb	r3, [r7, #7]
 800e606:	429a      	cmp	r2, r3
 800e608:	d093      	beq.n	800e532 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e60a:	2300      	movs	r3, #0
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3710      	adds	r7, #16
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}

0800e614 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b084      	sub	sp, #16
 800e618:	af00      	add	r7, sp, #0
 800e61a:	60f8      	str	r0, [r7, #12]
 800e61c:	60b9      	str	r1, [r7, #8]
 800e61e:	607a      	str	r2, [r7, #4]
 800e620:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800e622:	e071      	b.n	800e708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	695b      	ldr	r3, [r3, #20]
 800e62a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e62e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e632:	d123      	bne.n	800e67c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	681a      	ldr	r2, [r3, #0]
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e642:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800e64c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	2200      	movs	r2, #0
 800e652:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	2220      	movs	r2, #32
 800e658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2200      	movs	r2, #0
 800e660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e668:	f043 0204 	orr.w	r2, r3, #4
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2200      	movs	r2, #0
 800e674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800e678:	2301      	movs	r3, #1
 800e67a:	e067      	b.n	800e74c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e682:	d041      	beq.n	800e708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e684:	f7fd fd06 	bl	800c094 <HAL_GetTick>
 800e688:	4602      	mov	r2, r0
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	1ad3      	subs	r3, r2, r3
 800e68e:	687a      	ldr	r2, [r7, #4]
 800e690:	429a      	cmp	r2, r3
 800e692:	d302      	bcc.n	800e69a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d136      	bne.n	800e708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	0c1b      	lsrs	r3, r3, #16
 800e69e:	b2db      	uxtb	r3, r3
 800e6a0:	2b01      	cmp	r3, #1
 800e6a2:	d10c      	bne.n	800e6be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	695b      	ldr	r3, [r3, #20]
 800e6aa:	43da      	mvns	r2, r3
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	4013      	ands	r3, r2
 800e6b0:	b29b      	uxth	r3, r3
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	bf14      	ite	ne
 800e6b6:	2301      	movne	r3, #1
 800e6b8:	2300      	moveq	r3, #0
 800e6ba:	b2db      	uxtb	r3, r3
 800e6bc:	e00b      	b.n	800e6d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	699b      	ldr	r3, [r3, #24]
 800e6c4:	43da      	mvns	r2, r3
 800e6c6:	68bb      	ldr	r3, [r7, #8]
 800e6c8:	4013      	ands	r3, r2
 800e6ca:	b29b      	uxth	r3, r3
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	bf14      	ite	ne
 800e6d0:	2301      	movne	r3, #1
 800e6d2:	2300      	moveq	r3, #0
 800e6d4:	b2db      	uxtb	r3, r3
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d016      	beq.n	800e708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	2220      	movs	r2, #32
 800e6e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6f4:	f043 0220 	orr.w	r2, r3, #32
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	2200      	movs	r2, #0
 800e700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800e704:	2301      	movs	r3, #1
 800e706:	e021      	b.n	800e74c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800e708:	68bb      	ldr	r3, [r7, #8]
 800e70a:	0c1b      	lsrs	r3, r3, #16
 800e70c:	b2db      	uxtb	r3, r3
 800e70e:	2b01      	cmp	r3, #1
 800e710:	d10c      	bne.n	800e72c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	695b      	ldr	r3, [r3, #20]
 800e718:	43da      	mvns	r2, r3
 800e71a:	68bb      	ldr	r3, [r7, #8]
 800e71c:	4013      	ands	r3, r2
 800e71e:	b29b      	uxth	r3, r3
 800e720:	2b00      	cmp	r3, #0
 800e722:	bf14      	ite	ne
 800e724:	2301      	movne	r3, #1
 800e726:	2300      	moveq	r3, #0
 800e728:	b2db      	uxtb	r3, r3
 800e72a:	e00b      	b.n	800e744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	699b      	ldr	r3, [r3, #24]
 800e732:	43da      	mvns	r2, r3
 800e734:	68bb      	ldr	r3, [r7, #8]
 800e736:	4013      	ands	r3, r2
 800e738:	b29b      	uxth	r3, r3
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	bf14      	ite	ne
 800e73e:	2301      	movne	r3, #1
 800e740:	2300      	moveq	r3, #0
 800e742:	b2db      	uxtb	r3, r3
 800e744:	2b00      	cmp	r3, #0
 800e746:	f47f af6d 	bne.w	800e624 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800e74a:	2300      	movs	r3, #0
}
 800e74c:	4618      	mov	r0, r3
 800e74e:	3710      	adds	r7, #16
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}

0800e754 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b084      	sub	sp, #16
 800e758:	af00      	add	r7, sp, #0
 800e75a:	60f8      	str	r0, [r7, #12]
 800e75c:	60b9      	str	r1, [r7, #8]
 800e75e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800e760:	e034      	b.n	800e7cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800e762:	68f8      	ldr	r0, [r7, #12]
 800e764:	f000 f8e3 	bl	800e92e <I2C_IsAcknowledgeFailed>
 800e768:	4603      	mov	r3, r0
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d001      	beq.n	800e772 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800e76e:	2301      	movs	r3, #1
 800e770:	e034      	b.n	800e7dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e772:	68bb      	ldr	r3, [r7, #8]
 800e774:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e778:	d028      	beq.n	800e7cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e77a:	f7fd fc8b 	bl	800c094 <HAL_GetTick>
 800e77e:	4602      	mov	r2, r0
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	1ad3      	subs	r3, r2, r3
 800e784:	68ba      	ldr	r2, [r7, #8]
 800e786:	429a      	cmp	r2, r3
 800e788:	d302      	bcc.n	800e790 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800e78a:	68bb      	ldr	r3, [r7, #8]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d11d      	bne.n	800e7cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	695b      	ldr	r3, [r3, #20]
 800e796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e79a:	2b80      	cmp	r3, #128	@ 0x80
 800e79c:	d016      	beq.n	800e7cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2220      	movs	r2, #32
 800e7a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7b8:	f043 0220 	orr.w	r2, r3, #32
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	e007      	b.n	800e7dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	695b      	ldr	r3, [r3, #20]
 800e7d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e7d6:	2b80      	cmp	r3, #128	@ 0x80
 800e7d8:	d1c3      	bne.n	800e762 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800e7da:	2300      	movs	r3, #0
}
 800e7dc:	4618      	mov	r0, r3
 800e7de:	3710      	adds	r7, #16
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}

0800e7e4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b084      	sub	sp, #16
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	60f8      	str	r0, [r7, #12]
 800e7ec:	60b9      	str	r1, [r7, #8]
 800e7ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800e7f0:	e034      	b.n	800e85c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800e7f2:	68f8      	ldr	r0, [r7, #12]
 800e7f4:	f000 f89b 	bl	800e92e <I2C_IsAcknowledgeFailed>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d001      	beq.n	800e802 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e034      	b.n	800e86c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e802:	68bb      	ldr	r3, [r7, #8]
 800e804:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e808:	d028      	beq.n	800e85c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e80a:	f7fd fc43 	bl	800c094 <HAL_GetTick>
 800e80e:	4602      	mov	r2, r0
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	1ad3      	subs	r3, r2, r3
 800e814:	68ba      	ldr	r2, [r7, #8]
 800e816:	429a      	cmp	r2, r3
 800e818:	d302      	bcc.n	800e820 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d11d      	bne.n	800e85c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	695b      	ldr	r3, [r3, #20]
 800e826:	f003 0304 	and.w	r3, r3, #4
 800e82a:	2b04      	cmp	r3, #4
 800e82c:	d016      	beq.n	800e85c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	2200      	movs	r2, #0
 800e832:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	2220      	movs	r2, #32
 800e838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	2200      	movs	r2, #0
 800e840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e848:	f043 0220 	orr.w	r2, r3, #32
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2200      	movs	r2, #0
 800e854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e007      	b.n	800e86c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	695b      	ldr	r3, [r3, #20]
 800e862:	f003 0304 	and.w	r3, r3, #4
 800e866:	2b04      	cmp	r3, #4
 800e868:	d1c3      	bne.n	800e7f2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800e86a:	2300      	movs	r3, #0
}
 800e86c:	4618      	mov	r0, r3
 800e86e:	3710      	adds	r7, #16
 800e870:	46bd      	mov	sp, r7
 800e872:	bd80      	pop	{r7, pc}

0800e874 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b084      	sub	sp, #16
 800e878:	af00      	add	r7, sp, #0
 800e87a:	60f8      	str	r0, [r7, #12]
 800e87c:	60b9      	str	r1, [r7, #8]
 800e87e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800e880:	e049      	b.n	800e916 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	695b      	ldr	r3, [r3, #20]
 800e888:	f003 0310 	and.w	r3, r3, #16
 800e88c:	2b10      	cmp	r3, #16
 800e88e:	d119      	bne.n	800e8c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	f06f 0210 	mvn.w	r2, #16
 800e898:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	2200      	movs	r2, #0
 800e89e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	2220      	movs	r2, #32
 800e8a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2200      	movs	r2, #0
 800e8ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	e030      	b.n	800e926 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e8c4:	f7fd fbe6 	bl	800c094 <HAL_GetTick>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	1ad3      	subs	r3, r2, r3
 800e8ce:	68ba      	ldr	r2, [r7, #8]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d302      	bcc.n	800e8da <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d11d      	bne.n	800e916 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	695b      	ldr	r3, [r3, #20]
 800e8e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8e4:	2b40      	cmp	r3, #64	@ 0x40
 800e8e6:	d016      	beq.n	800e916 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	2220      	movs	r2, #32
 800e8f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e902:	f043 0220 	orr.w	r2, r3, #32
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	2200      	movs	r2, #0
 800e90e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800e912:	2301      	movs	r3, #1
 800e914:	e007      	b.n	800e926 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	695b      	ldr	r3, [r3, #20]
 800e91c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e920:	2b40      	cmp	r3, #64	@ 0x40
 800e922:	d1ae      	bne.n	800e882 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800e924:	2300      	movs	r3, #0
}
 800e926:	4618      	mov	r0, r3
 800e928:	3710      	adds	r7, #16
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd80      	pop	{r7, pc}

0800e92e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800e92e:	b480      	push	{r7}
 800e930:	b083      	sub	sp, #12
 800e932:	af00      	add	r7, sp, #0
 800e934:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	695b      	ldr	r3, [r3, #20]
 800e93c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e944:	d11b      	bne.n	800e97e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800e94e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2200      	movs	r2, #0
 800e954:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	2220      	movs	r2, #32
 800e95a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2200      	movs	r2, #0
 800e962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e96a:	f043 0204 	orr.w	r2, r3, #4
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	2200      	movs	r2, #0
 800e976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800e97a:	2301      	movs	r3, #1
 800e97c:	e000      	b.n	800e980 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800e97e:	2300      	movs	r3, #0
}
 800e980:	4618      	mov	r0, r3
 800e982:	370c      	adds	r7, #12
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr

0800e98c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b086      	sub	sp, #24
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d101      	bne.n	800e99e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e99a:	2301      	movs	r3, #1
 800e99c:	e267      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f003 0301 	and.w	r3, r3, #1
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d075      	beq.n	800ea96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800e9aa:	4b88      	ldr	r3, [pc, #544]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800e9ac:	689b      	ldr	r3, [r3, #8]
 800e9ae:	f003 030c 	and.w	r3, r3, #12
 800e9b2:	2b04      	cmp	r3, #4
 800e9b4:	d00c      	beq.n	800e9d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e9b6:	4b85      	ldr	r3, [pc, #532]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800e9b8:	689b      	ldr	r3, [r3, #8]
 800e9ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800e9be:	2b08      	cmp	r3, #8
 800e9c0:	d112      	bne.n	800e9e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e9c2:	4b82      	ldr	r3, [pc, #520]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800e9c4:	685b      	ldr	r3, [r3, #4]
 800e9c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e9ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e9ce:	d10b      	bne.n	800e9e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e9d0:	4b7e      	ldr	r3, [pc, #504]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d05b      	beq.n	800ea94 <HAL_RCC_OscConfig+0x108>
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d157      	bne.n	800ea94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800e9e4:	2301      	movs	r3, #1
 800e9e6:	e242      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	685b      	ldr	r3, [r3, #4]
 800e9ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e9f0:	d106      	bne.n	800ea00 <HAL_RCC_OscConfig+0x74>
 800e9f2:	4b76      	ldr	r3, [pc, #472]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	4a75      	ldr	r2, [pc, #468]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800e9f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e9fc:	6013      	str	r3, [r2, #0]
 800e9fe:	e01d      	b.n	800ea3c <HAL_RCC_OscConfig+0xb0>
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	685b      	ldr	r3, [r3, #4]
 800ea04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ea08:	d10c      	bne.n	800ea24 <HAL_RCC_OscConfig+0x98>
 800ea0a:	4b70      	ldr	r3, [pc, #448]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	4a6f      	ldr	r2, [pc, #444]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ea14:	6013      	str	r3, [r2, #0]
 800ea16:	4b6d      	ldr	r3, [pc, #436]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	4a6c      	ldr	r2, [pc, #432]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ea20:	6013      	str	r3, [r2, #0]
 800ea22:	e00b      	b.n	800ea3c <HAL_RCC_OscConfig+0xb0>
 800ea24:	4b69      	ldr	r3, [pc, #420]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	4a68      	ldr	r2, [pc, #416]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ea2e:	6013      	str	r3, [r2, #0]
 800ea30:	4b66      	ldr	r3, [pc, #408]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4a65      	ldr	r2, [pc, #404]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ea3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	685b      	ldr	r3, [r3, #4]
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d013      	beq.n	800ea6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ea44:	f7fd fb26 	bl	800c094 <HAL_GetTick>
 800ea48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ea4a:	e008      	b.n	800ea5e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ea4c:	f7fd fb22 	bl	800c094 <HAL_GetTick>
 800ea50:	4602      	mov	r2, r0
 800ea52:	693b      	ldr	r3, [r7, #16]
 800ea54:	1ad3      	subs	r3, r2, r3
 800ea56:	2b64      	cmp	r3, #100	@ 0x64
 800ea58:	d901      	bls.n	800ea5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ea5a:	2303      	movs	r3, #3
 800ea5c:	e207      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ea5e:	4b5b      	ldr	r3, [pc, #364]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d0f0      	beq.n	800ea4c <HAL_RCC_OscConfig+0xc0>
 800ea6a:	e014      	b.n	800ea96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ea6c:	f7fd fb12 	bl	800c094 <HAL_GetTick>
 800ea70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ea72:	e008      	b.n	800ea86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ea74:	f7fd fb0e 	bl	800c094 <HAL_GetTick>
 800ea78:	4602      	mov	r2, r0
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	1ad3      	subs	r3, r2, r3
 800ea7e:	2b64      	cmp	r3, #100	@ 0x64
 800ea80:	d901      	bls.n	800ea86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ea82:	2303      	movs	r3, #3
 800ea84:	e1f3      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ea86:	4b51      	ldr	r3, [pc, #324]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d1f0      	bne.n	800ea74 <HAL_RCC_OscConfig+0xe8>
 800ea92:	e000      	b.n	800ea96 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ea94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	f003 0302 	and.w	r3, r3, #2
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d063      	beq.n	800eb6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800eaa2:	4b4a      	ldr	r3, [pc, #296]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eaa4:	689b      	ldr	r3, [r3, #8]
 800eaa6:	f003 030c 	and.w	r3, r3, #12
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d00b      	beq.n	800eac6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800eaae:	4b47      	ldr	r3, [pc, #284]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800eab6:	2b08      	cmp	r3, #8
 800eab8:	d11c      	bne.n	800eaf4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800eaba:	4b44      	ldr	r3, [pc, #272]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eabc:	685b      	ldr	r3, [r3, #4]
 800eabe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d116      	bne.n	800eaf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800eac6:	4b41      	ldr	r3, [pc, #260]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	f003 0302 	and.w	r3, r3, #2
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d005      	beq.n	800eade <HAL_RCC_OscConfig+0x152>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	68db      	ldr	r3, [r3, #12]
 800ead6:	2b01      	cmp	r3, #1
 800ead8:	d001      	beq.n	800eade <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800eada:	2301      	movs	r3, #1
 800eadc:	e1c7      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800eade:	4b3b      	ldr	r3, [pc, #236]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	691b      	ldr	r3, [r3, #16]
 800eaea:	00db      	lsls	r3, r3, #3
 800eaec:	4937      	ldr	r1, [pc, #220]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800eaf2:	e03a      	b.n	800eb6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	68db      	ldr	r3, [r3, #12]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d020      	beq.n	800eb3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800eafc:	4b34      	ldr	r3, [pc, #208]	@ (800ebd0 <HAL_RCC_OscConfig+0x244>)
 800eafe:	2201      	movs	r2, #1
 800eb00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb02:	f7fd fac7 	bl	800c094 <HAL_GetTick>
 800eb06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800eb08:	e008      	b.n	800eb1c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800eb0a:	f7fd fac3 	bl	800c094 <HAL_GetTick>
 800eb0e:	4602      	mov	r2, r0
 800eb10:	693b      	ldr	r3, [r7, #16]
 800eb12:	1ad3      	subs	r3, r2, r3
 800eb14:	2b02      	cmp	r3, #2
 800eb16:	d901      	bls.n	800eb1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800eb18:	2303      	movs	r3, #3
 800eb1a:	e1a8      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800eb1c:	4b2b      	ldr	r3, [pc, #172]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	f003 0302 	and.w	r3, r3, #2
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d0f0      	beq.n	800eb0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800eb28:	4b28      	ldr	r3, [pc, #160]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	691b      	ldr	r3, [r3, #16]
 800eb34:	00db      	lsls	r3, r3, #3
 800eb36:	4925      	ldr	r1, [pc, #148]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eb38:	4313      	orrs	r3, r2
 800eb3a:	600b      	str	r3, [r1, #0]
 800eb3c:	e015      	b.n	800eb6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800eb3e:	4b24      	ldr	r3, [pc, #144]	@ (800ebd0 <HAL_RCC_OscConfig+0x244>)
 800eb40:	2200      	movs	r2, #0
 800eb42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb44:	f7fd faa6 	bl	800c094 <HAL_GetTick>
 800eb48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800eb4a:	e008      	b.n	800eb5e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800eb4c:	f7fd faa2 	bl	800c094 <HAL_GetTick>
 800eb50:	4602      	mov	r2, r0
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	1ad3      	subs	r3, r2, r3
 800eb56:	2b02      	cmp	r3, #2
 800eb58:	d901      	bls.n	800eb5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800eb5a:	2303      	movs	r3, #3
 800eb5c:	e187      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800eb5e:	4b1b      	ldr	r3, [pc, #108]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f003 0302 	and.w	r3, r3, #2
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d1f0      	bne.n	800eb4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	f003 0308 	and.w	r3, r3, #8
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d036      	beq.n	800ebe4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	695b      	ldr	r3, [r3, #20]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d016      	beq.n	800ebac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800eb7e:	4b15      	ldr	r3, [pc, #84]	@ (800ebd4 <HAL_RCC_OscConfig+0x248>)
 800eb80:	2201      	movs	r2, #1
 800eb82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb84:	f7fd fa86 	bl	800c094 <HAL_GetTick>
 800eb88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800eb8a:	e008      	b.n	800eb9e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800eb8c:	f7fd fa82 	bl	800c094 <HAL_GetTick>
 800eb90:	4602      	mov	r2, r0
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	1ad3      	subs	r3, r2, r3
 800eb96:	2b02      	cmp	r3, #2
 800eb98:	d901      	bls.n	800eb9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800eb9a:	2303      	movs	r3, #3
 800eb9c:	e167      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800eb9e:	4b0b      	ldr	r3, [pc, #44]	@ (800ebcc <HAL_RCC_OscConfig+0x240>)
 800eba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eba2:	f003 0302 	and.w	r3, r3, #2
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d0f0      	beq.n	800eb8c <HAL_RCC_OscConfig+0x200>
 800ebaa:	e01b      	b.n	800ebe4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ebac:	4b09      	ldr	r3, [pc, #36]	@ (800ebd4 <HAL_RCC_OscConfig+0x248>)
 800ebae:	2200      	movs	r2, #0
 800ebb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ebb2:	f7fd fa6f 	bl	800c094 <HAL_GetTick>
 800ebb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ebb8:	e00e      	b.n	800ebd8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ebba:	f7fd fa6b 	bl	800c094 <HAL_GetTick>
 800ebbe:	4602      	mov	r2, r0
 800ebc0:	693b      	ldr	r3, [r7, #16]
 800ebc2:	1ad3      	subs	r3, r2, r3
 800ebc4:	2b02      	cmp	r3, #2
 800ebc6:	d907      	bls.n	800ebd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800ebc8:	2303      	movs	r3, #3
 800ebca:	e150      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
 800ebcc:	40023800 	.word	0x40023800
 800ebd0:	42470000 	.word	0x42470000
 800ebd4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ebd8:	4b88      	ldr	r3, [pc, #544]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ebda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebdc:	f003 0302 	and.w	r3, r3, #2
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d1ea      	bne.n	800ebba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	f003 0304 	and.w	r3, r3, #4
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	f000 8097 	beq.w	800ed20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ebf6:	4b81      	ldr	r3, [pc, #516]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ebf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d10f      	bne.n	800ec22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ec02:	2300      	movs	r3, #0
 800ec04:	60bb      	str	r3, [r7, #8]
 800ec06:	4b7d      	ldr	r3, [pc, #500]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec0a:	4a7c      	ldr	r2, [pc, #496]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ec10:	6413      	str	r3, [r2, #64]	@ 0x40
 800ec12:	4b7a      	ldr	r3, [pc, #488]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ec1a:	60bb      	str	r3, [r7, #8]
 800ec1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ec1e:	2301      	movs	r3, #1
 800ec20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ec22:	4b77      	ldr	r3, [pc, #476]	@ (800ee00 <HAL_RCC_OscConfig+0x474>)
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d118      	bne.n	800ec60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ec2e:	4b74      	ldr	r3, [pc, #464]	@ (800ee00 <HAL_RCC_OscConfig+0x474>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	4a73      	ldr	r2, [pc, #460]	@ (800ee00 <HAL_RCC_OscConfig+0x474>)
 800ec34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ec38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ec3a:	f7fd fa2b 	bl	800c094 <HAL_GetTick>
 800ec3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ec40:	e008      	b.n	800ec54 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ec42:	f7fd fa27 	bl	800c094 <HAL_GetTick>
 800ec46:	4602      	mov	r2, r0
 800ec48:	693b      	ldr	r3, [r7, #16]
 800ec4a:	1ad3      	subs	r3, r2, r3
 800ec4c:	2b02      	cmp	r3, #2
 800ec4e:	d901      	bls.n	800ec54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800ec50:	2303      	movs	r3, #3
 800ec52:	e10c      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ec54:	4b6a      	ldr	r3, [pc, #424]	@ (800ee00 <HAL_RCC_OscConfig+0x474>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d0f0      	beq.n	800ec42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	689b      	ldr	r3, [r3, #8]
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d106      	bne.n	800ec76 <HAL_RCC_OscConfig+0x2ea>
 800ec68:	4b64      	ldr	r3, [pc, #400]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec6c:	4a63      	ldr	r2, [pc, #396]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec6e:	f043 0301 	orr.w	r3, r3, #1
 800ec72:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec74:	e01c      	b.n	800ecb0 <HAL_RCC_OscConfig+0x324>
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	689b      	ldr	r3, [r3, #8]
 800ec7a:	2b05      	cmp	r3, #5
 800ec7c:	d10c      	bne.n	800ec98 <HAL_RCC_OscConfig+0x30c>
 800ec7e:	4b5f      	ldr	r3, [pc, #380]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec82:	4a5e      	ldr	r2, [pc, #376]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec84:	f043 0304 	orr.w	r3, r3, #4
 800ec88:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec8a:	4b5c      	ldr	r3, [pc, #368]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec8e:	4a5b      	ldr	r2, [pc, #364]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec90:	f043 0301 	orr.w	r3, r3, #1
 800ec94:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec96:	e00b      	b.n	800ecb0 <HAL_RCC_OscConfig+0x324>
 800ec98:	4b58      	ldr	r3, [pc, #352]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec9c:	4a57      	ldr	r2, [pc, #348]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ec9e:	f023 0301 	bic.w	r3, r3, #1
 800eca2:	6713      	str	r3, [r2, #112]	@ 0x70
 800eca4:	4b55      	ldr	r3, [pc, #340]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800eca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eca8:	4a54      	ldr	r2, [pc, #336]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ecaa:	f023 0304 	bic.w	r3, r3, #4
 800ecae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	689b      	ldr	r3, [r3, #8]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d015      	beq.n	800ece4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ecb8:	f7fd f9ec 	bl	800c094 <HAL_GetTick>
 800ecbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ecbe:	e00a      	b.n	800ecd6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ecc0:	f7fd f9e8 	bl	800c094 <HAL_GetTick>
 800ecc4:	4602      	mov	r2, r0
 800ecc6:	693b      	ldr	r3, [r7, #16]
 800ecc8:	1ad3      	subs	r3, r2, r3
 800ecca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ecce:	4293      	cmp	r3, r2
 800ecd0:	d901      	bls.n	800ecd6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800ecd2:	2303      	movs	r3, #3
 800ecd4:	e0cb      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ecd6:	4b49      	ldr	r3, [pc, #292]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ecd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ecda:	f003 0302 	and.w	r3, r3, #2
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d0ee      	beq.n	800ecc0 <HAL_RCC_OscConfig+0x334>
 800ece2:	e014      	b.n	800ed0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ece4:	f7fd f9d6 	bl	800c094 <HAL_GetTick>
 800ece8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ecea:	e00a      	b.n	800ed02 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ecec:	f7fd f9d2 	bl	800c094 <HAL_GetTick>
 800ecf0:	4602      	mov	r2, r0
 800ecf2:	693b      	ldr	r3, [r7, #16]
 800ecf4:	1ad3      	subs	r3, r2, r3
 800ecf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ecfa:	4293      	cmp	r3, r2
 800ecfc:	d901      	bls.n	800ed02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800ecfe:	2303      	movs	r3, #3
 800ed00:	e0b5      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ed02:	4b3e      	ldr	r3, [pc, #248]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ed04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ed06:	f003 0302 	and.w	r3, r3, #2
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d1ee      	bne.n	800ecec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ed0e:	7dfb      	ldrb	r3, [r7, #23]
 800ed10:	2b01      	cmp	r3, #1
 800ed12:	d105      	bne.n	800ed20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ed14:	4b39      	ldr	r3, [pc, #228]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ed16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed18:	4a38      	ldr	r2, [pc, #224]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ed1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ed1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	699b      	ldr	r3, [r3, #24]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	f000 80a1 	beq.w	800ee6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ed2a:	4b34      	ldr	r3, [pc, #208]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ed2c:	689b      	ldr	r3, [r3, #8]
 800ed2e:	f003 030c 	and.w	r3, r3, #12
 800ed32:	2b08      	cmp	r3, #8
 800ed34:	d05c      	beq.n	800edf0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	699b      	ldr	r3, [r3, #24]
 800ed3a:	2b02      	cmp	r3, #2
 800ed3c:	d141      	bne.n	800edc2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ed3e:	4b31      	ldr	r3, [pc, #196]	@ (800ee04 <HAL_RCC_OscConfig+0x478>)
 800ed40:	2200      	movs	r2, #0
 800ed42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ed44:	f7fd f9a6 	bl	800c094 <HAL_GetTick>
 800ed48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ed4a:	e008      	b.n	800ed5e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ed4c:	f7fd f9a2 	bl	800c094 <HAL_GetTick>
 800ed50:	4602      	mov	r2, r0
 800ed52:	693b      	ldr	r3, [r7, #16]
 800ed54:	1ad3      	subs	r3, r2, r3
 800ed56:	2b02      	cmp	r3, #2
 800ed58:	d901      	bls.n	800ed5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800ed5a:	2303      	movs	r3, #3
 800ed5c:	e087      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ed5e:	4b27      	ldr	r3, [pc, #156]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d1f0      	bne.n	800ed4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	69da      	ldr	r2, [r3, #28]
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6a1b      	ldr	r3, [r3, #32]
 800ed72:	431a      	orrs	r2, r3
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed78:	019b      	lsls	r3, r3, #6
 800ed7a:	431a      	orrs	r2, r3
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed80:	085b      	lsrs	r3, r3, #1
 800ed82:	3b01      	subs	r3, #1
 800ed84:	041b      	lsls	r3, r3, #16
 800ed86:	431a      	orrs	r2, r3
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed8c:	061b      	lsls	r3, r3, #24
 800ed8e:	491b      	ldr	r1, [pc, #108]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ed90:	4313      	orrs	r3, r2
 800ed92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ed94:	4b1b      	ldr	r3, [pc, #108]	@ (800ee04 <HAL_RCC_OscConfig+0x478>)
 800ed96:	2201      	movs	r2, #1
 800ed98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ed9a:	f7fd f97b 	bl	800c094 <HAL_GetTick>
 800ed9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800eda0:	e008      	b.n	800edb4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eda2:	f7fd f977 	bl	800c094 <HAL_GetTick>
 800eda6:	4602      	mov	r2, r0
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	1ad3      	subs	r3, r2, r3
 800edac:	2b02      	cmp	r3, #2
 800edae:	d901      	bls.n	800edb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800edb0:	2303      	movs	r3, #3
 800edb2:	e05c      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800edb4:	4b11      	ldr	r3, [pc, #68]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d0f0      	beq.n	800eda2 <HAL_RCC_OscConfig+0x416>
 800edc0:	e054      	b.n	800ee6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800edc2:	4b10      	ldr	r3, [pc, #64]	@ (800ee04 <HAL_RCC_OscConfig+0x478>)
 800edc4:	2200      	movs	r2, #0
 800edc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800edc8:	f7fd f964 	bl	800c094 <HAL_GetTick>
 800edcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800edce:	e008      	b.n	800ede2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800edd0:	f7fd f960 	bl	800c094 <HAL_GetTick>
 800edd4:	4602      	mov	r2, r0
 800edd6:	693b      	ldr	r3, [r7, #16]
 800edd8:	1ad3      	subs	r3, r2, r3
 800edda:	2b02      	cmp	r3, #2
 800eddc:	d901      	bls.n	800ede2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800edde:	2303      	movs	r3, #3
 800ede0:	e045      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ede2:	4b06      	ldr	r3, [pc, #24]	@ (800edfc <HAL_RCC_OscConfig+0x470>)
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800edea:	2b00      	cmp	r3, #0
 800edec:	d1f0      	bne.n	800edd0 <HAL_RCC_OscConfig+0x444>
 800edee:	e03d      	b.n	800ee6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	699b      	ldr	r3, [r3, #24]
 800edf4:	2b01      	cmp	r3, #1
 800edf6:	d107      	bne.n	800ee08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800edf8:	2301      	movs	r3, #1
 800edfa:	e038      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
 800edfc:	40023800 	.word	0x40023800
 800ee00:	40007000 	.word	0x40007000
 800ee04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ee08:	4b1b      	ldr	r3, [pc, #108]	@ (800ee78 <HAL_RCC_OscConfig+0x4ec>)
 800ee0a:	685b      	ldr	r3, [r3, #4]
 800ee0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	699b      	ldr	r3, [r3, #24]
 800ee12:	2b01      	cmp	r3, #1
 800ee14:	d028      	beq.n	800ee68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ee20:	429a      	cmp	r2, r3
 800ee22:	d121      	bne.n	800ee68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ee2e:	429a      	cmp	r2, r3
 800ee30:	d11a      	bne.n	800ee68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ee32:	68fa      	ldr	r2, [r7, #12]
 800ee34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ee38:	4013      	ands	r3, r2
 800ee3a:	687a      	ldr	r2, [r7, #4]
 800ee3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ee3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ee40:	4293      	cmp	r3, r2
 800ee42:	d111      	bne.n	800ee68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee4e:	085b      	lsrs	r3, r3, #1
 800ee50:	3b01      	subs	r3, #1
 800ee52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ee54:	429a      	cmp	r2, r3
 800ee56:	d107      	bne.n	800ee68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d001      	beq.n	800ee6c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ee68:	2301      	movs	r3, #1
 800ee6a:	e000      	b.n	800ee6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	3718      	adds	r7, #24
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}
 800ee76:	bf00      	nop
 800ee78:	40023800 	.word	0x40023800

0800ee7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b084      	sub	sp, #16
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d101      	bne.n	800ee90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ee8c:	2301      	movs	r3, #1
 800ee8e:	e0cc      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ee90:	4b68      	ldr	r3, [pc, #416]	@ (800f034 <HAL_RCC_ClockConfig+0x1b8>)
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	f003 0307 	and.w	r3, r3, #7
 800ee98:	683a      	ldr	r2, [r7, #0]
 800ee9a:	429a      	cmp	r2, r3
 800ee9c:	d90c      	bls.n	800eeb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ee9e:	4b65      	ldr	r3, [pc, #404]	@ (800f034 <HAL_RCC_ClockConfig+0x1b8>)
 800eea0:	683a      	ldr	r2, [r7, #0]
 800eea2:	b2d2      	uxtb	r2, r2
 800eea4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800eea6:	4b63      	ldr	r3, [pc, #396]	@ (800f034 <HAL_RCC_ClockConfig+0x1b8>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	f003 0307 	and.w	r3, r3, #7
 800eeae:	683a      	ldr	r2, [r7, #0]
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d001      	beq.n	800eeb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800eeb4:	2301      	movs	r3, #1
 800eeb6:	e0b8      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	f003 0302 	and.w	r3, r3, #2
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d020      	beq.n	800ef06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f003 0304 	and.w	r3, r3, #4
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d005      	beq.n	800eedc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800eed0:	4b59      	ldr	r3, [pc, #356]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800eed2:	689b      	ldr	r3, [r3, #8]
 800eed4:	4a58      	ldr	r2, [pc, #352]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800eed6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800eeda:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	f003 0308 	and.w	r3, r3, #8
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d005      	beq.n	800eef4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800eee8:	4b53      	ldr	r3, [pc, #332]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800eeea:	689b      	ldr	r3, [r3, #8]
 800eeec:	4a52      	ldr	r2, [pc, #328]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800eeee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800eef2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800eef4:	4b50      	ldr	r3, [pc, #320]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800eef6:	689b      	ldr	r3, [r3, #8]
 800eef8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	689b      	ldr	r3, [r3, #8]
 800ef00:	494d      	ldr	r1, [pc, #308]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef02:	4313      	orrs	r3, r2
 800ef04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	f003 0301 	and.w	r3, r3, #1
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d044      	beq.n	800ef9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	685b      	ldr	r3, [r3, #4]
 800ef16:	2b01      	cmp	r3, #1
 800ef18:	d107      	bne.n	800ef2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ef1a:	4b47      	ldr	r3, [pc, #284]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d119      	bne.n	800ef5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ef26:	2301      	movs	r3, #1
 800ef28:	e07f      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	2b02      	cmp	r3, #2
 800ef30:	d003      	beq.n	800ef3a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ef36:	2b03      	cmp	r3, #3
 800ef38:	d107      	bne.n	800ef4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ef3a:	4b3f      	ldr	r3, [pc, #252]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d109      	bne.n	800ef5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ef46:	2301      	movs	r3, #1
 800ef48:	e06f      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ef4a:	4b3b      	ldr	r3, [pc, #236]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	f003 0302 	and.w	r3, r3, #2
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d101      	bne.n	800ef5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ef56:	2301      	movs	r3, #1
 800ef58:	e067      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ef5a:	4b37      	ldr	r3, [pc, #220]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef5c:	689b      	ldr	r3, [r3, #8]
 800ef5e:	f023 0203 	bic.w	r2, r3, #3
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	685b      	ldr	r3, [r3, #4]
 800ef66:	4934      	ldr	r1, [pc, #208]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef68:	4313      	orrs	r3, r2
 800ef6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ef6c:	f7fd f892 	bl	800c094 <HAL_GetTick>
 800ef70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef72:	e00a      	b.n	800ef8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ef74:	f7fd f88e 	bl	800c094 <HAL_GetTick>
 800ef78:	4602      	mov	r2, r0
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	1ad3      	subs	r3, r2, r3
 800ef7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef82:	4293      	cmp	r3, r2
 800ef84:	d901      	bls.n	800ef8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ef86:	2303      	movs	r3, #3
 800ef88:	e04f      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef8a:	4b2b      	ldr	r3, [pc, #172]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800ef8c:	689b      	ldr	r3, [r3, #8]
 800ef8e:	f003 020c 	and.w	r2, r3, #12
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	685b      	ldr	r3, [r3, #4]
 800ef96:	009b      	lsls	r3, r3, #2
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d1eb      	bne.n	800ef74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ef9c:	4b25      	ldr	r3, [pc, #148]	@ (800f034 <HAL_RCC_ClockConfig+0x1b8>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	f003 0307 	and.w	r3, r3, #7
 800efa4:	683a      	ldr	r2, [r7, #0]
 800efa6:	429a      	cmp	r2, r3
 800efa8:	d20c      	bcs.n	800efc4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800efaa:	4b22      	ldr	r3, [pc, #136]	@ (800f034 <HAL_RCC_ClockConfig+0x1b8>)
 800efac:	683a      	ldr	r2, [r7, #0]
 800efae:	b2d2      	uxtb	r2, r2
 800efb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800efb2:	4b20      	ldr	r3, [pc, #128]	@ (800f034 <HAL_RCC_ClockConfig+0x1b8>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	f003 0307 	and.w	r3, r3, #7
 800efba:	683a      	ldr	r2, [r7, #0]
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d001      	beq.n	800efc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800efc0:	2301      	movs	r3, #1
 800efc2:	e032      	b.n	800f02a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	f003 0304 	and.w	r3, r3, #4
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d008      	beq.n	800efe2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800efd0:	4b19      	ldr	r3, [pc, #100]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800efd2:	689b      	ldr	r3, [r3, #8]
 800efd4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	68db      	ldr	r3, [r3, #12]
 800efdc:	4916      	ldr	r1, [pc, #88]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800efde:	4313      	orrs	r3, r2
 800efe0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	f003 0308 	and.w	r3, r3, #8
 800efea:	2b00      	cmp	r3, #0
 800efec:	d009      	beq.n	800f002 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800efee:	4b12      	ldr	r3, [pc, #72]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800eff0:	689b      	ldr	r3, [r3, #8]
 800eff2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	691b      	ldr	r3, [r3, #16]
 800effa:	00db      	lsls	r3, r3, #3
 800effc:	490e      	ldr	r1, [pc, #56]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800effe:	4313      	orrs	r3, r2
 800f000:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800f002:	f000 f821 	bl	800f048 <HAL_RCC_GetSysClockFreq>
 800f006:	4602      	mov	r2, r0
 800f008:	4b0b      	ldr	r3, [pc, #44]	@ (800f038 <HAL_RCC_ClockConfig+0x1bc>)
 800f00a:	689b      	ldr	r3, [r3, #8]
 800f00c:	091b      	lsrs	r3, r3, #4
 800f00e:	f003 030f 	and.w	r3, r3, #15
 800f012:	490a      	ldr	r1, [pc, #40]	@ (800f03c <HAL_RCC_ClockConfig+0x1c0>)
 800f014:	5ccb      	ldrb	r3, [r1, r3]
 800f016:	fa22 f303 	lsr.w	r3, r2, r3
 800f01a:	4a09      	ldr	r2, [pc, #36]	@ (800f040 <HAL_RCC_ClockConfig+0x1c4>)
 800f01c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800f01e:	4b09      	ldr	r3, [pc, #36]	@ (800f044 <HAL_RCC_ClockConfig+0x1c8>)
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	4618      	mov	r0, r3
 800f024:	f7fc fff2 	bl	800c00c <HAL_InitTick>

  return HAL_OK;
 800f028:	2300      	movs	r3, #0
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	3710      	adds	r7, #16
 800f02e:	46bd      	mov	sp, r7
 800f030:	bd80      	pop	{r7, pc}
 800f032:	bf00      	nop
 800f034:	40023c00 	.word	0x40023c00
 800f038:	40023800 	.word	0x40023800
 800f03c:	080173a4 	.word	0x080173a4
 800f040:	20000000 	.word	0x20000000
 800f044:	20000220 	.word	0x20000220

0800f048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f04c:	b094      	sub	sp, #80	@ 0x50
 800f04e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800f050:	2300      	movs	r3, #0
 800f052:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800f054:	2300      	movs	r3, #0
 800f056:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800f058:	2300      	movs	r3, #0
 800f05a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800f05c:	2300      	movs	r3, #0
 800f05e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f060:	4b79      	ldr	r3, [pc, #484]	@ (800f248 <HAL_RCC_GetSysClockFreq+0x200>)
 800f062:	689b      	ldr	r3, [r3, #8]
 800f064:	f003 030c 	and.w	r3, r3, #12
 800f068:	2b08      	cmp	r3, #8
 800f06a:	d00d      	beq.n	800f088 <HAL_RCC_GetSysClockFreq+0x40>
 800f06c:	2b08      	cmp	r3, #8
 800f06e:	f200 80e1 	bhi.w	800f234 <HAL_RCC_GetSysClockFreq+0x1ec>
 800f072:	2b00      	cmp	r3, #0
 800f074:	d002      	beq.n	800f07c <HAL_RCC_GetSysClockFreq+0x34>
 800f076:	2b04      	cmp	r3, #4
 800f078:	d003      	beq.n	800f082 <HAL_RCC_GetSysClockFreq+0x3a>
 800f07a:	e0db      	b.n	800f234 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f07c:	4b73      	ldr	r3, [pc, #460]	@ (800f24c <HAL_RCC_GetSysClockFreq+0x204>)
 800f07e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f080:	e0db      	b.n	800f23a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f082:	4b73      	ldr	r3, [pc, #460]	@ (800f250 <HAL_RCC_GetSysClockFreq+0x208>)
 800f084:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f086:	e0d8      	b.n	800f23a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f088:	4b6f      	ldr	r3, [pc, #444]	@ (800f248 <HAL_RCC_GetSysClockFreq+0x200>)
 800f08a:	685b      	ldr	r3, [r3, #4]
 800f08c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f090:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f092:	4b6d      	ldr	r3, [pc, #436]	@ (800f248 <HAL_RCC_GetSysClockFreq+0x200>)
 800f094:	685b      	ldr	r3, [r3, #4]
 800f096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d063      	beq.n	800f166 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f09e:	4b6a      	ldr	r3, [pc, #424]	@ (800f248 <HAL_RCC_GetSysClockFreq+0x200>)
 800f0a0:	685b      	ldr	r3, [r3, #4]
 800f0a2:	099b      	lsrs	r3, r3, #6
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f0a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800f0aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f0b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f0ba:	4622      	mov	r2, r4
 800f0bc:	462b      	mov	r3, r5
 800f0be:	f04f 0000 	mov.w	r0, #0
 800f0c2:	f04f 0100 	mov.w	r1, #0
 800f0c6:	0159      	lsls	r1, r3, #5
 800f0c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f0cc:	0150      	lsls	r0, r2, #5
 800f0ce:	4602      	mov	r2, r0
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	4621      	mov	r1, r4
 800f0d4:	1a51      	subs	r1, r2, r1
 800f0d6:	6139      	str	r1, [r7, #16]
 800f0d8:	4629      	mov	r1, r5
 800f0da:	eb63 0301 	sbc.w	r3, r3, r1
 800f0de:	617b      	str	r3, [r7, #20]
 800f0e0:	f04f 0200 	mov.w	r2, #0
 800f0e4:	f04f 0300 	mov.w	r3, #0
 800f0e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800f0ec:	4659      	mov	r1, fp
 800f0ee:	018b      	lsls	r3, r1, #6
 800f0f0:	4651      	mov	r1, sl
 800f0f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f0f6:	4651      	mov	r1, sl
 800f0f8:	018a      	lsls	r2, r1, #6
 800f0fa:	4651      	mov	r1, sl
 800f0fc:	ebb2 0801 	subs.w	r8, r2, r1
 800f100:	4659      	mov	r1, fp
 800f102:	eb63 0901 	sbc.w	r9, r3, r1
 800f106:	f04f 0200 	mov.w	r2, #0
 800f10a:	f04f 0300 	mov.w	r3, #0
 800f10e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f112:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f116:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f11a:	4690      	mov	r8, r2
 800f11c:	4699      	mov	r9, r3
 800f11e:	4623      	mov	r3, r4
 800f120:	eb18 0303 	adds.w	r3, r8, r3
 800f124:	60bb      	str	r3, [r7, #8]
 800f126:	462b      	mov	r3, r5
 800f128:	eb49 0303 	adc.w	r3, r9, r3
 800f12c:	60fb      	str	r3, [r7, #12]
 800f12e:	f04f 0200 	mov.w	r2, #0
 800f132:	f04f 0300 	mov.w	r3, #0
 800f136:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800f13a:	4629      	mov	r1, r5
 800f13c:	024b      	lsls	r3, r1, #9
 800f13e:	4621      	mov	r1, r4
 800f140:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f144:	4621      	mov	r1, r4
 800f146:	024a      	lsls	r2, r1, #9
 800f148:	4610      	mov	r0, r2
 800f14a:	4619      	mov	r1, r3
 800f14c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f14e:	2200      	movs	r2, #0
 800f150:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f152:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f154:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800f158:	f7f1 fd7e 	bl	8000c58 <__aeabi_uldivmod>
 800f15c:	4602      	mov	r2, r0
 800f15e:	460b      	mov	r3, r1
 800f160:	4613      	mov	r3, r2
 800f162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f164:	e058      	b.n	800f218 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f166:	4b38      	ldr	r3, [pc, #224]	@ (800f248 <HAL_RCC_GetSysClockFreq+0x200>)
 800f168:	685b      	ldr	r3, [r3, #4]
 800f16a:	099b      	lsrs	r3, r3, #6
 800f16c:	2200      	movs	r2, #0
 800f16e:	4618      	mov	r0, r3
 800f170:	4611      	mov	r1, r2
 800f172:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800f176:	623b      	str	r3, [r7, #32]
 800f178:	2300      	movs	r3, #0
 800f17a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f17c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800f180:	4642      	mov	r2, r8
 800f182:	464b      	mov	r3, r9
 800f184:	f04f 0000 	mov.w	r0, #0
 800f188:	f04f 0100 	mov.w	r1, #0
 800f18c:	0159      	lsls	r1, r3, #5
 800f18e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f192:	0150      	lsls	r0, r2, #5
 800f194:	4602      	mov	r2, r0
 800f196:	460b      	mov	r3, r1
 800f198:	4641      	mov	r1, r8
 800f19a:	ebb2 0a01 	subs.w	sl, r2, r1
 800f19e:	4649      	mov	r1, r9
 800f1a0:	eb63 0b01 	sbc.w	fp, r3, r1
 800f1a4:	f04f 0200 	mov.w	r2, #0
 800f1a8:	f04f 0300 	mov.w	r3, #0
 800f1ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800f1b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800f1b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800f1b8:	ebb2 040a 	subs.w	r4, r2, sl
 800f1bc:	eb63 050b 	sbc.w	r5, r3, fp
 800f1c0:	f04f 0200 	mov.w	r2, #0
 800f1c4:	f04f 0300 	mov.w	r3, #0
 800f1c8:	00eb      	lsls	r3, r5, #3
 800f1ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f1ce:	00e2      	lsls	r2, r4, #3
 800f1d0:	4614      	mov	r4, r2
 800f1d2:	461d      	mov	r5, r3
 800f1d4:	4643      	mov	r3, r8
 800f1d6:	18e3      	adds	r3, r4, r3
 800f1d8:	603b      	str	r3, [r7, #0]
 800f1da:	464b      	mov	r3, r9
 800f1dc:	eb45 0303 	adc.w	r3, r5, r3
 800f1e0:	607b      	str	r3, [r7, #4]
 800f1e2:	f04f 0200 	mov.w	r2, #0
 800f1e6:	f04f 0300 	mov.w	r3, #0
 800f1ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f1ee:	4629      	mov	r1, r5
 800f1f0:	028b      	lsls	r3, r1, #10
 800f1f2:	4621      	mov	r1, r4
 800f1f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f1f8:	4621      	mov	r1, r4
 800f1fa:	028a      	lsls	r2, r1, #10
 800f1fc:	4610      	mov	r0, r2
 800f1fe:	4619      	mov	r1, r3
 800f200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f202:	2200      	movs	r2, #0
 800f204:	61bb      	str	r3, [r7, #24]
 800f206:	61fa      	str	r2, [r7, #28]
 800f208:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f20c:	f7f1 fd24 	bl	8000c58 <__aeabi_uldivmod>
 800f210:	4602      	mov	r2, r0
 800f212:	460b      	mov	r3, r1
 800f214:	4613      	mov	r3, r2
 800f216:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800f218:	4b0b      	ldr	r3, [pc, #44]	@ (800f248 <HAL_RCC_GetSysClockFreq+0x200>)
 800f21a:	685b      	ldr	r3, [r3, #4]
 800f21c:	0c1b      	lsrs	r3, r3, #16
 800f21e:	f003 0303 	and.w	r3, r3, #3
 800f222:	3301      	adds	r3, #1
 800f224:	005b      	lsls	r3, r3, #1
 800f226:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800f228:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f22a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f22c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f230:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f232:	e002      	b.n	800f23a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f234:	4b05      	ldr	r3, [pc, #20]	@ (800f24c <HAL_RCC_GetSysClockFreq+0x204>)
 800f236:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800f238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f23a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800f23c:	4618      	mov	r0, r3
 800f23e:	3750      	adds	r7, #80	@ 0x50
 800f240:	46bd      	mov	sp, r7
 800f242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f246:	bf00      	nop
 800f248:	40023800 	.word	0x40023800
 800f24c:	00f42400 	.word	0x00f42400
 800f250:	007a1200 	.word	0x007a1200

0800f254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f254:	b480      	push	{r7}
 800f256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f258:	4b03      	ldr	r3, [pc, #12]	@ (800f268 <HAL_RCC_GetHCLKFreq+0x14>)
 800f25a:	681b      	ldr	r3, [r3, #0]
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	46bd      	mov	sp, r7
 800f260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f264:	4770      	bx	lr
 800f266:	bf00      	nop
 800f268:	20000000 	.word	0x20000000

0800f26c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800f270:	f7ff fff0 	bl	800f254 <HAL_RCC_GetHCLKFreq>
 800f274:	4602      	mov	r2, r0
 800f276:	4b05      	ldr	r3, [pc, #20]	@ (800f28c <HAL_RCC_GetPCLK1Freq+0x20>)
 800f278:	689b      	ldr	r3, [r3, #8]
 800f27a:	0a9b      	lsrs	r3, r3, #10
 800f27c:	f003 0307 	and.w	r3, r3, #7
 800f280:	4903      	ldr	r1, [pc, #12]	@ (800f290 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f282:	5ccb      	ldrb	r3, [r1, r3]
 800f284:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f288:	4618      	mov	r0, r3
 800f28a:	bd80      	pop	{r7, pc}
 800f28c:	40023800 	.word	0x40023800
 800f290:	080173b4 	.word	0x080173b4

0800f294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f294:	b580      	push	{r7, lr}
 800f296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800f298:	f7ff ffdc 	bl	800f254 <HAL_RCC_GetHCLKFreq>
 800f29c:	4602      	mov	r2, r0
 800f29e:	4b05      	ldr	r3, [pc, #20]	@ (800f2b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	0b5b      	lsrs	r3, r3, #13
 800f2a4:	f003 0307 	and.w	r3, r3, #7
 800f2a8:	4903      	ldr	r1, [pc, #12]	@ (800f2b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f2aa:	5ccb      	ldrb	r3, [r1, r3]
 800f2ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	bd80      	pop	{r7, pc}
 800f2b4:	40023800 	.word	0x40023800
 800f2b8:	080173b4 	.word	0x080173b4

0800f2bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b082      	sub	sp, #8
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d101      	bne.n	800f2ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f2ca:	2301      	movs	r3, #1
 800f2cc:	e07b      	b.n	800f3c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d108      	bne.n	800f2e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	685b      	ldr	r3, [r3, #4]
 800f2da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f2de:	d009      	beq.n	800f2f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	2200      	movs	r2, #0
 800f2e4:	61da      	str	r2, [r3, #28]
 800f2e6:	e005      	b.n	800f2f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	2200      	movs	r2, #0
 800f2ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f300:	b2db      	uxtb	r3, r3
 800f302:	2b00      	cmp	r3, #0
 800f304:	d106      	bne.n	800f314 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	2200      	movs	r2, #0
 800f30a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f30e:	6878      	ldr	r0, [r7, #4]
 800f310:	f7f2 ff50 	bl	80021b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	2202      	movs	r2, #2
 800f318:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	681a      	ldr	r2, [r3, #0]
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f32a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	689b      	ldr	r3, [r3, #8]
 800f338:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f33c:	431a      	orrs	r2, r3
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	68db      	ldr	r3, [r3, #12]
 800f342:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f346:	431a      	orrs	r2, r3
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	691b      	ldr	r3, [r3, #16]
 800f34c:	f003 0302 	and.w	r3, r3, #2
 800f350:	431a      	orrs	r2, r3
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	695b      	ldr	r3, [r3, #20]
 800f356:	f003 0301 	and.w	r3, r3, #1
 800f35a:	431a      	orrs	r2, r3
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	699b      	ldr	r3, [r3, #24]
 800f360:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f364:	431a      	orrs	r2, r3
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	69db      	ldr	r3, [r3, #28]
 800f36a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f36e:	431a      	orrs	r2, r3
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	6a1b      	ldr	r3, [r3, #32]
 800f374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f378:	ea42 0103 	orr.w	r1, r2, r3
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f380:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	430a      	orrs	r2, r1
 800f38a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	699b      	ldr	r3, [r3, #24]
 800f390:	0c1b      	lsrs	r3, r3, #16
 800f392:	f003 0104 	and.w	r1, r3, #4
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f39a:	f003 0210 	and.w	r2, r3, #16
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	430a      	orrs	r2, r1
 800f3a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	69da      	ldr	r2, [r3, #28]
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f3b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2201      	movs	r2, #1
 800f3c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800f3c4:	2300      	movs	r3, #0
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	3708      	adds	r7, #8
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	bd80      	pop	{r7, pc}

0800f3ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f3ce:	b580      	push	{r7, lr}
 800f3d0:	b088      	sub	sp, #32
 800f3d2:	af00      	add	r7, sp, #0
 800f3d4:	60f8      	str	r0, [r7, #12]
 800f3d6:	60b9      	str	r1, [r7, #8]
 800f3d8:	603b      	str	r3, [r7, #0]
 800f3da:	4613      	mov	r3, r2
 800f3dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f3de:	f7fc fe59 	bl	800c094 <HAL_GetTick>
 800f3e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800f3e4:	88fb      	ldrh	r3, [r7, #6]
 800f3e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f3ee:	b2db      	uxtb	r3, r3
 800f3f0:	2b01      	cmp	r3, #1
 800f3f2:	d001      	beq.n	800f3f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800f3f4:	2302      	movs	r3, #2
 800f3f6:	e12a      	b.n	800f64e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800f3f8:	68bb      	ldr	r3, [r7, #8]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d002      	beq.n	800f404 <HAL_SPI_Transmit+0x36>
 800f3fe:	88fb      	ldrh	r3, [r7, #6]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d101      	bne.n	800f408 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800f404:	2301      	movs	r3, #1
 800f406:	e122      	b.n	800f64e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f40e:	2b01      	cmp	r3, #1
 800f410:	d101      	bne.n	800f416 <HAL_SPI_Transmit+0x48>
 800f412:	2302      	movs	r3, #2
 800f414:	e11b      	b.n	800f64e <HAL_SPI_Transmit+0x280>
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	2201      	movs	r2, #1
 800f41a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	2203      	movs	r2, #3
 800f422:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	2200      	movs	r2, #0
 800f42a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	68ba      	ldr	r2, [r7, #8]
 800f430:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	88fa      	ldrh	r2, [r7, #6]
 800f436:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	88fa      	ldrh	r2, [r7, #6]
 800f43c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	2200      	movs	r2, #0
 800f442:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	2200      	movs	r2, #0
 800f448:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	2200      	movs	r2, #0
 800f44e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	2200      	movs	r2, #0
 800f454:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	2200      	movs	r2, #0
 800f45a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	689b      	ldr	r3, [r3, #8]
 800f460:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f464:	d10f      	bne.n	800f486 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	681a      	ldr	r2, [r3, #0]
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f474:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	681a      	ldr	r2, [r3, #0]
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f484:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f490:	2b40      	cmp	r3, #64	@ 0x40
 800f492:	d007      	beq.n	800f4a4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	681a      	ldr	r2, [r3, #0]
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f4a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	68db      	ldr	r3, [r3, #12]
 800f4a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f4ac:	d152      	bne.n	800f554 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	685b      	ldr	r3, [r3, #4]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d002      	beq.n	800f4bc <HAL_SPI_Transmit+0xee>
 800f4b6:	8b7b      	ldrh	r3, [r7, #26]
 800f4b8:	2b01      	cmp	r3, #1
 800f4ba:	d145      	bne.n	800f548 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4c0:	881a      	ldrh	r2, [r3, #0]
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4cc:	1c9a      	adds	r2, r3, #2
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f4d6:	b29b      	uxth	r3, r3
 800f4d8:	3b01      	subs	r3, #1
 800f4da:	b29a      	uxth	r2, r3
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f4e0:	e032      	b.n	800f548 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	689b      	ldr	r3, [r3, #8]
 800f4e8:	f003 0302 	and.w	r3, r3, #2
 800f4ec:	2b02      	cmp	r3, #2
 800f4ee:	d112      	bne.n	800f516 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4f4:	881a      	ldrh	r2, [r3, #0]
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f500:	1c9a      	adds	r2, r3, #2
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f50a:	b29b      	uxth	r3, r3
 800f50c:	3b01      	subs	r3, #1
 800f50e:	b29a      	uxth	r2, r3
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	86da      	strh	r2, [r3, #54]	@ 0x36
 800f514:	e018      	b.n	800f548 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f516:	f7fc fdbd 	bl	800c094 <HAL_GetTick>
 800f51a:	4602      	mov	r2, r0
 800f51c:	69fb      	ldr	r3, [r7, #28]
 800f51e:	1ad3      	subs	r3, r2, r3
 800f520:	683a      	ldr	r2, [r7, #0]
 800f522:	429a      	cmp	r2, r3
 800f524:	d803      	bhi.n	800f52e <HAL_SPI_Transmit+0x160>
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f52c:	d102      	bne.n	800f534 <HAL_SPI_Transmit+0x166>
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d109      	bne.n	800f548 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	2201      	movs	r2, #1
 800f538:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	2200      	movs	r2, #0
 800f540:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800f544:	2303      	movs	r3, #3
 800f546:	e082      	b.n	800f64e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f54c:	b29b      	uxth	r3, r3
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d1c7      	bne.n	800f4e2 <HAL_SPI_Transmit+0x114>
 800f552:	e053      	b.n	800f5fc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d002      	beq.n	800f562 <HAL_SPI_Transmit+0x194>
 800f55c:	8b7b      	ldrh	r3, [r7, #26]
 800f55e:	2b01      	cmp	r3, #1
 800f560:	d147      	bne.n	800f5f2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	330c      	adds	r3, #12
 800f56c:	7812      	ldrb	r2, [r2, #0]
 800f56e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f574:	1c5a      	adds	r2, r3, #1
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f57e:	b29b      	uxth	r3, r3
 800f580:	3b01      	subs	r3, #1
 800f582:	b29a      	uxth	r2, r3
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800f588:	e033      	b.n	800f5f2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	689b      	ldr	r3, [r3, #8]
 800f590:	f003 0302 	and.w	r3, r3, #2
 800f594:	2b02      	cmp	r3, #2
 800f596:	d113      	bne.n	800f5c0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	330c      	adds	r3, #12
 800f5a2:	7812      	ldrb	r2, [r2, #0]
 800f5a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5aa:	1c5a      	adds	r2, r3, #1
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f5b4:	b29b      	uxth	r3, r3
 800f5b6:	3b01      	subs	r3, #1
 800f5b8:	b29a      	uxth	r2, r3
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	86da      	strh	r2, [r3, #54]	@ 0x36
 800f5be:	e018      	b.n	800f5f2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f5c0:	f7fc fd68 	bl	800c094 <HAL_GetTick>
 800f5c4:	4602      	mov	r2, r0
 800f5c6:	69fb      	ldr	r3, [r7, #28]
 800f5c8:	1ad3      	subs	r3, r2, r3
 800f5ca:	683a      	ldr	r2, [r7, #0]
 800f5cc:	429a      	cmp	r2, r3
 800f5ce:	d803      	bhi.n	800f5d8 <HAL_SPI_Transmit+0x20a>
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5d6:	d102      	bne.n	800f5de <HAL_SPI_Transmit+0x210>
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d109      	bne.n	800f5f2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	2201      	movs	r2, #1
 800f5e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	2200      	movs	r2, #0
 800f5ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800f5ee:	2303      	movs	r3, #3
 800f5f0:	e02d      	b.n	800f64e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f5f6:	b29b      	uxth	r3, r3
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d1c6      	bne.n	800f58a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f5fc:	69fa      	ldr	r2, [r7, #28]
 800f5fe:	6839      	ldr	r1, [r7, #0]
 800f600:	68f8      	ldr	r0, [r7, #12]
 800f602:	f000 fdd9 	bl	80101b8 <SPI_EndRxTxTransaction>
 800f606:	4603      	mov	r3, r0
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d002      	beq.n	800f612 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	2220      	movs	r2, #32
 800f610:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	689b      	ldr	r3, [r3, #8]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d10a      	bne.n	800f630 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f61a:	2300      	movs	r3, #0
 800f61c:	617b      	str	r3, [r7, #20]
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	68db      	ldr	r3, [r3, #12]
 800f624:	617b      	str	r3, [r7, #20]
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	689b      	ldr	r3, [r3, #8]
 800f62c:	617b      	str	r3, [r7, #20]
 800f62e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	2201      	movs	r2, #1
 800f634:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	2200      	movs	r2, #0
 800f63c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f644:	2b00      	cmp	r3, #0
 800f646:	d001      	beq.n	800f64c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800f648:	2301      	movs	r3, #1
 800f64a:	e000      	b.n	800f64e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800f64c:	2300      	movs	r3, #0
  }
}
 800f64e:	4618      	mov	r0, r3
 800f650:	3720      	adds	r7, #32
 800f652:	46bd      	mov	sp, r7
 800f654:	bd80      	pop	{r7, pc}

0800f656 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f656:	b580      	push	{r7, lr}
 800f658:	b08a      	sub	sp, #40	@ 0x28
 800f65a:	af00      	add	r7, sp, #0
 800f65c:	60f8      	str	r0, [r7, #12]
 800f65e:	60b9      	str	r1, [r7, #8]
 800f660:	607a      	str	r2, [r7, #4]
 800f662:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f664:	2301      	movs	r3, #1
 800f666:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f668:	f7fc fd14 	bl	800c094 <HAL_GetTick>
 800f66c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f674:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	685b      	ldr	r3, [r3, #4]
 800f67a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800f67c:	887b      	ldrh	r3, [r7, #2]
 800f67e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f680:	7ffb      	ldrb	r3, [r7, #31]
 800f682:	2b01      	cmp	r3, #1
 800f684:	d00c      	beq.n	800f6a0 <HAL_SPI_TransmitReceive+0x4a>
 800f686:	69bb      	ldr	r3, [r7, #24]
 800f688:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f68c:	d106      	bne.n	800f69c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	689b      	ldr	r3, [r3, #8]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d102      	bne.n	800f69c <HAL_SPI_TransmitReceive+0x46>
 800f696:	7ffb      	ldrb	r3, [r7, #31]
 800f698:	2b04      	cmp	r3, #4
 800f69a:	d001      	beq.n	800f6a0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800f69c:	2302      	movs	r3, #2
 800f69e:	e17f      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f6a0:	68bb      	ldr	r3, [r7, #8]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d005      	beq.n	800f6b2 <HAL_SPI_TransmitReceive+0x5c>
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d002      	beq.n	800f6b2 <HAL_SPI_TransmitReceive+0x5c>
 800f6ac:	887b      	ldrh	r3, [r7, #2]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d101      	bne.n	800f6b6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800f6b2:	2301      	movs	r3, #1
 800f6b4:	e174      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d101      	bne.n	800f6c4 <HAL_SPI_TransmitReceive+0x6e>
 800f6c0:	2302      	movs	r3, #2
 800f6c2:	e16d      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f6d2:	b2db      	uxtb	r3, r3
 800f6d4:	2b04      	cmp	r3, #4
 800f6d6:	d003      	beq.n	800f6e0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	2205      	movs	r2, #5
 800f6dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	687a      	ldr	r2, [r7, #4]
 800f6ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	887a      	ldrh	r2, [r7, #2]
 800f6f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	887a      	ldrh	r2, [r7, #2]
 800f6f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	68ba      	ldr	r2, [r7, #8]
 800f6fc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	887a      	ldrh	r2, [r7, #2]
 800f702:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	887a      	ldrh	r2, [r7, #2]
 800f708:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	2200      	movs	r2, #0
 800f70e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	2200      	movs	r2, #0
 800f714:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f720:	2b40      	cmp	r3, #64	@ 0x40
 800f722:	d007      	beq.n	800f734 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	681a      	ldr	r2, [r3, #0]
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f732:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	68db      	ldr	r3, [r3, #12]
 800f738:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f73c:	d17e      	bne.n	800f83c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	685b      	ldr	r3, [r3, #4]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d002      	beq.n	800f74c <HAL_SPI_TransmitReceive+0xf6>
 800f746:	8afb      	ldrh	r3, [r7, #22]
 800f748:	2b01      	cmp	r3, #1
 800f74a:	d16c      	bne.n	800f826 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f750:	881a      	ldrh	r2, [r3, #0]
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f75c:	1c9a      	adds	r2, r3, #2
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f766:	b29b      	uxth	r3, r3
 800f768:	3b01      	subs	r3, #1
 800f76a:	b29a      	uxth	r2, r3
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f770:	e059      	b.n	800f826 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	689b      	ldr	r3, [r3, #8]
 800f778:	f003 0302 	and.w	r3, r3, #2
 800f77c:	2b02      	cmp	r3, #2
 800f77e:	d11b      	bne.n	800f7b8 <HAL_SPI_TransmitReceive+0x162>
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f784:	b29b      	uxth	r3, r3
 800f786:	2b00      	cmp	r3, #0
 800f788:	d016      	beq.n	800f7b8 <HAL_SPI_TransmitReceive+0x162>
 800f78a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f78c:	2b01      	cmp	r3, #1
 800f78e:	d113      	bne.n	800f7b8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f794:	881a      	ldrh	r2, [r3, #0]
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7a0:	1c9a      	adds	r2, r3, #2
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f7aa:	b29b      	uxth	r3, r3
 800f7ac:	3b01      	subs	r3, #1
 800f7ae:	b29a      	uxth	r2, r3
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	689b      	ldr	r3, [r3, #8]
 800f7be:	f003 0301 	and.w	r3, r3, #1
 800f7c2:	2b01      	cmp	r3, #1
 800f7c4:	d119      	bne.n	800f7fa <HAL_SPI_TransmitReceive+0x1a4>
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f7ca:	b29b      	uxth	r3, r3
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d014      	beq.n	800f7fa <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	68da      	ldr	r2, [r3, #12]
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7da:	b292      	uxth	r2, r2
 800f7dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7e2:	1c9a      	adds	r2, r3, #2
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f7ec:	b29b      	uxth	r3, r3
 800f7ee:	3b01      	subs	r3, #1
 800f7f0:	b29a      	uxth	r2, r3
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f7f6:	2301      	movs	r3, #1
 800f7f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f7fa:	f7fc fc4b 	bl	800c094 <HAL_GetTick>
 800f7fe:	4602      	mov	r2, r0
 800f800:	6a3b      	ldr	r3, [r7, #32]
 800f802:	1ad3      	subs	r3, r2, r3
 800f804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f806:	429a      	cmp	r2, r3
 800f808:	d80d      	bhi.n	800f826 <HAL_SPI_TransmitReceive+0x1d0>
 800f80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f80c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f810:	d009      	beq.n	800f826 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	2201      	movs	r2, #1
 800f816:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	2200      	movs	r2, #0
 800f81e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800f822:	2303      	movs	r3, #3
 800f824:	e0bc      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f82a:	b29b      	uxth	r3, r3
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d1a0      	bne.n	800f772 <HAL_SPI_TransmitReceive+0x11c>
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f834:	b29b      	uxth	r3, r3
 800f836:	2b00      	cmp	r3, #0
 800f838:	d19b      	bne.n	800f772 <HAL_SPI_TransmitReceive+0x11c>
 800f83a:	e082      	b.n	800f942 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	685b      	ldr	r3, [r3, #4]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d002      	beq.n	800f84a <HAL_SPI_TransmitReceive+0x1f4>
 800f844:	8afb      	ldrh	r3, [r7, #22]
 800f846:	2b01      	cmp	r3, #1
 800f848:	d171      	bne.n	800f92e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	330c      	adds	r3, #12
 800f854:	7812      	ldrb	r2, [r2, #0]
 800f856:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f85c:	1c5a      	adds	r2, r3, #1
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f866:	b29b      	uxth	r3, r3
 800f868:	3b01      	subs	r3, #1
 800f86a:	b29a      	uxth	r2, r3
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f870:	e05d      	b.n	800f92e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	689b      	ldr	r3, [r3, #8]
 800f878:	f003 0302 	and.w	r3, r3, #2
 800f87c:	2b02      	cmp	r3, #2
 800f87e:	d11c      	bne.n	800f8ba <HAL_SPI_TransmitReceive+0x264>
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f884:	b29b      	uxth	r3, r3
 800f886:	2b00      	cmp	r3, #0
 800f888:	d017      	beq.n	800f8ba <HAL_SPI_TransmitReceive+0x264>
 800f88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f88c:	2b01      	cmp	r3, #1
 800f88e:	d114      	bne.n	800f8ba <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	330c      	adds	r3, #12
 800f89a:	7812      	ldrb	r2, [r2, #0]
 800f89c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8a2:	1c5a      	adds	r2, r3, #1
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f8ac:	b29b      	uxth	r3, r3
 800f8ae:	3b01      	subs	r3, #1
 800f8b0:	b29a      	uxth	r2, r3
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	689b      	ldr	r3, [r3, #8]
 800f8c0:	f003 0301 	and.w	r3, r3, #1
 800f8c4:	2b01      	cmp	r3, #1
 800f8c6:	d119      	bne.n	800f8fc <HAL_SPI_TransmitReceive+0x2a6>
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f8cc:	b29b      	uxth	r3, r3
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d014      	beq.n	800f8fc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	68da      	ldr	r2, [r3, #12]
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8dc:	b2d2      	uxtb	r2, r2
 800f8de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8e4:	1c5a      	adds	r2, r3, #1
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f8ee:	b29b      	uxth	r3, r3
 800f8f0:	3b01      	subs	r3, #1
 800f8f2:	b29a      	uxth	r2, r3
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f8fc:	f7fc fbca 	bl	800c094 <HAL_GetTick>
 800f900:	4602      	mov	r2, r0
 800f902:	6a3b      	ldr	r3, [r7, #32]
 800f904:	1ad3      	subs	r3, r2, r3
 800f906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f908:	429a      	cmp	r2, r3
 800f90a:	d803      	bhi.n	800f914 <HAL_SPI_TransmitReceive+0x2be>
 800f90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f90e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f912:	d102      	bne.n	800f91a <HAL_SPI_TransmitReceive+0x2c4>
 800f914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f916:	2b00      	cmp	r3, #0
 800f918:	d109      	bne.n	800f92e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	2201      	movs	r2, #1
 800f91e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2200      	movs	r2, #0
 800f926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800f92a:	2303      	movs	r3, #3
 800f92c:	e038      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f932:	b29b      	uxth	r3, r3
 800f934:	2b00      	cmp	r3, #0
 800f936:	d19c      	bne.n	800f872 <HAL_SPI_TransmitReceive+0x21c>
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f93c:	b29b      	uxth	r3, r3
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d197      	bne.n	800f872 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f942:	6a3a      	ldr	r2, [r7, #32]
 800f944:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f946:	68f8      	ldr	r0, [r7, #12]
 800f948:	f000 fc36 	bl	80101b8 <SPI_EndRxTxTransaction>
 800f94c:	4603      	mov	r3, r0
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d008      	beq.n	800f964 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	2220      	movs	r2, #32
 800f956:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	2200      	movs	r2, #0
 800f95c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800f960:	2301      	movs	r3, #1
 800f962:	e01d      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	689b      	ldr	r3, [r3, #8]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d10a      	bne.n	800f982 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f96c:	2300      	movs	r3, #0
 800f96e:	613b      	str	r3, [r7, #16]
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	68db      	ldr	r3, [r3, #12]
 800f976:	613b      	str	r3, [r7, #16]
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	689b      	ldr	r3, [r3, #8]
 800f97e:	613b      	str	r3, [r7, #16]
 800f980:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	2201      	movs	r2, #1
 800f986:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	2200      	movs	r2, #0
 800f98e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f996:	2b00      	cmp	r3, #0
 800f998:	d001      	beq.n	800f99e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800f99a:	2301      	movs	r3, #1
 800f99c:	e000      	b.n	800f9a0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800f99e:	2300      	movs	r3, #0
  }
}
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	3728      	adds	r7, #40	@ 0x28
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	bd80      	pop	{r7, pc}

0800f9a8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b084      	sub	sp, #16
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	60f8      	str	r0, [r7, #12]
 800f9b0:	60b9      	str	r1, [r7, #8]
 800f9b2:	4613      	mov	r3, r2
 800f9b4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f9bc:	b2db      	uxtb	r3, r3
 800f9be:	2b01      	cmp	r3, #1
 800f9c0:	d001      	beq.n	800f9c6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800f9c2:	2302      	movs	r3, #2
 800f9c4:	e097      	b.n	800faf6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800f9c6:	68bb      	ldr	r3, [r7, #8]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d002      	beq.n	800f9d2 <HAL_SPI_Transmit_DMA+0x2a>
 800f9cc:	88fb      	ldrh	r3, [r7, #6]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d101      	bne.n	800f9d6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	e08f      	b.n	800faf6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f9dc:	2b01      	cmp	r3, #1
 800f9de:	d101      	bne.n	800f9e4 <HAL_SPI_Transmit_DMA+0x3c>
 800f9e0:	2302      	movs	r3, #2
 800f9e2:	e088      	b.n	800faf6 <HAL_SPI_Transmit_DMA+0x14e>
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	2201      	movs	r2, #1
 800f9e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	2203      	movs	r2, #3
 800f9f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	68ba      	ldr	r2, [r7, #8]
 800f9fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	88fa      	ldrh	r2, [r7, #6]
 800fa04:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	88fa      	ldrh	r2, [r7, #6]
 800fa0a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	2200      	movs	r2, #0
 800fa10:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	2200      	movs	r2, #0
 800fa16:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	2200      	movs	r2, #0
 800fa22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	2200      	movs	r2, #0
 800fa28:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	689b      	ldr	r3, [r3, #8]
 800fa2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fa32:	d10f      	bne.n	800fa54 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	681a      	ldr	r2, [r3, #0]
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fa42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	681a      	ldr	r2, [r3, #0]
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fa52:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa58:	4a29      	ldr	r2, [pc, #164]	@ (800fb00 <HAL_SPI_Transmit_DMA+0x158>)
 800fa5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa60:	4a28      	ldr	r2, [pc, #160]	@ (800fb04 <HAL_SPI_Transmit_DMA+0x15c>)
 800fa62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa68:	4a27      	ldr	r2, [pc, #156]	@ (800fb08 <HAL_SPI_Transmit_DMA+0x160>)
 800fa6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa70:	2200      	movs	r2, #0
 800fa72:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa7c:	4619      	mov	r1, r3
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	330c      	adds	r3, #12
 800fa84:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fa8a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800fa8c:	f7fc fcf2 	bl	800c474 <HAL_DMA_Start_IT>
 800fa90:	4603      	mov	r3, r0
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d00b      	beq.n	800faae <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa9a:	f043 0210 	orr.w	r2, r3, #16
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	2200      	movs	r2, #0
 800faa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800faaa:	2301      	movs	r3, #1
 800faac:	e023      	b.n	800faf6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fab8:	2b40      	cmp	r3, #64	@ 0x40
 800faba:	d007      	beq.n	800facc <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	681a      	ldr	r2, [r3, #0]
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800faca:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	2200      	movs	r2, #0
 800fad0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	685a      	ldr	r2, [r3, #4]
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	f042 0220 	orr.w	r2, r2, #32
 800fae2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	685a      	ldr	r2, [r3, #4]
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	f042 0202 	orr.w	r2, r2, #2
 800faf2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800faf4:	2300      	movs	r3, #0
}
 800faf6:	4618      	mov	r0, r3
 800faf8:	3710      	adds	r7, #16
 800fafa:	46bd      	mov	sp, r7
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	0800ff49 	.word	0x0800ff49
 800fb04:	0800fd69 	.word	0x0800fd69
 800fb08:	0800ff9d 	.word	0x0800ff9d

0800fb0c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b086      	sub	sp, #24
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	60f8      	str	r0, [r7, #12]
 800fb14:	60b9      	str	r1, [r7, #8]
 800fb16:	607a      	str	r2, [r7, #4]
 800fb18:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fb20:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	685b      	ldr	r3, [r3, #4]
 800fb26:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800fb28:	7dfb      	ldrb	r3, [r7, #23]
 800fb2a:	2b01      	cmp	r3, #1
 800fb2c:	d00c      	beq.n	800fb48 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800fb2e:	693b      	ldr	r3, [r7, #16]
 800fb30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fb34:	d106      	bne.n	800fb44 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	689b      	ldr	r3, [r3, #8]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d102      	bne.n	800fb44 <HAL_SPI_TransmitReceive_DMA+0x38>
 800fb3e:	7dfb      	ldrb	r3, [r7, #23]
 800fb40:	2b04      	cmp	r3, #4
 800fb42:	d001      	beq.n	800fb48 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800fb44:	2302      	movs	r3, #2
 800fb46:	e0cf      	b.n	800fce8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800fb48:	68bb      	ldr	r3, [r7, #8]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d005      	beq.n	800fb5a <HAL_SPI_TransmitReceive_DMA+0x4e>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d002      	beq.n	800fb5a <HAL_SPI_TransmitReceive_DMA+0x4e>
 800fb54:	887b      	ldrh	r3, [r7, #2]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d101      	bne.n	800fb5e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800fb5a:	2301      	movs	r3, #1
 800fb5c:	e0c4      	b.n	800fce8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fb64:	2b01      	cmp	r3, #1
 800fb66:	d101      	bne.n	800fb6c <HAL_SPI_TransmitReceive_DMA+0x60>
 800fb68:	2302      	movs	r3, #2
 800fb6a:	e0bd      	b.n	800fce8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	2201      	movs	r2, #1
 800fb70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fb7a:	b2db      	uxtb	r3, r3
 800fb7c:	2b04      	cmp	r3, #4
 800fb7e:	d003      	beq.n	800fb88 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	2205      	movs	r2, #5
 800fb84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	68ba      	ldr	r2, [r7, #8]
 800fb92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	887a      	ldrh	r2, [r7, #2]
 800fb98:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	887a      	ldrh	r2, [r7, #2]
 800fb9e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	687a      	ldr	r2, [r7, #4]
 800fba4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	887a      	ldrh	r2, [r7, #2]
 800fbaa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	887a      	ldrh	r2, [r7, #2]
 800fbb0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	2200      	movs	r2, #0
 800fbb6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	2200      	movs	r2, #0
 800fbbc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fbc4:	b2db      	uxtb	r3, r3
 800fbc6:	2b04      	cmp	r3, #4
 800fbc8:	d108      	bne.n	800fbdc <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbce:	4a48      	ldr	r2, [pc, #288]	@ (800fcf0 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800fbd0:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbd6:	4a47      	ldr	r2, [pc, #284]	@ (800fcf4 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 800fbd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800fbda:	e007      	b.n	800fbec <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbe0:	4a45      	ldr	r2, [pc, #276]	@ (800fcf8 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800fbe2:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbe8:	4a44      	ldr	r2, [pc, #272]	@ (800fcfc <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800fbea:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbf0:	4a43      	ldr	r2, [pc, #268]	@ (800fd00 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800fbf2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbf8:	2200      	movs	r2, #0
 800fbfa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	330c      	adds	r3, #12
 800fc06:	4619      	mov	r1, r3
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc0c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc12:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800fc14:	f7fc fc2e 	bl	800c474 <HAL_DMA_Start_IT>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d00b      	beq.n	800fc36 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc22:	f043 0210 	orr.w	r2, r3, #16
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800fc32:	2301      	movs	r3, #1
 800fc34:	e058      	b.n	800fce8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	685a      	ldr	r2, [r3, #4]
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	f042 0201 	orr.w	r2, r2, #1
 800fc44:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc52:	2200      	movs	r2, #0
 800fc54:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc62:	2200      	movs	r2, #0
 800fc64:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc6e:	4619      	mov	r1, r3
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	330c      	adds	r3, #12
 800fc76:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fc7c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800fc7e:	f7fc fbf9 	bl	800c474 <HAL_DMA_Start_IT>
 800fc82:	4603      	mov	r3, r0
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d00b      	beq.n	800fca0 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc8c:	f043 0210 	orr.w	r2, r3, #16
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	2200      	movs	r2, #0
 800fc98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800fc9c:	2301      	movs	r3, #1
 800fc9e:	e023      	b.n	800fce8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcaa:	2b40      	cmp	r3, #64	@ 0x40
 800fcac:	d007      	beq.n	800fcbe <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	681a      	ldr	r2, [r3, #0]
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fcbc:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	685a      	ldr	r2, [r3, #4]
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	f042 0220 	orr.w	r2, r2, #32
 800fcd4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	685a      	ldr	r2, [r3, #4]
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	f042 0202 	orr.w	r2, r2, #2
 800fce4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800fce6:	2300      	movs	r3, #0
}
 800fce8:	4618      	mov	r0, r3
 800fcea:	3718      	adds	r7, #24
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}
 800fcf0:	0800ff65 	.word	0x0800ff65
 800fcf4:	0800fe11 	.word	0x0800fe11
 800fcf8:	0800ff81 	.word	0x0800ff81
 800fcfc:	0800feb9 	.word	0x0800feb9
 800fd00:	0800ff9d 	.word	0x0800ff9d

0800fd04 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fd04:	b480      	push	{r7}
 800fd06:	b083      	sub	sp, #12
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800fd0c:	bf00      	nop
 800fd0e:	370c      	adds	r7, #12
 800fd10:	46bd      	mov	sp, r7
 800fd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd16:	4770      	bx	lr

0800fd18 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fd18:	b480      	push	{r7}
 800fd1a:	b083      	sub	sp, #12
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800fd20:	bf00      	nop
 800fd22:	370c      	adds	r7, #12
 800fd24:	46bd      	mov	sp, r7
 800fd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd2a:	4770      	bx	lr

0800fd2c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fd2c:	b480      	push	{r7}
 800fd2e:	b083      	sub	sp, #12
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800fd34:	bf00      	nop
 800fd36:	370c      	adds	r7, #12
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3e:	4770      	bx	lr

0800fd40 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fd40:	b480      	push	{r7}
 800fd42:	b083      	sub	sp, #12
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800fd48:	bf00      	nop
 800fd4a:	370c      	adds	r7, #12
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd52:	4770      	bx	lr

0800fd54 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800fd54:	b480      	push	{r7}
 800fd56:	b083      	sub	sp, #12
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800fd5c:	bf00      	nop
 800fd5e:	370c      	adds	r7, #12
 800fd60:	46bd      	mov	sp, r7
 800fd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd66:	4770      	bx	lr

0800fd68 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b086      	sub	sp, #24
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd74:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fd76:	f7fc f98d 	bl	800c094 <HAL_GetTick>
 800fd7a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fd8a:	d03b      	beq.n	800fe04 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800fd8c:	697b      	ldr	r3, [r7, #20]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	685a      	ldr	r2, [r3, #4]
 800fd92:	697b      	ldr	r3, [r7, #20]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	f022 0220 	bic.w	r2, r2, #32
 800fd9a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800fd9c:	697b      	ldr	r3, [r7, #20]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	685a      	ldr	r2, [r3, #4]
 800fda2:	697b      	ldr	r3, [r7, #20]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	f022 0202 	bic.w	r2, r2, #2
 800fdaa:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800fdac:	693a      	ldr	r2, [r7, #16]
 800fdae:	2164      	movs	r1, #100	@ 0x64
 800fdb0:	6978      	ldr	r0, [r7, #20]
 800fdb2:	f000 fa01 	bl	80101b8 <SPI_EndRxTxTransaction>
 800fdb6:	4603      	mov	r3, r0
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d005      	beq.n	800fdc8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fdbc:	697b      	ldr	r3, [r7, #20]
 800fdbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdc0:	f043 0220 	orr.w	r2, r3, #32
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fdc8:	697b      	ldr	r3, [r7, #20]
 800fdca:	689b      	ldr	r3, [r3, #8]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d10a      	bne.n	800fde6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	60fb      	str	r3, [r7, #12]
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	68db      	ldr	r3, [r3, #12]
 800fdda:	60fb      	str	r3, [r7, #12]
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	689b      	ldr	r3, [r3, #8]
 800fde2:	60fb      	str	r3, [r7, #12]
 800fde4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	2200      	movs	r2, #0
 800fdea:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800fdec:	697b      	ldr	r3, [r7, #20]
 800fdee:	2201      	movs	r2, #1
 800fdf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d003      	beq.n	800fe04 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800fdfc:	6978      	ldr	r0, [r7, #20]
 800fdfe:	f7ff ffa9 	bl	800fd54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800fe02:	e002      	b.n	800fe0a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800fe04:	6978      	ldr	r0, [r7, #20]
 800fe06:	f7f1 fe07 	bl	8001a18 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fe0a:	3718      	adds	r7, #24
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	bd80      	pop	{r7, pc}

0800fe10 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b084      	sub	sp, #16
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe1c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fe1e:	f7fc f939 	bl	800c094 <HAL_GetTick>
 800fe22:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fe2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fe32:	d03b      	beq.n	800feac <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	685a      	ldr	r2, [r3, #4]
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	f022 0220 	bic.w	r2, r2, #32
 800fe42:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	689b      	ldr	r3, [r3, #8]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d10d      	bne.n	800fe68 <SPI_DMAReceiveCplt+0x58>
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	685b      	ldr	r3, [r3, #4]
 800fe50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fe54:	d108      	bne.n	800fe68 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	685a      	ldr	r2, [r3, #4]
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f022 0203 	bic.w	r2, r2, #3
 800fe64:	605a      	str	r2, [r3, #4]
 800fe66:	e007      	b.n	800fe78 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	685a      	ldr	r2, [r3, #4]
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	f022 0201 	bic.w	r2, r2, #1
 800fe76:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800fe78:	68ba      	ldr	r2, [r7, #8]
 800fe7a:	2164      	movs	r1, #100	@ 0x64
 800fe7c:	68f8      	ldr	r0, [r7, #12]
 800fe7e:	f000 f935 	bl	80100ec <SPI_EndRxTransaction>
 800fe82:	4603      	mov	r3, r0
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d002      	beq.n	800fe8e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	2220      	movs	r2, #32
 800fe8c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	2200      	movs	r2, #0
 800fe92:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	2201      	movs	r2, #1
 800fe98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d003      	beq.n	800feac <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800fea4:	68f8      	ldr	r0, [r7, #12]
 800fea6:	f7ff ff55 	bl	800fd54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800feaa:	e002      	b.n	800feb2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800feac:	68f8      	ldr	r0, [r7, #12]
 800feae:	f7ff ff29 	bl	800fd04 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800feb2:	3710      	adds	r7, #16
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}

0800feb8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b084      	sub	sp, #16
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fec4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fec6:	f7fc f8e5 	bl	800c094 <HAL_GetTick>
 800feca:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800feda:	d02f      	beq.n	800ff3c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	685a      	ldr	r2, [r3, #4]
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	f022 0220 	bic.w	r2, r2, #32
 800feea:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800feec:	68ba      	ldr	r2, [r7, #8]
 800feee:	2164      	movs	r1, #100	@ 0x64
 800fef0:	68f8      	ldr	r0, [r7, #12]
 800fef2:	f000 f961 	bl	80101b8 <SPI_EndRxTxTransaction>
 800fef6:	4603      	mov	r3, r0
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d005      	beq.n	800ff08 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff00:	f043 0220 	orr.w	r2, r3, #32
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	685a      	ldr	r2, [r3, #4]
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	f022 0203 	bic.w	r2, r2, #3
 800ff16:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	2200      	movs	r2, #0
 800ff22:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	2201      	movs	r2, #1
 800ff28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d003      	beq.n	800ff3c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ff34:	68f8      	ldr	r0, [r7, #12]
 800ff36:	f7ff ff0d 	bl	800fd54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ff3a:	e002      	b.n	800ff42 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800ff3c:	68f8      	ldr	r0, [r7, #12]
 800ff3e:	f7f1 fd81 	bl	8001a44 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ff42:	3710      	adds	r7, #16
 800ff44:	46bd      	mov	sp, r7
 800ff46:	bd80      	pop	{r7, pc}

0800ff48 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b084      	sub	sp, #16
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff54:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800ff56:	68f8      	ldr	r0, [r7, #12]
 800ff58:	f7ff fede 	bl	800fd18 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ff5c:	bf00      	nop
 800ff5e:	3710      	adds	r7, #16
 800ff60:	46bd      	mov	sp, r7
 800ff62:	bd80      	pop	{r7, pc}

0800ff64 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b084      	sub	sp, #16
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff70:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800ff72:	68f8      	ldr	r0, [r7, #12]
 800ff74:	f7ff feda 	bl	800fd2c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ff78:	bf00      	nop
 800ff7a:	3710      	adds	r7, #16
 800ff7c:	46bd      	mov	sp, r7
 800ff7e:	bd80      	pop	{r7, pc}

0800ff80 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b084      	sub	sp, #16
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff8c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800ff8e:	68f8      	ldr	r0, [r7, #12]
 800ff90:	f7ff fed6 	bl	800fd40 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ff94:	bf00      	nop
 800ff96:	3710      	adds	r7, #16
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	bd80      	pop	{r7, pc}

0800ff9c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b084      	sub	sp, #16
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffa8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	685a      	ldr	r2, [r3, #4]
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	f022 0203 	bic.w	r2, r2, #3
 800ffb8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ffbe:	f043 0210 	orr.w	r2, r3, #16
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	2201      	movs	r2, #1
 800ffca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ffce:	68f8      	ldr	r0, [r7, #12]
 800ffd0:	f7ff fec0 	bl	800fd54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ffd4:	bf00      	nop
 800ffd6:	3710      	adds	r7, #16
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	bd80      	pop	{r7, pc}

0800ffdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b088      	sub	sp, #32
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	60f8      	str	r0, [r7, #12]
 800ffe4:	60b9      	str	r1, [r7, #8]
 800ffe6:	603b      	str	r3, [r7, #0]
 800ffe8:	4613      	mov	r3, r2
 800ffea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ffec:	f7fc f852 	bl	800c094 <HAL_GetTick>
 800fff0:	4602      	mov	r2, r0
 800fff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff4:	1a9b      	subs	r3, r3, r2
 800fff6:	683a      	ldr	r2, [r7, #0]
 800fff8:	4413      	add	r3, r2
 800fffa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800fffc:	f7fc f84a 	bl	800c094 <HAL_GetTick>
 8010000:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8010002:	4b39      	ldr	r3, [pc, #228]	@ (80100e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	015b      	lsls	r3, r3, #5
 8010008:	0d1b      	lsrs	r3, r3, #20
 801000a:	69fa      	ldr	r2, [r7, #28]
 801000c:	fb02 f303 	mul.w	r3, r2, r3
 8010010:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8010012:	e055      	b.n	80100c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8010014:	683b      	ldr	r3, [r7, #0]
 8010016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801001a:	d051      	beq.n	80100c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801001c:	f7fc f83a 	bl	800c094 <HAL_GetTick>
 8010020:	4602      	mov	r2, r0
 8010022:	69bb      	ldr	r3, [r7, #24]
 8010024:	1ad3      	subs	r3, r2, r3
 8010026:	69fa      	ldr	r2, [r7, #28]
 8010028:	429a      	cmp	r2, r3
 801002a:	d902      	bls.n	8010032 <SPI_WaitFlagStateUntilTimeout+0x56>
 801002c:	69fb      	ldr	r3, [r7, #28]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d13d      	bne.n	80100ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	685a      	ldr	r2, [r3, #4]
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8010040:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	685b      	ldr	r3, [r3, #4]
 8010046:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801004a:	d111      	bne.n	8010070 <SPI_WaitFlagStateUntilTimeout+0x94>
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	689b      	ldr	r3, [r3, #8]
 8010050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010054:	d004      	beq.n	8010060 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	689b      	ldr	r3, [r3, #8]
 801005a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801005e:	d107      	bne.n	8010070 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	681a      	ldr	r2, [r3, #0]
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801006e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010078:	d10f      	bne.n	801009a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	681a      	ldr	r2, [r3, #0]
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010088:	601a      	str	r2, [r3, #0]
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	681a      	ldr	r2, [r3, #0]
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010098:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	2201      	movs	r2, #1
 801009e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	2200      	movs	r2, #0
 80100a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80100aa:	2303      	movs	r3, #3
 80100ac:	e018      	b.n	80100e0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80100ae:	697b      	ldr	r3, [r7, #20]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d102      	bne.n	80100ba <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80100b4:	2300      	movs	r3, #0
 80100b6:	61fb      	str	r3, [r7, #28]
 80100b8:	e002      	b.n	80100c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80100ba:	697b      	ldr	r3, [r7, #20]
 80100bc:	3b01      	subs	r3, #1
 80100be:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	689a      	ldr	r2, [r3, #8]
 80100c6:	68bb      	ldr	r3, [r7, #8]
 80100c8:	4013      	ands	r3, r2
 80100ca:	68ba      	ldr	r2, [r7, #8]
 80100cc:	429a      	cmp	r2, r3
 80100ce:	bf0c      	ite	eq
 80100d0:	2301      	moveq	r3, #1
 80100d2:	2300      	movne	r3, #0
 80100d4:	b2db      	uxtb	r3, r3
 80100d6:	461a      	mov	r2, r3
 80100d8:	79fb      	ldrb	r3, [r7, #7]
 80100da:	429a      	cmp	r2, r3
 80100dc:	d19a      	bne.n	8010014 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80100de:	2300      	movs	r3, #0
}
 80100e0:	4618      	mov	r0, r3
 80100e2:	3720      	adds	r7, #32
 80100e4:	46bd      	mov	sp, r7
 80100e6:	bd80      	pop	{r7, pc}
 80100e8:	20000000 	.word	0x20000000

080100ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b086      	sub	sp, #24
 80100f0:	af02      	add	r7, sp, #8
 80100f2:	60f8      	str	r0, [r7, #12]
 80100f4:	60b9      	str	r1, [r7, #8]
 80100f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	685b      	ldr	r3, [r3, #4]
 80100fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010100:	d111      	bne.n	8010126 <SPI_EndRxTransaction+0x3a>
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	689b      	ldr	r3, [r3, #8]
 8010106:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801010a:	d004      	beq.n	8010116 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	689b      	ldr	r3, [r3, #8]
 8010110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010114:	d107      	bne.n	8010126 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	681a      	ldr	r2, [r3, #0]
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010124:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	685b      	ldr	r3, [r3, #4]
 801012a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801012e:	d12a      	bne.n	8010186 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	689b      	ldr	r3, [r3, #8]
 8010134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010138:	d012      	beq.n	8010160 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	9300      	str	r3, [sp, #0]
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	2200      	movs	r2, #0
 8010142:	2180      	movs	r1, #128	@ 0x80
 8010144:	68f8      	ldr	r0, [r7, #12]
 8010146:	f7ff ff49 	bl	800ffdc <SPI_WaitFlagStateUntilTimeout>
 801014a:	4603      	mov	r3, r0
 801014c:	2b00      	cmp	r3, #0
 801014e:	d02d      	beq.n	80101ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010154:	f043 0220 	orr.w	r2, r3, #32
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 801015c:	2303      	movs	r3, #3
 801015e:	e026      	b.n	80101ae <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	9300      	str	r3, [sp, #0]
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	2200      	movs	r2, #0
 8010168:	2101      	movs	r1, #1
 801016a:	68f8      	ldr	r0, [r7, #12]
 801016c:	f7ff ff36 	bl	800ffdc <SPI_WaitFlagStateUntilTimeout>
 8010170:	4603      	mov	r3, r0
 8010172:	2b00      	cmp	r3, #0
 8010174:	d01a      	beq.n	80101ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801017a:	f043 0220 	orr.w	r2, r3, #32
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010182:	2303      	movs	r3, #3
 8010184:	e013      	b.n	80101ae <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	9300      	str	r3, [sp, #0]
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	2200      	movs	r2, #0
 801018e:	2101      	movs	r1, #1
 8010190:	68f8      	ldr	r0, [r7, #12]
 8010192:	f7ff ff23 	bl	800ffdc <SPI_WaitFlagStateUntilTimeout>
 8010196:	4603      	mov	r3, r0
 8010198:	2b00      	cmp	r3, #0
 801019a:	d007      	beq.n	80101ac <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101a0:	f043 0220 	orr.w	r2, r3, #32
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80101a8:	2303      	movs	r3, #3
 80101aa:	e000      	b.n	80101ae <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80101ac:	2300      	movs	r3, #0
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3710      	adds	r7, #16
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}
	...

080101b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b088      	sub	sp, #32
 80101bc:	af02      	add	r7, sp, #8
 80101be:	60f8      	str	r0, [r7, #12]
 80101c0:	60b9      	str	r1, [r7, #8]
 80101c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	9300      	str	r3, [sp, #0]
 80101c8:	68bb      	ldr	r3, [r7, #8]
 80101ca:	2201      	movs	r2, #1
 80101cc:	2102      	movs	r1, #2
 80101ce:	68f8      	ldr	r0, [r7, #12]
 80101d0:	f7ff ff04 	bl	800ffdc <SPI_WaitFlagStateUntilTimeout>
 80101d4:	4603      	mov	r3, r0
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d007      	beq.n	80101ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101de:	f043 0220 	orr.w	r2, r3, #32
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80101e6:	2303      	movs	r3, #3
 80101e8:	e032      	b.n	8010250 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80101ea:	4b1b      	ldr	r3, [pc, #108]	@ (8010258 <SPI_EndRxTxTransaction+0xa0>)
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	4a1b      	ldr	r2, [pc, #108]	@ (801025c <SPI_EndRxTxTransaction+0xa4>)
 80101f0:	fba2 2303 	umull	r2, r3, r2, r3
 80101f4:	0d5b      	lsrs	r3, r3, #21
 80101f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80101fa:	fb02 f303 	mul.w	r3, r2, r3
 80101fe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	685b      	ldr	r3, [r3, #4]
 8010204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010208:	d112      	bne.n	8010230 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	9300      	str	r3, [sp, #0]
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	2200      	movs	r2, #0
 8010212:	2180      	movs	r1, #128	@ 0x80
 8010214:	68f8      	ldr	r0, [r7, #12]
 8010216:	f7ff fee1 	bl	800ffdc <SPI_WaitFlagStateUntilTimeout>
 801021a:	4603      	mov	r3, r0
 801021c:	2b00      	cmp	r3, #0
 801021e:	d016      	beq.n	801024e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010224:	f043 0220 	orr.w	r2, r3, #32
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 801022c:	2303      	movs	r3, #3
 801022e:	e00f      	b.n	8010250 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8010230:	697b      	ldr	r3, [r7, #20]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d00a      	beq.n	801024c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8010236:	697b      	ldr	r3, [r7, #20]
 8010238:	3b01      	subs	r3, #1
 801023a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	689b      	ldr	r3, [r3, #8]
 8010242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010246:	2b80      	cmp	r3, #128	@ 0x80
 8010248:	d0f2      	beq.n	8010230 <SPI_EndRxTxTransaction+0x78>
 801024a:	e000      	b.n	801024e <SPI_EndRxTxTransaction+0x96>
        break;
 801024c:	bf00      	nop
  }

  return HAL_OK;
 801024e:	2300      	movs	r3, #0
}
 8010250:	4618      	mov	r0, r3
 8010252:	3718      	adds	r7, #24
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}
 8010258:	20000000 	.word	0x20000000
 801025c:	165e9f81 	.word	0x165e9f81

08010260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b082      	sub	sp, #8
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	2b00      	cmp	r3, #0
 801026c:	d101      	bne.n	8010272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801026e:	2301      	movs	r3, #1
 8010270:	e041      	b.n	80102f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010278:	b2db      	uxtb	r3, r3
 801027a:	2b00      	cmp	r3, #0
 801027c:	d106      	bne.n	801028c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	2200      	movs	r2, #0
 8010282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010286:	6878      	ldr	r0, [r7, #4]
 8010288:	f7f2 f840 	bl	800230c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2202      	movs	r2, #2
 8010290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	3304      	adds	r3, #4
 801029c:	4619      	mov	r1, r3
 801029e:	4610      	mov	r0, r2
 80102a0:	f000 fa70 	bl	8010784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	2201      	movs	r2, #1
 80102a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	2201      	movs	r2, #1
 80102b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	2201      	movs	r2, #1
 80102b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	2201      	movs	r2, #1
 80102c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	2201      	movs	r2, #1
 80102c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2201      	movs	r2, #1
 80102d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	2201      	movs	r2, #1
 80102d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	2201      	movs	r2, #1
 80102e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2201      	movs	r2, #1
 80102e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2201      	movs	r2, #1
 80102f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80102f4:	2300      	movs	r3, #0
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3708      	adds	r7, #8
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}
	...

08010300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8010300:	b480      	push	{r7}
 8010302:	b085      	sub	sp, #20
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801030e:	b2db      	uxtb	r3, r3
 8010310:	2b01      	cmp	r3, #1
 8010312:	d001      	beq.n	8010318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010314:	2301      	movs	r3, #1
 8010316:	e044      	b.n	80103a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2202      	movs	r2, #2
 801031c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	68da      	ldr	r2, [r3, #12]
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	f042 0201 	orr.w	r2, r2, #1
 801032e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	4a1e      	ldr	r2, [pc, #120]	@ (80103b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8010336:	4293      	cmp	r3, r2
 8010338:	d018      	beq.n	801036c <HAL_TIM_Base_Start_IT+0x6c>
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010342:	d013      	beq.n	801036c <HAL_TIM_Base_Start_IT+0x6c>
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	4a1a      	ldr	r2, [pc, #104]	@ (80103b4 <HAL_TIM_Base_Start_IT+0xb4>)
 801034a:	4293      	cmp	r3, r2
 801034c:	d00e      	beq.n	801036c <HAL_TIM_Base_Start_IT+0x6c>
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	4a19      	ldr	r2, [pc, #100]	@ (80103b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8010354:	4293      	cmp	r3, r2
 8010356:	d009      	beq.n	801036c <HAL_TIM_Base_Start_IT+0x6c>
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	4a17      	ldr	r2, [pc, #92]	@ (80103bc <HAL_TIM_Base_Start_IT+0xbc>)
 801035e:	4293      	cmp	r3, r2
 8010360:	d004      	beq.n	801036c <HAL_TIM_Base_Start_IT+0x6c>
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	4a16      	ldr	r2, [pc, #88]	@ (80103c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8010368:	4293      	cmp	r3, r2
 801036a:	d111      	bne.n	8010390 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	689b      	ldr	r3, [r3, #8]
 8010372:	f003 0307 	and.w	r3, r3, #7
 8010376:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	2b06      	cmp	r3, #6
 801037c:	d010      	beq.n	80103a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	681a      	ldr	r2, [r3, #0]
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	f042 0201 	orr.w	r2, r2, #1
 801038c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801038e:	e007      	b.n	80103a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	681a      	ldr	r2, [r3, #0]
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	f042 0201 	orr.w	r2, r2, #1
 801039e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80103a0:	2300      	movs	r3, #0
}
 80103a2:	4618      	mov	r0, r3
 80103a4:	3714      	adds	r7, #20
 80103a6:	46bd      	mov	sp, r7
 80103a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ac:	4770      	bx	lr
 80103ae:	bf00      	nop
 80103b0:	40010000 	.word	0x40010000
 80103b4:	40000400 	.word	0x40000400
 80103b8:	40000800 	.word	0x40000800
 80103bc:	40000c00 	.word	0x40000c00
 80103c0:	40014000 	.word	0x40014000

080103c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b084      	sub	sp, #16
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	68db      	ldr	r3, [r3, #12]
 80103d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	691b      	ldr	r3, [r3, #16]
 80103da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	f003 0302 	and.w	r3, r3, #2
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d020      	beq.n	8010428 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	f003 0302 	and.w	r3, r3, #2
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d01b      	beq.n	8010428 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	f06f 0202 	mvn.w	r2, #2
 80103f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	2201      	movs	r2, #1
 80103fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	699b      	ldr	r3, [r3, #24]
 8010406:	f003 0303 	and.w	r3, r3, #3
 801040a:	2b00      	cmp	r3, #0
 801040c:	d003      	beq.n	8010416 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f000 f999 	bl	8010746 <HAL_TIM_IC_CaptureCallback>
 8010414:	e005      	b.n	8010422 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f000 f98b 	bl	8010732 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801041c:	6878      	ldr	r0, [r7, #4]
 801041e:	f000 f99c 	bl	801075a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	2200      	movs	r2, #0
 8010426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010428:	68bb      	ldr	r3, [r7, #8]
 801042a:	f003 0304 	and.w	r3, r3, #4
 801042e:	2b00      	cmp	r3, #0
 8010430:	d020      	beq.n	8010474 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	f003 0304 	and.w	r3, r3, #4
 8010438:	2b00      	cmp	r3, #0
 801043a:	d01b      	beq.n	8010474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	f06f 0204 	mvn.w	r2, #4
 8010444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	2202      	movs	r2, #2
 801044a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	699b      	ldr	r3, [r3, #24]
 8010452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010456:	2b00      	cmp	r3, #0
 8010458:	d003      	beq.n	8010462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f000 f973 	bl	8010746 <HAL_TIM_IC_CaptureCallback>
 8010460:	e005      	b.n	801046e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010462:	6878      	ldr	r0, [r7, #4]
 8010464:	f000 f965 	bl	8010732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010468:	6878      	ldr	r0, [r7, #4]
 801046a:	f000 f976 	bl	801075a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	2200      	movs	r2, #0
 8010472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	f003 0308 	and.w	r3, r3, #8
 801047a:	2b00      	cmp	r3, #0
 801047c:	d020      	beq.n	80104c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	f003 0308 	and.w	r3, r3, #8
 8010484:	2b00      	cmp	r3, #0
 8010486:	d01b      	beq.n	80104c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	f06f 0208 	mvn.w	r2, #8
 8010490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2204      	movs	r2, #4
 8010496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	69db      	ldr	r3, [r3, #28]
 801049e:	f003 0303 	and.w	r3, r3, #3
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d003      	beq.n	80104ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f000 f94d 	bl	8010746 <HAL_TIM_IC_CaptureCallback>
 80104ac:	e005      	b.n	80104ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80104ae:	6878      	ldr	r0, [r7, #4]
 80104b0:	f000 f93f 	bl	8010732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80104b4:	6878      	ldr	r0, [r7, #4]
 80104b6:	f000 f950 	bl	801075a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	2200      	movs	r2, #0
 80104be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	f003 0310 	and.w	r3, r3, #16
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d020      	beq.n	801050c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	f003 0310 	and.w	r3, r3, #16
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d01b      	beq.n	801050c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	f06f 0210 	mvn.w	r2, #16
 80104dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	2208      	movs	r2, #8
 80104e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	69db      	ldr	r3, [r3, #28]
 80104ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d003      	beq.n	80104fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80104f2:	6878      	ldr	r0, [r7, #4]
 80104f4:	f000 f927 	bl	8010746 <HAL_TIM_IC_CaptureCallback>
 80104f8:	e005      	b.n	8010506 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80104fa:	6878      	ldr	r0, [r7, #4]
 80104fc:	f000 f919 	bl	8010732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010500:	6878      	ldr	r0, [r7, #4]
 8010502:	f000 f92a 	bl	801075a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	2200      	movs	r2, #0
 801050a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801050c:	68bb      	ldr	r3, [r7, #8]
 801050e:	f003 0301 	and.w	r3, r3, #1
 8010512:	2b00      	cmp	r3, #0
 8010514:	d00c      	beq.n	8010530 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	f003 0301 	and.w	r3, r3, #1
 801051c:	2b00      	cmp	r3, #0
 801051e:	d007      	beq.n	8010530 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	f06f 0201 	mvn.w	r2, #1
 8010528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801052a:	6878      	ldr	r0, [r7, #4]
 801052c:	f7f0 ffa0 	bl	8001470 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8010530:	68bb      	ldr	r3, [r7, #8]
 8010532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010536:	2b00      	cmp	r3, #0
 8010538:	d00c      	beq.n	8010554 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010540:	2b00      	cmp	r3, #0
 8010542:	d007      	beq.n	8010554 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 801054c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801054e:	6878      	ldr	r0, [r7, #4]
 8010550:	f000 fab0 	bl	8010ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801055a:	2b00      	cmp	r3, #0
 801055c:	d00c      	beq.n	8010578 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010564:	2b00      	cmp	r3, #0
 8010566:	d007      	beq.n	8010578 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f000 f8fb 	bl	801076e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	f003 0320 	and.w	r3, r3, #32
 801057e:	2b00      	cmp	r3, #0
 8010580:	d00c      	beq.n	801059c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	f003 0320 	and.w	r3, r3, #32
 8010588:	2b00      	cmp	r3, #0
 801058a:	d007      	beq.n	801059c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	f06f 0220 	mvn.w	r2, #32
 8010594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010596:	6878      	ldr	r0, [r7, #4]
 8010598:	f000 fa82 	bl	8010aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801059c:	bf00      	nop
 801059e:	3710      	adds	r7, #16
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}

080105a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b084      	sub	sp, #16
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
 80105ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80105ae:	2300      	movs	r3, #0
 80105b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80105b8:	2b01      	cmp	r3, #1
 80105ba:	d101      	bne.n	80105c0 <HAL_TIM_ConfigClockSource+0x1c>
 80105bc:	2302      	movs	r3, #2
 80105be:	e0b4      	b.n	801072a <HAL_TIM_ConfigClockSource+0x186>
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	2201      	movs	r2, #1
 80105c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	2202      	movs	r2, #2
 80105cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	689b      	ldr	r3, [r3, #8]
 80105d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80105de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80105e0:	68bb      	ldr	r3, [r7, #8]
 80105e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80105e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	68ba      	ldr	r2, [r7, #8]
 80105ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80105f0:	683b      	ldr	r3, [r7, #0]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80105f8:	d03e      	beq.n	8010678 <HAL_TIM_ConfigClockSource+0xd4>
 80105fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80105fe:	f200 8087 	bhi.w	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010606:	f000 8086 	beq.w	8010716 <HAL_TIM_ConfigClockSource+0x172>
 801060a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801060e:	d87f      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010610:	2b70      	cmp	r3, #112	@ 0x70
 8010612:	d01a      	beq.n	801064a <HAL_TIM_ConfigClockSource+0xa6>
 8010614:	2b70      	cmp	r3, #112	@ 0x70
 8010616:	d87b      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010618:	2b60      	cmp	r3, #96	@ 0x60
 801061a:	d050      	beq.n	80106be <HAL_TIM_ConfigClockSource+0x11a>
 801061c:	2b60      	cmp	r3, #96	@ 0x60
 801061e:	d877      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010620:	2b50      	cmp	r3, #80	@ 0x50
 8010622:	d03c      	beq.n	801069e <HAL_TIM_ConfigClockSource+0xfa>
 8010624:	2b50      	cmp	r3, #80	@ 0x50
 8010626:	d873      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010628:	2b40      	cmp	r3, #64	@ 0x40
 801062a:	d058      	beq.n	80106de <HAL_TIM_ConfigClockSource+0x13a>
 801062c:	2b40      	cmp	r3, #64	@ 0x40
 801062e:	d86f      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010630:	2b30      	cmp	r3, #48	@ 0x30
 8010632:	d064      	beq.n	80106fe <HAL_TIM_ConfigClockSource+0x15a>
 8010634:	2b30      	cmp	r3, #48	@ 0x30
 8010636:	d86b      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010638:	2b20      	cmp	r3, #32
 801063a:	d060      	beq.n	80106fe <HAL_TIM_ConfigClockSource+0x15a>
 801063c:	2b20      	cmp	r3, #32
 801063e:	d867      	bhi.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
 8010640:	2b00      	cmp	r3, #0
 8010642:	d05c      	beq.n	80106fe <HAL_TIM_ConfigClockSource+0x15a>
 8010644:	2b10      	cmp	r3, #16
 8010646:	d05a      	beq.n	80106fe <HAL_TIM_ConfigClockSource+0x15a>
 8010648:	e062      	b.n	8010710 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801065a:	f000 f993 	bl	8010984 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	689b      	ldr	r3, [r3, #8]
 8010664:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801066c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	68ba      	ldr	r2, [r7, #8]
 8010674:	609a      	str	r2, [r3, #8]
      break;
 8010676:	e04f      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010680:	683b      	ldr	r3, [r7, #0]
 8010682:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010688:	f000 f97c 	bl	8010984 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	689a      	ldr	r2, [r3, #8]
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801069a:	609a      	str	r2, [r3, #8]
      break;
 801069c:	e03c      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80106a6:	683b      	ldr	r3, [r7, #0]
 80106a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80106aa:	461a      	mov	r2, r3
 80106ac:	f000 f8f0 	bl	8010890 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	2150      	movs	r1, #80	@ 0x50
 80106b6:	4618      	mov	r0, r3
 80106b8:	f000 f949 	bl	801094e <TIM_ITRx_SetConfig>
      break;
 80106bc:	e02c      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80106c2:	683b      	ldr	r3, [r7, #0]
 80106c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80106ca:	461a      	mov	r2, r3
 80106cc:	f000 f90f 	bl	80108ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	2160      	movs	r1, #96	@ 0x60
 80106d6:	4618      	mov	r0, r3
 80106d8:	f000 f939 	bl	801094e <TIM_ITRx_SetConfig>
      break;
 80106dc:	e01c      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80106e2:	683b      	ldr	r3, [r7, #0]
 80106e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80106ea:	461a      	mov	r2, r3
 80106ec:	f000 f8d0 	bl	8010890 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	2140      	movs	r1, #64	@ 0x40
 80106f6:	4618      	mov	r0, r3
 80106f8:	f000 f929 	bl	801094e <TIM_ITRx_SetConfig>
      break;
 80106fc:	e00c      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681a      	ldr	r2, [r3, #0]
 8010702:	683b      	ldr	r3, [r7, #0]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	4619      	mov	r1, r3
 8010708:	4610      	mov	r0, r2
 801070a:	f000 f920 	bl	801094e <TIM_ITRx_SetConfig>
      break;
 801070e:	e003      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8010710:	2301      	movs	r3, #1
 8010712:	73fb      	strb	r3, [r7, #15]
      break;
 8010714:	e000      	b.n	8010718 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8010716:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	2201      	movs	r2, #1
 801071c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	2200      	movs	r2, #0
 8010724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010728:	7bfb      	ldrb	r3, [r7, #15]
}
 801072a:	4618      	mov	r0, r3
 801072c:	3710      	adds	r7, #16
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}

08010732 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010732:	b480      	push	{r7}
 8010734:	b083      	sub	sp, #12
 8010736:	af00      	add	r7, sp, #0
 8010738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801073a:	bf00      	nop
 801073c:	370c      	adds	r7, #12
 801073e:	46bd      	mov	sp, r7
 8010740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010744:	4770      	bx	lr

08010746 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010746:	b480      	push	{r7}
 8010748:	b083      	sub	sp, #12
 801074a:	af00      	add	r7, sp, #0
 801074c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801074e:	bf00      	nop
 8010750:	370c      	adds	r7, #12
 8010752:	46bd      	mov	sp, r7
 8010754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010758:	4770      	bx	lr

0801075a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801075a:	b480      	push	{r7}
 801075c:	b083      	sub	sp, #12
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010762:	bf00      	nop
 8010764:	370c      	adds	r7, #12
 8010766:	46bd      	mov	sp, r7
 8010768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076c:	4770      	bx	lr

0801076e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801076e:	b480      	push	{r7}
 8010770:	b083      	sub	sp, #12
 8010772:	af00      	add	r7, sp, #0
 8010774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010776:	bf00      	nop
 8010778:	370c      	adds	r7, #12
 801077a:	46bd      	mov	sp, r7
 801077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010780:	4770      	bx	lr
	...

08010784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010784:	b480      	push	{r7}
 8010786:	b085      	sub	sp, #20
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
 801078c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	4a37      	ldr	r2, [pc, #220]	@ (8010874 <TIM_Base_SetConfig+0xf0>)
 8010798:	4293      	cmp	r3, r2
 801079a:	d00f      	beq.n	80107bc <TIM_Base_SetConfig+0x38>
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80107a2:	d00b      	beq.n	80107bc <TIM_Base_SetConfig+0x38>
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	4a34      	ldr	r2, [pc, #208]	@ (8010878 <TIM_Base_SetConfig+0xf4>)
 80107a8:	4293      	cmp	r3, r2
 80107aa:	d007      	beq.n	80107bc <TIM_Base_SetConfig+0x38>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	4a33      	ldr	r2, [pc, #204]	@ (801087c <TIM_Base_SetConfig+0xf8>)
 80107b0:	4293      	cmp	r3, r2
 80107b2:	d003      	beq.n	80107bc <TIM_Base_SetConfig+0x38>
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	4a32      	ldr	r2, [pc, #200]	@ (8010880 <TIM_Base_SetConfig+0xfc>)
 80107b8:	4293      	cmp	r3, r2
 80107ba:	d108      	bne.n	80107ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80107c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80107c4:	683b      	ldr	r3, [r7, #0]
 80107c6:	685b      	ldr	r3, [r3, #4]
 80107c8:	68fa      	ldr	r2, [r7, #12]
 80107ca:	4313      	orrs	r3, r2
 80107cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	4a28      	ldr	r2, [pc, #160]	@ (8010874 <TIM_Base_SetConfig+0xf0>)
 80107d2:	4293      	cmp	r3, r2
 80107d4:	d01b      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80107dc:	d017      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	4a25      	ldr	r2, [pc, #148]	@ (8010878 <TIM_Base_SetConfig+0xf4>)
 80107e2:	4293      	cmp	r3, r2
 80107e4:	d013      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	4a24      	ldr	r2, [pc, #144]	@ (801087c <TIM_Base_SetConfig+0xf8>)
 80107ea:	4293      	cmp	r3, r2
 80107ec:	d00f      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	4a23      	ldr	r2, [pc, #140]	@ (8010880 <TIM_Base_SetConfig+0xfc>)
 80107f2:	4293      	cmp	r3, r2
 80107f4:	d00b      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	4a22      	ldr	r2, [pc, #136]	@ (8010884 <TIM_Base_SetConfig+0x100>)
 80107fa:	4293      	cmp	r3, r2
 80107fc:	d007      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	4a21      	ldr	r2, [pc, #132]	@ (8010888 <TIM_Base_SetConfig+0x104>)
 8010802:	4293      	cmp	r3, r2
 8010804:	d003      	beq.n	801080e <TIM_Base_SetConfig+0x8a>
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	4a20      	ldr	r2, [pc, #128]	@ (801088c <TIM_Base_SetConfig+0x108>)
 801080a:	4293      	cmp	r3, r2
 801080c:	d108      	bne.n	8010820 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010816:	683b      	ldr	r3, [r7, #0]
 8010818:	68db      	ldr	r3, [r3, #12]
 801081a:	68fa      	ldr	r2, [r7, #12]
 801081c:	4313      	orrs	r3, r2
 801081e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010826:	683b      	ldr	r3, [r7, #0]
 8010828:	695b      	ldr	r3, [r3, #20]
 801082a:	4313      	orrs	r3, r2
 801082c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	689a      	ldr	r2, [r3, #8]
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	681a      	ldr	r2, [r3, #0]
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	4a0c      	ldr	r2, [pc, #48]	@ (8010874 <TIM_Base_SetConfig+0xf0>)
 8010842:	4293      	cmp	r3, r2
 8010844:	d103      	bne.n	801084e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010846:	683b      	ldr	r3, [r7, #0]
 8010848:	691a      	ldr	r2, [r3, #16]
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	f043 0204 	orr.w	r2, r3, #4
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2201      	movs	r2, #1
 801085e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	68fa      	ldr	r2, [r7, #12]
 8010864:	601a      	str	r2, [r3, #0]
}
 8010866:	bf00      	nop
 8010868:	3714      	adds	r7, #20
 801086a:	46bd      	mov	sp, r7
 801086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010870:	4770      	bx	lr
 8010872:	bf00      	nop
 8010874:	40010000 	.word	0x40010000
 8010878:	40000400 	.word	0x40000400
 801087c:	40000800 	.word	0x40000800
 8010880:	40000c00 	.word	0x40000c00
 8010884:	40014000 	.word	0x40014000
 8010888:	40014400 	.word	0x40014400
 801088c:	40014800 	.word	0x40014800

08010890 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010890:	b480      	push	{r7}
 8010892:	b087      	sub	sp, #28
 8010894:	af00      	add	r7, sp, #0
 8010896:	60f8      	str	r0, [r7, #12]
 8010898:	60b9      	str	r1, [r7, #8]
 801089a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	6a1b      	ldr	r3, [r3, #32]
 80108a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	6a1b      	ldr	r3, [r3, #32]
 80108a6:	f023 0201 	bic.w	r2, r3, #1
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	699b      	ldr	r3, [r3, #24]
 80108b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80108b4:	693b      	ldr	r3, [r7, #16]
 80108b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80108ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	011b      	lsls	r3, r3, #4
 80108c0:	693a      	ldr	r2, [r7, #16]
 80108c2:	4313      	orrs	r3, r2
 80108c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80108c6:	697b      	ldr	r3, [r7, #20]
 80108c8:	f023 030a 	bic.w	r3, r3, #10
 80108cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80108ce:	697a      	ldr	r2, [r7, #20]
 80108d0:	68bb      	ldr	r3, [r7, #8]
 80108d2:	4313      	orrs	r3, r2
 80108d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	693a      	ldr	r2, [r7, #16]
 80108da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	697a      	ldr	r2, [r7, #20]
 80108e0:	621a      	str	r2, [r3, #32]
}
 80108e2:	bf00      	nop
 80108e4:	371c      	adds	r7, #28
 80108e6:	46bd      	mov	sp, r7
 80108e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ec:	4770      	bx	lr

080108ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80108ee:	b480      	push	{r7}
 80108f0:	b087      	sub	sp, #28
 80108f2:	af00      	add	r7, sp, #0
 80108f4:	60f8      	str	r0, [r7, #12]
 80108f6:	60b9      	str	r1, [r7, #8]
 80108f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	6a1b      	ldr	r3, [r3, #32]
 80108fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	6a1b      	ldr	r3, [r3, #32]
 8010904:	f023 0210 	bic.w	r2, r3, #16
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	699b      	ldr	r3, [r3, #24]
 8010910:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010912:	693b      	ldr	r3, [r7, #16]
 8010914:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010918:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	031b      	lsls	r3, r3, #12
 801091e:	693a      	ldr	r2, [r7, #16]
 8010920:	4313      	orrs	r3, r2
 8010922:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801092a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801092c:	68bb      	ldr	r3, [r7, #8]
 801092e:	011b      	lsls	r3, r3, #4
 8010930:	697a      	ldr	r2, [r7, #20]
 8010932:	4313      	orrs	r3, r2
 8010934:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	693a      	ldr	r2, [r7, #16]
 801093a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	697a      	ldr	r2, [r7, #20]
 8010940:	621a      	str	r2, [r3, #32]
}
 8010942:	bf00      	nop
 8010944:	371c      	adds	r7, #28
 8010946:	46bd      	mov	sp, r7
 8010948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094c:	4770      	bx	lr

0801094e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801094e:	b480      	push	{r7}
 8010950:	b085      	sub	sp, #20
 8010952:	af00      	add	r7, sp, #0
 8010954:	6078      	str	r0, [r7, #4]
 8010956:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	689b      	ldr	r3, [r3, #8]
 801095c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010964:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010966:	683a      	ldr	r2, [r7, #0]
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	4313      	orrs	r3, r2
 801096c:	f043 0307 	orr.w	r3, r3, #7
 8010970:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	68fa      	ldr	r2, [r7, #12]
 8010976:	609a      	str	r2, [r3, #8]
}
 8010978:	bf00      	nop
 801097a:	3714      	adds	r7, #20
 801097c:	46bd      	mov	sp, r7
 801097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010982:	4770      	bx	lr

08010984 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010984:	b480      	push	{r7}
 8010986:	b087      	sub	sp, #28
 8010988:	af00      	add	r7, sp, #0
 801098a:	60f8      	str	r0, [r7, #12]
 801098c:	60b9      	str	r1, [r7, #8]
 801098e:	607a      	str	r2, [r7, #4]
 8010990:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	689b      	ldr	r3, [r3, #8]
 8010996:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010998:	697b      	ldr	r3, [r7, #20]
 801099a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801099e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80109a0:	683b      	ldr	r3, [r7, #0]
 80109a2:	021a      	lsls	r2, r3, #8
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	431a      	orrs	r2, r3
 80109a8:	68bb      	ldr	r3, [r7, #8]
 80109aa:	4313      	orrs	r3, r2
 80109ac:	697a      	ldr	r2, [r7, #20]
 80109ae:	4313      	orrs	r3, r2
 80109b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	697a      	ldr	r2, [r7, #20]
 80109b6:	609a      	str	r2, [r3, #8]
}
 80109b8:	bf00      	nop
 80109ba:	371c      	adds	r7, #28
 80109bc:	46bd      	mov	sp, r7
 80109be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c2:	4770      	bx	lr

080109c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80109c4:	b480      	push	{r7}
 80109c6:	b085      	sub	sp, #20
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
 80109cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80109d4:	2b01      	cmp	r3, #1
 80109d6:	d101      	bne.n	80109dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80109d8:	2302      	movs	r3, #2
 80109da:	e050      	b.n	8010a7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	2201      	movs	r2, #1
 80109e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	2202      	movs	r2, #2
 80109e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	685b      	ldr	r3, [r3, #4]
 80109f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	689b      	ldr	r3, [r3, #8]
 80109fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a04:	683b      	ldr	r3, [r7, #0]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	68fa      	ldr	r2, [r7, #12]
 8010a0a:	4313      	orrs	r3, r2
 8010a0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	68fa      	ldr	r2, [r7, #12]
 8010a14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8010a8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	d018      	beq.n	8010a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a28:	d013      	beq.n	8010a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	4a18      	ldr	r2, [pc, #96]	@ (8010a90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8010a30:	4293      	cmp	r3, r2
 8010a32:	d00e      	beq.n	8010a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	4a16      	ldr	r2, [pc, #88]	@ (8010a94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8010a3a:	4293      	cmp	r3, r2
 8010a3c:	d009      	beq.n	8010a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	4a15      	ldr	r2, [pc, #84]	@ (8010a98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8010a44:	4293      	cmp	r3, r2
 8010a46:	d004      	beq.n	8010a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	4a13      	ldr	r2, [pc, #76]	@ (8010a9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8010a4e:	4293      	cmp	r3, r2
 8010a50:	d10c      	bne.n	8010a6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010a58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a5a:	683b      	ldr	r3, [r7, #0]
 8010a5c:	685b      	ldr	r3, [r3, #4]
 8010a5e:	68ba      	ldr	r2, [r7, #8]
 8010a60:	4313      	orrs	r3, r2
 8010a62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	68ba      	ldr	r2, [r7, #8]
 8010a6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	2201      	movs	r2, #1
 8010a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2200      	movs	r2, #0
 8010a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010a7c:	2300      	movs	r3, #0
}
 8010a7e:	4618      	mov	r0, r3
 8010a80:	3714      	adds	r7, #20
 8010a82:	46bd      	mov	sp, r7
 8010a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a88:	4770      	bx	lr
 8010a8a:	bf00      	nop
 8010a8c:	40010000 	.word	0x40010000
 8010a90:	40000400 	.word	0x40000400
 8010a94:	40000800 	.word	0x40000800
 8010a98:	40000c00 	.word	0x40000c00
 8010a9c:	40014000 	.word	0x40014000

08010aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010aa0:	b480      	push	{r7}
 8010aa2:	b083      	sub	sp, #12
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010aa8:	bf00      	nop
 8010aaa:	370c      	adds	r7, #12
 8010aac:	46bd      	mov	sp, r7
 8010aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab2:	4770      	bx	lr

08010ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010ab4:	b480      	push	{r7}
 8010ab6:	b083      	sub	sp, #12
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010abc:	bf00      	nop
 8010abe:	370c      	adds	r7, #12
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac6:	4770      	bx	lr

08010ac8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b082      	sub	sp, #8
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d101      	bne.n	8010ada <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010ad6:	2301      	movs	r3, #1
 8010ad8:	e042      	b.n	8010b60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010ae0:	b2db      	uxtb	r3, r3
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d106      	bne.n	8010af4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2200      	movs	r2, #0
 8010aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f000 f83a 	bl	8010b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2224      	movs	r2, #36	@ 0x24
 8010af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	68da      	ldr	r2, [r3, #12]
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010b0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010b0c:	6878      	ldr	r0, [r7, #4]
 8010b0e:	f000 f835 	bl	8010b7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	691a      	ldr	r2, [r3, #16]
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010b20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	695a      	ldr	r2, [r3, #20]
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010b30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	68da      	ldr	r2, [r3, #12]
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010b40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	2200      	movs	r2, #0
 8010b46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	2220      	movs	r2, #32
 8010b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	2220      	movs	r2, #32
 8010b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8010b5e:	2300      	movs	r3, #0
}
 8010b60:	4618      	mov	r0, r3
 8010b62:	3708      	adds	r7, #8
 8010b64:	46bd      	mov	sp, r7
 8010b66:	bd80      	pop	{r7, pc}

08010b68 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8010b68:	b480      	push	{r7}
 8010b6a:	b083      	sub	sp, #12
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8010b70:	bf00      	nop
 8010b72:	370c      	adds	r7, #12
 8010b74:	46bd      	mov	sp, r7
 8010b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7a:	4770      	bx	lr

08010b7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010b80:	b0c0      	sub	sp, #256	@ 0x100
 8010b82:	af00      	add	r7, sp, #0
 8010b84:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	691b      	ldr	r3, [r3, #16]
 8010b90:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010b98:	68d9      	ldr	r1, [r3, #12]
 8010b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010b9e:	681a      	ldr	r2, [r3, #0]
 8010ba0:	ea40 0301 	orr.w	r3, r0, r1
 8010ba4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010baa:	689a      	ldr	r2, [r3, #8]
 8010bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bb0:	691b      	ldr	r3, [r3, #16]
 8010bb2:	431a      	orrs	r2, r3
 8010bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bb8:	695b      	ldr	r3, [r3, #20]
 8010bba:	431a      	orrs	r2, r3
 8010bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bc0:	69db      	ldr	r3, [r3, #28]
 8010bc2:	4313      	orrs	r3, r2
 8010bc4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8010bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	68db      	ldr	r3, [r3, #12]
 8010bd0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8010bd4:	f021 010c 	bic.w	r1, r1, #12
 8010bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bdc:	681a      	ldr	r2, [r3, #0]
 8010bde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010be2:	430b      	orrs	r3, r1
 8010be4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	695b      	ldr	r3, [r3, #20]
 8010bee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8010bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bf6:	6999      	ldr	r1, [r3, #24]
 8010bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010bfc:	681a      	ldr	r2, [r3, #0]
 8010bfe:	ea40 0301 	orr.w	r3, r0, r1
 8010c02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010c08:	681a      	ldr	r2, [r3, #0]
 8010c0a:	4b8f      	ldr	r3, [pc, #572]	@ (8010e48 <UART_SetConfig+0x2cc>)
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	d005      	beq.n	8010c1c <UART_SetConfig+0xa0>
 8010c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010c14:	681a      	ldr	r2, [r3, #0]
 8010c16:	4b8d      	ldr	r3, [pc, #564]	@ (8010e4c <UART_SetConfig+0x2d0>)
 8010c18:	429a      	cmp	r2, r3
 8010c1a:	d104      	bne.n	8010c26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8010c1c:	f7fe fb3a 	bl	800f294 <HAL_RCC_GetPCLK2Freq>
 8010c20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8010c24:	e003      	b.n	8010c2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010c26:	f7fe fb21 	bl	800f26c <HAL_RCC_GetPCLK1Freq>
 8010c2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010c32:	69db      	ldr	r3, [r3, #28]
 8010c34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010c38:	f040 810c 	bne.w	8010e54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010c3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010c40:	2200      	movs	r2, #0
 8010c42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8010c46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8010c4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8010c4e:	4622      	mov	r2, r4
 8010c50:	462b      	mov	r3, r5
 8010c52:	1891      	adds	r1, r2, r2
 8010c54:	65b9      	str	r1, [r7, #88]	@ 0x58
 8010c56:	415b      	adcs	r3, r3
 8010c58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010c5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010c5e:	4621      	mov	r1, r4
 8010c60:	eb12 0801 	adds.w	r8, r2, r1
 8010c64:	4629      	mov	r1, r5
 8010c66:	eb43 0901 	adc.w	r9, r3, r1
 8010c6a:	f04f 0200 	mov.w	r2, #0
 8010c6e:	f04f 0300 	mov.w	r3, #0
 8010c72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010c76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010c7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010c7e:	4690      	mov	r8, r2
 8010c80:	4699      	mov	r9, r3
 8010c82:	4623      	mov	r3, r4
 8010c84:	eb18 0303 	adds.w	r3, r8, r3
 8010c88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010c8c:	462b      	mov	r3, r5
 8010c8e:	eb49 0303 	adc.w	r3, r9, r3
 8010c92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8010c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010c9a:	685b      	ldr	r3, [r3, #4]
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8010ca2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8010ca6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8010caa:	460b      	mov	r3, r1
 8010cac:	18db      	adds	r3, r3, r3
 8010cae:	653b      	str	r3, [r7, #80]	@ 0x50
 8010cb0:	4613      	mov	r3, r2
 8010cb2:	eb42 0303 	adc.w	r3, r2, r3
 8010cb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8010cb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010cbc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8010cc0:	f7ef ffca 	bl	8000c58 <__aeabi_uldivmod>
 8010cc4:	4602      	mov	r2, r0
 8010cc6:	460b      	mov	r3, r1
 8010cc8:	4b61      	ldr	r3, [pc, #388]	@ (8010e50 <UART_SetConfig+0x2d4>)
 8010cca:	fba3 2302 	umull	r2, r3, r3, r2
 8010cce:	095b      	lsrs	r3, r3, #5
 8010cd0:	011c      	lsls	r4, r3, #4
 8010cd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010cdc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8010ce0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8010ce4:	4642      	mov	r2, r8
 8010ce6:	464b      	mov	r3, r9
 8010ce8:	1891      	adds	r1, r2, r2
 8010cea:	64b9      	str	r1, [r7, #72]	@ 0x48
 8010cec:	415b      	adcs	r3, r3
 8010cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010cf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010cf4:	4641      	mov	r1, r8
 8010cf6:	eb12 0a01 	adds.w	sl, r2, r1
 8010cfa:	4649      	mov	r1, r9
 8010cfc:	eb43 0b01 	adc.w	fp, r3, r1
 8010d00:	f04f 0200 	mov.w	r2, #0
 8010d04:	f04f 0300 	mov.w	r3, #0
 8010d08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010d0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8010d10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010d14:	4692      	mov	sl, r2
 8010d16:	469b      	mov	fp, r3
 8010d18:	4643      	mov	r3, r8
 8010d1a:	eb1a 0303 	adds.w	r3, sl, r3
 8010d1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010d22:	464b      	mov	r3, r9
 8010d24:	eb4b 0303 	adc.w	r3, fp, r3
 8010d28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8010d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010d30:	685b      	ldr	r3, [r3, #4]
 8010d32:	2200      	movs	r2, #0
 8010d34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010d38:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8010d3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8010d40:	460b      	mov	r3, r1
 8010d42:	18db      	adds	r3, r3, r3
 8010d44:	643b      	str	r3, [r7, #64]	@ 0x40
 8010d46:	4613      	mov	r3, r2
 8010d48:	eb42 0303 	adc.w	r3, r2, r3
 8010d4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010d52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8010d56:	f7ef ff7f 	bl	8000c58 <__aeabi_uldivmod>
 8010d5a:	4602      	mov	r2, r0
 8010d5c:	460b      	mov	r3, r1
 8010d5e:	4611      	mov	r1, r2
 8010d60:	4b3b      	ldr	r3, [pc, #236]	@ (8010e50 <UART_SetConfig+0x2d4>)
 8010d62:	fba3 2301 	umull	r2, r3, r3, r1
 8010d66:	095b      	lsrs	r3, r3, #5
 8010d68:	2264      	movs	r2, #100	@ 0x64
 8010d6a:	fb02 f303 	mul.w	r3, r2, r3
 8010d6e:	1acb      	subs	r3, r1, r3
 8010d70:	00db      	lsls	r3, r3, #3
 8010d72:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8010d76:	4b36      	ldr	r3, [pc, #216]	@ (8010e50 <UART_SetConfig+0x2d4>)
 8010d78:	fba3 2302 	umull	r2, r3, r3, r2
 8010d7c:	095b      	lsrs	r3, r3, #5
 8010d7e:	005b      	lsls	r3, r3, #1
 8010d80:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8010d84:	441c      	add	r4, r3
 8010d86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010d90:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8010d94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8010d98:	4642      	mov	r2, r8
 8010d9a:	464b      	mov	r3, r9
 8010d9c:	1891      	adds	r1, r2, r2
 8010d9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010da0:	415b      	adcs	r3, r3
 8010da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010da4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010da8:	4641      	mov	r1, r8
 8010daa:	1851      	adds	r1, r2, r1
 8010dac:	6339      	str	r1, [r7, #48]	@ 0x30
 8010dae:	4649      	mov	r1, r9
 8010db0:	414b      	adcs	r3, r1
 8010db2:	637b      	str	r3, [r7, #52]	@ 0x34
 8010db4:	f04f 0200 	mov.w	r2, #0
 8010db8:	f04f 0300 	mov.w	r3, #0
 8010dbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8010dc0:	4659      	mov	r1, fp
 8010dc2:	00cb      	lsls	r3, r1, #3
 8010dc4:	4651      	mov	r1, sl
 8010dc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010dca:	4651      	mov	r1, sl
 8010dcc:	00ca      	lsls	r2, r1, #3
 8010dce:	4610      	mov	r0, r2
 8010dd0:	4619      	mov	r1, r3
 8010dd2:	4603      	mov	r3, r0
 8010dd4:	4642      	mov	r2, r8
 8010dd6:	189b      	adds	r3, r3, r2
 8010dd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010ddc:	464b      	mov	r3, r9
 8010dde:	460a      	mov	r2, r1
 8010de0:	eb42 0303 	adc.w	r3, r2, r3
 8010de4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	2200      	movs	r2, #0
 8010df0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010df4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8010df8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010dfc:	460b      	mov	r3, r1
 8010dfe:	18db      	adds	r3, r3, r3
 8010e00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010e02:	4613      	mov	r3, r2
 8010e04:	eb42 0303 	adc.w	r3, r2, r3
 8010e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010e0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8010e0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8010e12:	f7ef ff21 	bl	8000c58 <__aeabi_uldivmod>
 8010e16:	4602      	mov	r2, r0
 8010e18:	460b      	mov	r3, r1
 8010e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8010e50 <UART_SetConfig+0x2d4>)
 8010e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8010e20:	095b      	lsrs	r3, r3, #5
 8010e22:	2164      	movs	r1, #100	@ 0x64
 8010e24:	fb01 f303 	mul.w	r3, r1, r3
 8010e28:	1ad3      	subs	r3, r2, r3
 8010e2a:	00db      	lsls	r3, r3, #3
 8010e2c:	3332      	adds	r3, #50	@ 0x32
 8010e2e:	4a08      	ldr	r2, [pc, #32]	@ (8010e50 <UART_SetConfig+0x2d4>)
 8010e30:	fba2 2303 	umull	r2, r3, r2, r3
 8010e34:	095b      	lsrs	r3, r3, #5
 8010e36:	f003 0207 	and.w	r2, r3, #7
 8010e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	4422      	add	r2, r4
 8010e42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8010e44:	e106      	b.n	8011054 <UART_SetConfig+0x4d8>
 8010e46:	bf00      	nop
 8010e48:	40011000 	.word	0x40011000
 8010e4c:	40011400 	.word	0x40011400
 8010e50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010e58:	2200      	movs	r2, #0
 8010e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010e5e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8010e62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8010e66:	4642      	mov	r2, r8
 8010e68:	464b      	mov	r3, r9
 8010e6a:	1891      	adds	r1, r2, r2
 8010e6c:	6239      	str	r1, [r7, #32]
 8010e6e:	415b      	adcs	r3, r3
 8010e70:	627b      	str	r3, [r7, #36]	@ 0x24
 8010e72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8010e76:	4641      	mov	r1, r8
 8010e78:	1854      	adds	r4, r2, r1
 8010e7a:	4649      	mov	r1, r9
 8010e7c:	eb43 0501 	adc.w	r5, r3, r1
 8010e80:	f04f 0200 	mov.w	r2, #0
 8010e84:	f04f 0300 	mov.w	r3, #0
 8010e88:	00eb      	lsls	r3, r5, #3
 8010e8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010e8e:	00e2      	lsls	r2, r4, #3
 8010e90:	4614      	mov	r4, r2
 8010e92:	461d      	mov	r5, r3
 8010e94:	4643      	mov	r3, r8
 8010e96:	18e3      	adds	r3, r4, r3
 8010e98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010e9c:	464b      	mov	r3, r9
 8010e9e:	eb45 0303 	adc.w	r3, r5, r3
 8010ea2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010eaa:	685b      	ldr	r3, [r3, #4]
 8010eac:	2200      	movs	r2, #0
 8010eae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010eb2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8010eb6:	f04f 0200 	mov.w	r2, #0
 8010eba:	f04f 0300 	mov.w	r3, #0
 8010ebe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8010ec2:	4629      	mov	r1, r5
 8010ec4:	008b      	lsls	r3, r1, #2
 8010ec6:	4621      	mov	r1, r4
 8010ec8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010ecc:	4621      	mov	r1, r4
 8010ece:	008a      	lsls	r2, r1, #2
 8010ed0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8010ed4:	f7ef fec0 	bl	8000c58 <__aeabi_uldivmod>
 8010ed8:	4602      	mov	r2, r0
 8010eda:	460b      	mov	r3, r1
 8010edc:	4b60      	ldr	r3, [pc, #384]	@ (8011060 <UART_SetConfig+0x4e4>)
 8010ede:	fba3 2302 	umull	r2, r3, r3, r2
 8010ee2:	095b      	lsrs	r3, r3, #5
 8010ee4:	011c      	lsls	r4, r3, #4
 8010ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010eea:	2200      	movs	r2, #0
 8010eec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010ef0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010ef4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8010ef8:	4642      	mov	r2, r8
 8010efa:	464b      	mov	r3, r9
 8010efc:	1891      	adds	r1, r2, r2
 8010efe:	61b9      	str	r1, [r7, #24]
 8010f00:	415b      	adcs	r3, r3
 8010f02:	61fb      	str	r3, [r7, #28]
 8010f04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010f08:	4641      	mov	r1, r8
 8010f0a:	1851      	adds	r1, r2, r1
 8010f0c:	6139      	str	r1, [r7, #16]
 8010f0e:	4649      	mov	r1, r9
 8010f10:	414b      	adcs	r3, r1
 8010f12:	617b      	str	r3, [r7, #20]
 8010f14:	f04f 0200 	mov.w	r2, #0
 8010f18:	f04f 0300 	mov.w	r3, #0
 8010f1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8010f20:	4659      	mov	r1, fp
 8010f22:	00cb      	lsls	r3, r1, #3
 8010f24:	4651      	mov	r1, sl
 8010f26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010f2a:	4651      	mov	r1, sl
 8010f2c:	00ca      	lsls	r2, r1, #3
 8010f2e:	4610      	mov	r0, r2
 8010f30:	4619      	mov	r1, r3
 8010f32:	4603      	mov	r3, r0
 8010f34:	4642      	mov	r2, r8
 8010f36:	189b      	adds	r3, r3, r2
 8010f38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010f3c:	464b      	mov	r3, r9
 8010f3e:	460a      	mov	r2, r1
 8010f40:	eb42 0303 	adc.w	r3, r2, r3
 8010f44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010f4c:	685b      	ldr	r3, [r3, #4]
 8010f4e:	2200      	movs	r2, #0
 8010f50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010f52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010f54:	f04f 0200 	mov.w	r2, #0
 8010f58:	f04f 0300 	mov.w	r3, #0
 8010f5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8010f60:	4649      	mov	r1, r9
 8010f62:	008b      	lsls	r3, r1, #2
 8010f64:	4641      	mov	r1, r8
 8010f66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010f6a:	4641      	mov	r1, r8
 8010f6c:	008a      	lsls	r2, r1, #2
 8010f6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8010f72:	f7ef fe71 	bl	8000c58 <__aeabi_uldivmod>
 8010f76:	4602      	mov	r2, r0
 8010f78:	460b      	mov	r3, r1
 8010f7a:	4611      	mov	r1, r2
 8010f7c:	4b38      	ldr	r3, [pc, #224]	@ (8011060 <UART_SetConfig+0x4e4>)
 8010f7e:	fba3 2301 	umull	r2, r3, r3, r1
 8010f82:	095b      	lsrs	r3, r3, #5
 8010f84:	2264      	movs	r2, #100	@ 0x64
 8010f86:	fb02 f303 	mul.w	r3, r2, r3
 8010f8a:	1acb      	subs	r3, r1, r3
 8010f8c:	011b      	lsls	r3, r3, #4
 8010f8e:	3332      	adds	r3, #50	@ 0x32
 8010f90:	4a33      	ldr	r2, [pc, #204]	@ (8011060 <UART_SetConfig+0x4e4>)
 8010f92:	fba2 2303 	umull	r2, r3, r2, r3
 8010f96:	095b      	lsrs	r3, r3, #5
 8010f98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010f9c:	441c      	add	r4, r3
 8010f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	673b      	str	r3, [r7, #112]	@ 0x70
 8010fa6:	677a      	str	r2, [r7, #116]	@ 0x74
 8010fa8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010fac:	4642      	mov	r2, r8
 8010fae:	464b      	mov	r3, r9
 8010fb0:	1891      	adds	r1, r2, r2
 8010fb2:	60b9      	str	r1, [r7, #8]
 8010fb4:	415b      	adcs	r3, r3
 8010fb6:	60fb      	str	r3, [r7, #12]
 8010fb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010fbc:	4641      	mov	r1, r8
 8010fbe:	1851      	adds	r1, r2, r1
 8010fc0:	6039      	str	r1, [r7, #0]
 8010fc2:	4649      	mov	r1, r9
 8010fc4:	414b      	adcs	r3, r1
 8010fc6:	607b      	str	r3, [r7, #4]
 8010fc8:	f04f 0200 	mov.w	r2, #0
 8010fcc:	f04f 0300 	mov.w	r3, #0
 8010fd0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010fd4:	4659      	mov	r1, fp
 8010fd6:	00cb      	lsls	r3, r1, #3
 8010fd8:	4651      	mov	r1, sl
 8010fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010fde:	4651      	mov	r1, sl
 8010fe0:	00ca      	lsls	r2, r1, #3
 8010fe2:	4610      	mov	r0, r2
 8010fe4:	4619      	mov	r1, r3
 8010fe6:	4603      	mov	r3, r0
 8010fe8:	4642      	mov	r2, r8
 8010fea:	189b      	adds	r3, r3, r2
 8010fec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010fee:	464b      	mov	r3, r9
 8010ff0:	460a      	mov	r2, r1
 8010ff2:	eb42 0303 	adc.w	r3, r2, r3
 8010ff6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	2200      	movs	r2, #0
 8011000:	663b      	str	r3, [r7, #96]	@ 0x60
 8011002:	667a      	str	r2, [r7, #100]	@ 0x64
 8011004:	f04f 0200 	mov.w	r2, #0
 8011008:	f04f 0300 	mov.w	r3, #0
 801100c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8011010:	4649      	mov	r1, r9
 8011012:	008b      	lsls	r3, r1, #2
 8011014:	4641      	mov	r1, r8
 8011016:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801101a:	4641      	mov	r1, r8
 801101c:	008a      	lsls	r2, r1, #2
 801101e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8011022:	f7ef fe19 	bl	8000c58 <__aeabi_uldivmod>
 8011026:	4602      	mov	r2, r0
 8011028:	460b      	mov	r3, r1
 801102a:	4b0d      	ldr	r3, [pc, #52]	@ (8011060 <UART_SetConfig+0x4e4>)
 801102c:	fba3 1302 	umull	r1, r3, r3, r2
 8011030:	095b      	lsrs	r3, r3, #5
 8011032:	2164      	movs	r1, #100	@ 0x64
 8011034:	fb01 f303 	mul.w	r3, r1, r3
 8011038:	1ad3      	subs	r3, r2, r3
 801103a:	011b      	lsls	r3, r3, #4
 801103c:	3332      	adds	r3, #50	@ 0x32
 801103e:	4a08      	ldr	r2, [pc, #32]	@ (8011060 <UART_SetConfig+0x4e4>)
 8011040:	fba2 2303 	umull	r2, r3, r2, r3
 8011044:	095b      	lsrs	r3, r3, #5
 8011046:	f003 020f 	and.w	r2, r3, #15
 801104a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	4422      	add	r2, r4
 8011052:	609a      	str	r2, [r3, #8]
}
 8011054:	bf00      	nop
 8011056:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801105a:	46bd      	mov	sp, r7
 801105c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011060:	51eb851f 	.word	0x51eb851f

08011064 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011064:	b480      	push	{r7}
 8011066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011068:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801106a:	4618      	mov	r0, r3
 801106c:	46bd      	mov	sp, r7
 801106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011072:	4770      	bx	lr

08011074 <MX_MEMS_Init>:
static void Press_Sensor_Handler(uint32_t Instance);
static void MX_IKS4A1_DataLogTerminal_Init(void);
static void MX_IKS4A1_DataLogTerminal_Process(void);

void MX_MEMS_Init(void)
{
 8011074:	b580      	push	{r7, lr}
 8011076:	af00      	add	r7, sp, #0

  /* USER CODE END MEMS_Init_PreTreatment */

  /* Initialize the peripherals and the MEMS components */

  MX_IKS4A1_DataLogTerminal_Init();
 8011078:	f000 f802 	bl	8011080 <MX_IKS4A1_DataLogTerminal_Init>

  /* USER CODE BEGIN MEMS_Init_PostTreatment */

  /* USER CODE END MEMS_Init_PostTreatment */
}
 801107c:	bf00      	nop
 801107e:	bd80      	pop	{r7, pc}

08011080 <MX_IKS4A1_DataLogTerminal_Init>:
/**
  * @brief  Initialize the DataLogTerminal application
  * @retval None
  */
void MX_IKS4A1_DataLogTerminal_Init(void)
{
 8011080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011082:	b089      	sub	sp, #36	@ 0x24
 8011084:	af04      	add	r7, sp, #16
  displayFloatToInt_t out_value_odr;
  int16_t i;

  /* Initialize LED */
  BSP_LED_Init(LED2);
 8011086:	2000      	movs	r0, #0
 8011088:	f7fa fde0 	bl	800bc4c <BSP_LED_Init>

  /* Initialize button */
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 801108c:	2101      	movs	r1, #1
 801108e:	2000      	movs	r0, #0
 8011090:	f7fa fe30 	bl	800bcf4 <BSP_PB_Init>

  /* Check what is the Push Button State when the button is not pressed. It can change across families */
  PushButtonState = (BSP_PB_GetState(BUTTON_KEY)) ?  0 : 1;
 8011094:	2000      	movs	r0, #0
 8011096:	f7fa fe81 	bl	800bd9c <BSP_PB_GetState>
 801109a:	4603      	mov	r3, r0
 801109c:	2b00      	cmp	r3, #0
 801109e:	bf0c      	ite	eq
 80110a0:	2301      	moveq	r3, #1
 80110a2:	2300      	movne	r3, #0
 80110a4:	b2db      	uxtb	r3, r3
 80110a6:	461a      	mov	r2, r3
 80110a8:	4b84      	ldr	r3, [pc, #528]	@ (80112bc <MX_IKS4A1_DataLogTerminal_Init+0x23c>)
 80110aa:	601a      	str	r2, [r3, #0]

  /* Initialize Virtual COM Port */
  BSP_COM_Init(COM1);
 80110ac:	2000      	movs	r0, #0
 80110ae:	f7fa fed7 	bl	800be60 <BSP_COM_Init>

  snprintf(dataOut, MAX_BUF_SIZE, "\r\n__________________________________________________________________________\r\n");
 80110b2:	4a83      	ldr	r2, [pc, #524]	@ (80112c0 <MX_IKS4A1_DataLogTerminal_Init+0x240>)
 80110b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80110b8:	4882      	ldr	r0, [pc, #520]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 80110ba:	f003 fd9b 	bl	8014bf4 <sniprintf>
  printf("%s", dataOut);
 80110be:	4981      	ldr	r1, [pc, #516]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 80110c0:	4881      	ldr	r0, [pc, #516]	@ (80112c8 <MX_IKS4A1_DataLogTerminal_Init+0x248>)
 80110c2:	f003 fd27 	bl	8014b14 <iprintf>

  IKS4A1_MOTION_SENSOR_Init(IKS4A1_LSM6DSV16X_0, MOTION_ACCELERO | MOTION_GYRO);
 80110c6:	2103      	movs	r1, #3
 80110c8:	2001      	movs	r0, #1
 80110ca:	f7fa f929 	bl	800b320 <IKS4A1_MOTION_SENSOR_Init>

  IKS4A1_MOTION_SENSOR_Init(IKS4A1_LSM6DSO16IS_0, MOTION_ACCELERO | MOTION_GYRO);
 80110ce:	2103      	movs	r1, #3
 80110d0:	2003      	movs	r0, #3
 80110d2:	f7fa f925 	bl	800b320 <IKS4A1_MOTION_SENSOR_Init>

  IKS4A1_MOTION_SENSOR_Init(IKS4A1_LIS2DUXS12_0, MOTION_ACCELERO);
 80110d6:	2102      	movs	r1, #2
 80110d8:	2002      	movs	r0, #2
 80110da:	f7fa f921 	bl	800b320 <IKS4A1_MOTION_SENSOR_Init>

  IKS4A1_MOTION_SENSOR_Init(IKS4A1_LIS2MDL_0, MOTION_MAGNETO);
 80110de:	2104      	movs	r1, #4
 80110e0:	2000      	movs	r0, #0
 80110e2:	f7fa f91d 	bl	800b320 <IKS4A1_MOTION_SENSOR_Init>

  for(i = 0; i < IKS4A1_MOTION_INSTANCES_NBR; i++)
 80110e6:	2300      	movs	r3, #0
 80110e8:	81fb      	strh	r3, [r7, #14]
 80110ea:	e0d4      	b.n	8011296 <MX_IKS4A1_DataLogTerminal_Init+0x216>
  {
    IKS4A1_MOTION_SENSOR_GetCapabilities(i, &MotionCapabilities[i]);
 80110ec:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80110f0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80110f4:	4613      	mov	r3, r2
 80110f6:	00db      	lsls	r3, r3, #3
 80110f8:	1a9b      	subs	r3, r3, r2
 80110fa:	009b      	lsls	r3, r3, #2
 80110fc:	4a73      	ldr	r2, [pc, #460]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 80110fe:	4413      	add	r3, r2
 8011100:	4619      	mov	r1, r3
 8011102:	f7fa fa3f 	bl	800b584 <IKS4A1_MOTION_SENSOR_GetCapabilities>
    snprintf(dataOut, MAX_BUF_SIZE,
 8011106:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
             "\r\nMotion Sensor Instance %d capabilities: \r\n ACCELEROMETER: %d\r\n GYROSCOPE: %d\r\n MAGNETOMETER: %d\r\n LOW POWER: %d\r\n",
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 801110a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801110e:	486f      	ldr	r0, [pc, #444]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011110:	4613      	mov	r3, r2
 8011112:	00db      	lsls	r3, r3, #3
 8011114:	1a9b      	subs	r3, r3, r2
 8011116:	009b      	lsls	r3, r3, #2
 8011118:	4403      	add	r3, r0
 801111a:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 801111c:	461c      	mov	r4, r3
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 801111e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011122:	486a      	ldr	r0, [pc, #424]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011124:	4613      	mov	r3, r2
 8011126:	00db      	lsls	r3, r3, #3
 8011128:	1a9b      	subs	r3, r3, r2
 801112a:	009b      	lsls	r3, r3, #2
 801112c:	4403      	add	r3, r0
 801112e:	3301      	adds	r3, #1
 8011130:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 8011132:	461d      	mov	r5, r3
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 8011134:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011138:	4864      	ldr	r0, [pc, #400]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 801113a:	4613      	mov	r3, r2
 801113c:	00db      	lsls	r3, r3, #3
 801113e:	1a9b      	subs	r3, r3, r2
 8011140:	009b      	lsls	r3, r3, #2
 8011142:	4403      	add	r3, r0
 8011144:	3302      	adds	r3, #2
 8011146:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 8011148:	461e      	mov	r6, r3
             i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro, MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 801114a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801114e:	485f      	ldr	r0, [pc, #380]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011150:	4613      	mov	r3, r2
 8011152:	00db      	lsls	r3, r3, #3
 8011154:	1a9b      	subs	r3, r3, r2
 8011156:	009b      	lsls	r3, r3, #2
 8011158:	4403      	add	r3, r0
 801115a:	3303      	adds	r3, #3
 801115c:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 801115e:	9303      	str	r3, [sp, #12]
 8011160:	9602      	str	r6, [sp, #8]
 8011162:	9501      	str	r5, [sp, #4]
 8011164:	9400      	str	r4, [sp, #0]
 8011166:	460b      	mov	r3, r1
 8011168:	4a59      	ldr	r2, [pc, #356]	@ (80112d0 <MX_IKS4A1_DataLogTerminal_Init+0x250>)
 801116a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801116e:	4855      	ldr	r0, [pc, #340]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 8011170:	f003 fd40 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 8011174:	4953      	ldr	r1, [pc, #332]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 8011176:	4854      	ldr	r0, [pc, #336]	@ (80112c8 <MX_IKS4A1_DataLogTerminal_Init+0x248>)
 8011178:	f003 fccc 	bl	8014b14 <iprintf>
    floatToInt(MotionCapabilities[i].AccMaxOdr, &out_value_odr, 3);
 801117c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011180:	4952      	ldr	r1, [pc, #328]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011182:	4613      	mov	r3, r2
 8011184:	00db      	lsls	r3, r3, #3
 8011186:	1a9b      	subs	r3, r3, r2
 8011188:	009b      	lsls	r3, r3, #2
 801118a:	440b      	add	r3, r1
 801118c:	3314      	adds	r3, #20
 801118e:	edd3 7a00 	vldr	s15, [r3]
 8011192:	463b      	mov	r3, r7
 8011194:	2103      	movs	r1, #3
 8011196:	4618      	mov	r0, r3
 8011198:	eeb0 0a67 	vmov.f32	s0, s15
 801119c:	f000 f978 	bl	8011490 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX ACC ODR: %d.%03d Hz, MAX ACC FS: %d\r\n", (int)out_value_odr.out_int,
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	461c      	mov	r4, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].AccMaxFS);
 80111a4:	68bb      	ldr	r3, [r7, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX ACC ODR: %d.%03d Hz, MAX ACC FS: %d\r\n", (int)out_value_odr.out_int,
 80111a6:	4618      	mov	r0, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].AccMaxFS);
 80111a8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80111ac:	4947      	ldr	r1, [pc, #284]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 80111ae:	4613      	mov	r3, r2
 80111b0:	00db      	lsls	r3, r3, #3
 80111b2:	1a9b      	subs	r3, r3, r2
 80111b4:	009b      	lsls	r3, r3, #2
 80111b6:	440b      	add	r3, r1
 80111b8:	3308      	adds	r3, #8
 80111ba:	681b      	ldr	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX ACC ODR: %d.%03d Hz, MAX ACC FS: %d\r\n", (int)out_value_odr.out_int,
 80111bc:	9301      	str	r3, [sp, #4]
 80111be:	9000      	str	r0, [sp, #0]
 80111c0:	4623      	mov	r3, r4
 80111c2:	4a44      	ldr	r2, [pc, #272]	@ (80112d4 <MX_IKS4A1_DataLogTerminal_Init+0x254>)
 80111c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80111c8:	483e      	ldr	r0, [pc, #248]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 80111ca:	f003 fd13 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 80111ce:	493d      	ldr	r1, [pc, #244]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 80111d0:	483d      	ldr	r0, [pc, #244]	@ (80112c8 <MX_IKS4A1_DataLogTerminal_Init+0x248>)
 80111d2:	f003 fc9f 	bl	8014b14 <iprintf>
    floatToInt(MotionCapabilities[i].GyroMaxOdr, &out_value_odr, 3);
 80111d6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80111da:	493c      	ldr	r1, [pc, #240]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 80111dc:	4613      	mov	r3, r2
 80111de:	00db      	lsls	r3, r3, #3
 80111e0:	1a9b      	subs	r3, r3, r2
 80111e2:	009b      	lsls	r3, r3, #2
 80111e4:	440b      	add	r3, r1
 80111e6:	3310      	adds	r3, #16
 80111e8:	edd3 7a00 	vldr	s15, [r3]
 80111ec:	463b      	mov	r3, r7
 80111ee:	2103      	movs	r1, #3
 80111f0:	4618      	mov	r0, r3
 80111f2:	eeb0 0a67 	vmov.f32	s0, s15
 80111f6:	f000 f94b 	bl	8011490 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX GYRO ODR: %d.%03d Hz, MAX GYRO FS: %d\r\n", (int)out_value_odr.out_int,
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	461c      	mov	r4, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].GyroMaxFS);
 80111fe:	68bb      	ldr	r3, [r7, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX GYRO ODR: %d.%03d Hz, MAX GYRO FS: %d\r\n", (int)out_value_odr.out_int,
 8011200:	4618      	mov	r0, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].GyroMaxFS);
 8011202:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011206:	4931      	ldr	r1, [pc, #196]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011208:	4613      	mov	r3, r2
 801120a:	00db      	lsls	r3, r3, #3
 801120c:	1a9b      	subs	r3, r3, r2
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	440b      	add	r3, r1
 8011212:	3304      	adds	r3, #4
 8011214:	681b      	ldr	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX GYRO ODR: %d.%03d Hz, MAX GYRO FS: %d\r\n", (int)out_value_odr.out_int,
 8011216:	9301      	str	r3, [sp, #4]
 8011218:	9000      	str	r0, [sp, #0]
 801121a:	4623      	mov	r3, r4
 801121c:	4a2e      	ldr	r2, [pc, #184]	@ (80112d8 <MX_IKS4A1_DataLogTerminal_Init+0x258>)
 801121e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011222:	4828      	ldr	r0, [pc, #160]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 8011224:	f003 fce6 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 8011228:	4926      	ldr	r1, [pc, #152]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 801122a:	4827      	ldr	r0, [pc, #156]	@ (80112c8 <MX_IKS4A1_DataLogTerminal_Init+0x248>)
 801122c:	f003 fc72 	bl	8014b14 <iprintf>
    floatToInt(MotionCapabilities[i].MagMaxOdr, &out_value_odr, 3);
 8011230:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011234:	4925      	ldr	r1, [pc, #148]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011236:	4613      	mov	r3, r2
 8011238:	00db      	lsls	r3, r3, #3
 801123a:	1a9b      	subs	r3, r3, r2
 801123c:	009b      	lsls	r3, r3, #2
 801123e:	440b      	add	r3, r1
 8011240:	3318      	adds	r3, #24
 8011242:	edd3 7a00 	vldr	s15, [r3]
 8011246:	463b      	mov	r3, r7
 8011248:	2103      	movs	r1, #3
 801124a:	4618      	mov	r0, r3
 801124c:	eeb0 0a67 	vmov.f32	s0, s15
 8011250:	f000 f91e 	bl	8011490 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX MAG ODR: %d.%03d Hz, MAX MAG FS: %d\r\n", (int)out_value_odr.out_int,
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	461c      	mov	r4, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].MagMaxFS);
 8011258:	68bb      	ldr	r3, [r7, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX MAG ODR: %d.%03d Hz, MAX MAG FS: %d\r\n", (int)out_value_odr.out_int,
 801125a:	4618      	mov	r0, r3
             (int)out_value_odr.out_dec, (int)MotionCapabilities[i].MagMaxFS);
 801125c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011260:	491a      	ldr	r1, [pc, #104]	@ (80112cc <MX_IKS4A1_DataLogTerminal_Init+0x24c>)
 8011262:	4613      	mov	r3, r2
 8011264:	00db      	lsls	r3, r3, #3
 8011266:	1a9b      	subs	r3, r3, r2
 8011268:	009b      	lsls	r3, r3, #2
 801126a:	440b      	add	r3, r1
 801126c:	330c      	adds	r3, #12
 801126e:	681b      	ldr	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX MAG ODR: %d.%03d Hz, MAX MAG FS: %d\r\n", (int)out_value_odr.out_int,
 8011270:	9301      	str	r3, [sp, #4]
 8011272:	9000      	str	r0, [sp, #0]
 8011274:	4623      	mov	r3, r4
 8011276:	4a19      	ldr	r2, [pc, #100]	@ (80112dc <MX_IKS4A1_DataLogTerminal_Init+0x25c>)
 8011278:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801127c:	4811      	ldr	r0, [pc, #68]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 801127e:	f003 fcb9 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 8011282:	4910      	ldr	r1, [pc, #64]	@ (80112c4 <MX_IKS4A1_DataLogTerminal_Init+0x244>)
 8011284:	4810      	ldr	r0, [pc, #64]	@ (80112c8 <MX_IKS4A1_DataLogTerminal_Init+0x248>)
 8011286:	f003 fc45 	bl	8014b14 <iprintf>
  for(i = 0; i < IKS4A1_MOTION_INSTANCES_NBR; i++)
 801128a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801128e:	b29b      	uxth	r3, r3
 8011290:	3301      	adds	r3, #1
 8011292:	b29b      	uxth	r3, r3
 8011294:	81fb      	strh	r3, [r7, #14]
 8011296:	89fb      	ldrh	r3, [r7, #14]
 8011298:	2b03      	cmp	r3, #3
 801129a:	f67f af27 	bls.w	80110ec <MX_IKS4A1_DataLogTerminal_Init+0x6c>
  }

  IKS4A1_ENV_SENSOR_Init(IKS4A1_SHT40AD1B_0, ENV_TEMPERATURE | ENV_HUMIDITY);
 801129e:	2105      	movs	r1, #5
 80112a0:	2002      	movs	r0, #2
 80112a2:	f7f9 fcaf 	bl	800ac04 <IKS4A1_ENV_SENSOR_Init>

  IKS4A1_ENV_SENSOR_Init(IKS4A1_LPS22DF_0, ENV_TEMPERATURE | ENV_PRESSURE);
 80112a6:	2103      	movs	r1, #3
 80112a8:	2001      	movs	r0, #1
 80112aa:	f7f9 fcab 	bl	800ac04 <IKS4A1_ENV_SENSOR_Init>

  IKS4A1_ENV_SENSOR_Init(IKS4A1_STTS22H_0, ENV_TEMPERATURE);
 80112ae:	2101      	movs	r1, #1
 80112b0:	2000      	movs	r0, #0
 80112b2:	f7f9 fca7 	bl	800ac04 <IKS4A1_ENV_SENSOR_Init>

  for(i = 0; i < IKS4A1_ENV_INSTANCES_NBR; i++)
 80112b6:	2300      	movs	r3, #0
 80112b8:	81fb      	strh	r3, [r7, #14]
 80112ba:	e0c2      	b.n	8011442 <MX_IKS4A1_DataLogTerminal_Init+0x3c2>
 80112bc:	20001044 	.word	0x20001044
 80112c0:	08016ed8 	.word	0x08016ed8
 80112c4:	20000f44 	.word	0x20000f44
 80112c8:	08016f28 	.word	0x08016f28
 80112cc:	20000e8c 	.word	0x20000e8c
 80112d0:	08016f2c 	.word	0x08016f2c
 80112d4:	08016fa0 	.word	0x08016fa0
 80112d8:	08016fcc 	.word	0x08016fcc
 80112dc:	08016ffc 	.word	0x08016ffc
  {
    IKS4A1_ENV_SENSOR_GetCapabilities(i, &EnvCapabilities[i]);
 80112e0:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80112e4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80112e8:	4613      	mov	r3, r2
 80112ea:	005b      	lsls	r3, r3, #1
 80112ec:	4413      	add	r3, r2
 80112ee:	00db      	lsls	r3, r3, #3
 80112f0:	4a58      	ldr	r2, [pc, #352]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 80112f2:	4413      	add	r3, r2
 80112f4:	4619      	mov	r1, r3
 80112f6:	f7f9 fd93 	bl	800ae20 <IKS4A1_ENV_SENSOR_GetCapabilities>
    snprintf(dataOut, MAX_BUF_SIZE,
 80112fa:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
             "\r\nEnvironmental Sensor Instance %d capabilities: \r\n TEMPERATURE: %d\r\n PRESSURE: %d\r\n HUMIDITY: %d\r\n LOW POWER: %d\r\n",
             i, EnvCapabilities[i].Temperature, EnvCapabilities[i].Pressure, EnvCapabilities[i].Humidity, EnvCapabilities[i].LowPower);
 80112fe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011302:	4854      	ldr	r0, [pc, #336]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 8011304:	4613      	mov	r3, r2
 8011306:	005b      	lsls	r3, r3, #1
 8011308:	4413      	add	r3, r2
 801130a:	00db      	lsls	r3, r3, #3
 801130c:	4403      	add	r3, r0
 801130e:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 8011310:	461c      	mov	r4, r3
             i, EnvCapabilities[i].Temperature, EnvCapabilities[i].Pressure, EnvCapabilities[i].Humidity, EnvCapabilities[i].LowPower);
 8011312:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011316:	484f      	ldr	r0, [pc, #316]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 8011318:	4613      	mov	r3, r2
 801131a:	005b      	lsls	r3, r3, #1
 801131c:	4413      	add	r3, r2
 801131e:	00db      	lsls	r3, r3, #3
 8011320:	4403      	add	r3, r0
 8011322:	3301      	adds	r3, #1
 8011324:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 8011326:	461d      	mov	r5, r3
             i, EnvCapabilities[i].Temperature, EnvCapabilities[i].Pressure, EnvCapabilities[i].Humidity, EnvCapabilities[i].LowPower);
 8011328:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801132c:	4849      	ldr	r0, [pc, #292]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 801132e:	4613      	mov	r3, r2
 8011330:	005b      	lsls	r3, r3, #1
 8011332:	4413      	add	r3, r2
 8011334:	00db      	lsls	r3, r3, #3
 8011336:	4403      	add	r3, r0
 8011338:	3302      	adds	r3, #2
 801133a:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 801133c:	461e      	mov	r6, r3
             i, EnvCapabilities[i].Temperature, EnvCapabilities[i].Pressure, EnvCapabilities[i].Humidity, EnvCapabilities[i].LowPower);
 801133e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011342:	4844      	ldr	r0, [pc, #272]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 8011344:	4613      	mov	r3, r2
 8011346:	005b      	lsls	r3, r3, #1
 8011348:	4413      	add	r3, r2
 801134a:	00db      	lsls	r3, r3, #3
 801134c:	4403      	add	r3, r0
 801134e:	3304      	adds	r3, #4
 8011350:	781b      	ldrb	r3, [r3, #0]
    snprintf(dataOut, MAX_BUF_SIZE,
 8011352:	9303      	str	r3, [sp, #12]
 8011354:	9602      	str	r6, [sp, #8]
 8011356:	9501      	str	r5, [sp, #4]
 8011358:	9400      	str	r4, [sp, #0]
 801135a:	460b      	mov	r3, r1
 801135c:	4a3e      	ldr	r2, [pc, #248]	@ (8011458 <MX_IKS4A1_DataLogTerminal_Init+0x3d8>)
 801135e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011362:	483e      	ldr	r0, [pc, #248]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 8011364:	f003 fc46 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 8011368:	493c      	ldr	r1, [pc, #240]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 801136a:	483d      	ldr	r0, [pc, #244]	@ (8011460 <MX_IKS4A1_DataLogTerminal_Init+0x3e0>)
 801136c:	f003 fbd2 	bl	8014b14 <iprintf>
    floatToInt(EnvCapabilities[i].TempMaxOdr, &out_value_odr, 3);
 8011370:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8011374:	4937      	ldr	r1, [pc, #220]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 8011376:	4613      	mov	r3, r2
 8011378:	005b      	lsls	r3, r3, #1
 801137a:	4413      	add	r3, r2
 801137c:	00db      	lsls	r3, r3, #3
 801137e:	440b      	add	r3, r1
 8011380:	330c      	adds	r3, #12
 8011382:	edd3 7a00 	vldr	s15, [r3]
 8011386:	463b      	mov	r3, r7
 8011388:	2103      	movs	r1, #3
 801138a:	4618      	mov	r0, r3
 801138c:	eeb0 0a67 	vmov.f32	s0, s15
 8011390:	f000 f87e 	bl	8011490 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX TEMP ODR: %d.%03d Hz\r\n", (int)out_value_odr.out_int,
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	461a      	mov	r2, r3
             (int)out_value_odr.out_dec);
 8011398:	68bb      	ldr	r3, [r7, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX TEMP ODR: %d.%03d Hz\r\n", (int)out_value_odr.out_int,
 801139a:	9300      	str	r3, [sp, #0]
 801139c:	4613      	mov	r3, r2
 801139e:	4a31      	ldr	r2, [pc, #196]	@ (8011464 <MX_IKS4A1_DataLogTerminal_Init+0x3e4>)
 80113a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80113a4:	482d      	ldr	r0, [pc, #180]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 80113a6:	f003 fc25 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 80113aa:	492c      	ldr	r1, [pc, #176]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 80113ac:	482c      	ldr	r0, [pc, #176]	@ (8011460 <MX_IKS4A1_DataLogTerminal_Init+0x3e0>)
 80113ae:	f003 fbb1 	bl	8014b14 <iprintf>
    floatToInt(EnvCapabilities[i].PressMaxOdr, &out_value_odr, 3);
 80113b2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80113b6:	4927      	ldr	r1, [pc, #156]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 80113b8:	4613      	mov	r3, r2
 80113ba:	005b      	lsls	r3, r3, #1
 80113bc:	4413      	add	r3, r2
 80113be:	00db      	lsls	r3, r3, #3
 80113c0:	440b      	add	r3, r1
 80113c2:	3310      	adds	r3, #16
 80113c4:	edd3 7a00 	vldr	s15, [r3]
 80113c8:	463b      	mov	r3, r7
 80113ca:	2103      	movs	r1, #3
 80113cc:	4618      	mov	r0, r3
 80113ce:	eeb0 0a67 	vmov.f32	s0, s15
 80113d2:	f000 f85d 	bl	8011490 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX PRESS ODR: %d.%03d Hz\r\n", (int)out_value_odr.out_int,
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	461a      	mov	r2, r3
             (int)out_value_odr.out_dec);
 80113da:	68bb      	ldr	r3, [r7, #8]
    snprintf(dataOut, MAX_BUF_SIZE, " MAX PRESS ODR: %d.%03d Hz\r\n", (int)out_value_odr.out_int,
 80113dc:	9300      	str	r3, [sp, #0]
 80113de:	4613      	mov	r3, r2
 80113e0:	4a21      	ldr	r2, [pc, #132]	@ (8011468 <MX_IKS4A1_DataLogTerminal_Init+0x3e8>)
 80113e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80113e6:	481d      	ldr	r0, [pc, #116]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 80113e8:	f003 fc04 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 80113ec:	491b      	ldr	r1, [pc, #108]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 80113ee:	481c      	ldr	r0, [pc, #112]	@ (8011460 <MX_IKS4A1_DataLogTerminal_Init+0x3e0>)
 80113f0:	f003 fb90 	bl	8014b14 <iprintf>
    floatToInt(EnvCapabilities[i].HumMaxOdr, &out_value_odr, 3);
 80113f4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80113f8:	4916      	ldr	r1, [pc, #88]	@ (8011454 <MX_IKS4A1_DataLogTerminal_Init+0x3d4>)
 80113fa:	4613      	mov	r3, r2
 80113fc:	005b      	lsls	r3, r3, #1
 80113fe:	4413      	add	r3, r2
 8011400:	00db      	lsls	r3, r3, #3
 8011402:	440b      	add	r3, r1
 8011404:	3308      	adds	r3, #8
 8011406:	edd3 7a00 	vldr	s15, [r3]
 801140a:	463b      	mov	r3, r7
 801140c:	2103      	movs	r1, #3
 801140e:	4618      	mov	r0, r3
 8011410:	eeb0 0a67 	vmov.f32	s0, s15
 8011414:	f000 f83c 	bl	8011490 <floatToInt>
    snprintf(dataOut, MAX_BUF_SIZE, " MAX HUM ODR: %d.%03d Hz\r\n", (int)out_value_odr.out_int, (int)out_value_odr.out_dec);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	461a      	mov	r2, r3
 801141c:	68bb      	ldr	r3, [r7, #8]
 801141e:	9300      	str	r3, [sp, #0]
 8011420:	4613      	mov	r3, r2
 8011422:	4a12      	ldr	r2, [pc, #72]	@ (801146c <MX_IKS4A1_DataLogTerminal_Init+0x3ec>)
 8011424:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011428:	480c      	ldr	r0, [pc, #48]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 801142a:	f003 fbe3 	bl	8014bf4 <sniprintf>
    printf("%s", dataOut);
 801142e:	490b      	ldr	r1, [pc, #44]	@ (801145c <MX_IKS4A1_DataLogTerminal_Init+0x3dc>)
 8011430:	480b      	ldr	r0, [pc, #44]	@ (8011460 <MX_IKS4A1_DataLogTerminal_Init+0x3e0>)
 8011432:	f003 fb6f 	bl	8014b14 <iprintf>
  for(i = 0; i < IKS4A1_ENV_INSTANCES_NBR; i++)
 8011436:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801143a:	b29b      	uxth	r3, r3
 801143c:	3301      	adds	r3, #1
 801143e:	b29b      	uxth	r3, r3
 8011440:	81fb      	strh	r3, [r7, #14]
 8011442:	89fb      	ldrh	r3, [r7, #14]
 8011444:	2b02      	cmp	r3, #2
 8011446:	f67f af4b 	bls.w	80112e0 <MX_IKS4A1_DataLogTerminal_Init+0x260>
  }
}
 801144a:	bf00      	nop
 801144c:	bf00      	nop
 801144e:	3714      	adds	r7, #20
 8011450:	46bd      	mov	sp, r7
 8011452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011454:	20000efc 	.word	0x20000efc
 8011458:	08017028 	.word	0x08017028
 801145c:	20000f44 	.word	0x20000f44
 8011460:	08016f28 	.word	0x08016f28
 8011464:	0801709c 	.word	0x0801709c
 8011468:	080170b8 	.word	0x080170b8
 801146c:	080170d8 	.word	0x080170d8

08011470 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8011470:	b480      	push	{r7}
 8011472:	b083      	sub	sp, #12
 8011474:	af00      	add	r7, sp, #0
 8011476:	4603      	mov	r3, r0
 8011478:	71fb      	strb	r3, [r7, #7]
  PushButtonDetected = 1;
 801147a:	4b04      	ldr	r3, [pc, #16]	@ (801148c <BSP_PB_Callback+0x1c>)
 801147c:	2201      	movs	r2, #1
 801147e:	701a      	strb	r2, [r3, #0]
}
 8011480:	bf00      	nop
 8011482:	370c      	adds	r7, #12
 8011484:	46bd      	mov	sp, r7
 8011486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148a:	4770      	bx	lr
 801148c:	20000e88 	.word	0x20000e88

08011490 <floatToInt>:
  * @param  out_value the pointer to the output integer structure
  * @param  dec_prec the decimal precision to be used
  * @retval None
  */
static void floatToInt(float in, displayFloatToInt_t *out_value, int32_t dec_prec)
{
 8011490:	b5b0      	push	{r4, r5, r7, lr}
 8011492:	b084      	sub	sp, #16
 8011494:	af00      	add	r7, sp, #0
 8011496:	ed87 0a03 	vstr	s0, [r7, #12]
 801149a:	60b8      	str	r0, [r7, #8]
 801149c:	6079      	str	r1, [r7, #4]
  if (in >= 0.0f)
 801149e:	edd7 7a03 	vldr	s15, [r7, #12]
 80114a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80114a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114aa:	db03      	blt.n	80114b4 <floatToInt+0x24>
  {
    out_value->sign = 0;
 80114ac:	68bb      	ldr	r3, [r7, #8]
 80114ae:	2200      	movs	r2, #0
 80114b0:	701a      	strb	r2, [r3, #0]
 80114b2:	e008      	b.n	80114c6 <floatToInt+0x36>
  }
  else
  {
    out_value->sign = 1;
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	2201      	movs	r2, #1
 80114b8:	701a      	strb	r2, [r3, #0]
    in = -in;
 80114ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80114be:	eef1 7a67 	vneg.f32	s15, s15
 80114c2:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  in = in + (0.5f / (float)pow(10, (double)dec_prec));
 80114c6:	6878      	ldr	r0, [r7, #4]
 80114c8:	f7ef f834 	bl	8000534 <__aeabi_i2d>
 80114cc:	4602      	mov	r2, r0
 80114ce:	460b      	mov	r3, r1
 80114d0:	ec43 2b11 	vmov	d1, r2, r3
 80114d4:	ed9f 0b2c 	vldr	d0, [pc, #176]	@ 8011588 <floatToInt+0xf8>
 80114d8:	f004 fb24 	bl	8015b24 <pow>
 80114dc:	ec53 2b10 	vmov	r2, r3, d0
 80114e0:	4610      	mov	r0, r2
 80114e2:	4619      	mov	r1, r3
 80114e4:	f7ef fb68 	bl	8000bb8 <__aeabi_d2f>
 80114e8:	ee06 0a90 	vmov	s13, r0
 80114ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80114f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80114f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80114f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80114fc:	edc7 7a03 	vstr	s15, [r7, #12]
  out_value->out_int = (int32_t)in;
 8011500:	edd7 7a03 	vldr	s15, [r7, #12]
 8011504:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011508:	ee17 2a90 	vmov	r2, s15
 801150c:	68bb      	ldr	r3, [r7, #8]
 801150e:	605a      	str	r2, [r3, #4]
  in = in - (float)(out_value->out_int);
 8011510:	68bb      	ldr	r3, [r7, #8]
 8011512:	685b      	ldr	r3, [r3, #4]
 8011514:	ee07 3a90 	vmov	s15, r3
 8011518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801151c:	ed97 7a03 	vldr	s14, [r7, #12]
 8011520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011524:	edc7 7a03 	vstr	s15, [r7, #12]
  out_value->out_dec = (int32_t)trunc((double)in * pow(10, (double)dec_prec));
 8011528:	68f8      	ldr	r0, [r7, #12]
 801152a:	f7ef f815 	bl	8000558 <__aeabi_f2d>
 801152e:	4604      	mov	r4, r0
 8011530:	460d      	mov	r5, r1
 8011532:	6878      	ldr	r0, [r7, #4]
 8011534:	f7ee fffe 	bl	8000534 <__aeabi_i2d>
 8011538:	4602      	mov	r2, r0
 801153a:	460b      	mov	r3, r1
 801153c:	ec43 2b11 	vmov	d1, r2, r3
 8011540:	ed9f 0b11 	vldr	d0, [pc, #68]	@ 8011588 <floatToInt+0xf8>
 8011544:	f004 faee 	bl	8015b24 <pow>
 8011548:	ec53 2b10 	vmov	r2, r3, d0
 801154c:	4620      	mov	r0, r4
 801154e:	4629      	mov	r1, r5
 8011550:	f7ef f85a 	bl	8000608 <__aeabi_dmul>
 8011554:	4602      	mov	r2, r0
 8011556:	460b      	mov	r3, r1
 8011558:	ec43 2b17 	vmov	d7, r2, r3
 801155c:	eeb0 0a47 	vmov.f32	s0, s14
 8011560:	eef0 0a67 	vmov.f32	s1, s15
 8011564:	f004 fb5a 	bl	8015c1c <trunc>
 8011568:	ec53 2b10 	vmov	r2, r3, d0
 801156c:	4610      	mov	r0, r2
 801156e:	4619      	mov	r1, r3
 8011570:	f7ef fafa 	bl	8000b68 <__aeabi_d2iz>
 8011574:	4603      	mov	r3, r0
 8011576:	461a      	mov	r2, r3
 8011578:	68bb      	ldr	r3, [r7, #8]
 801157a:	609a      	str	r2, [r3, #8]
}
 801157c:	bf00      	nop
 801157e:	3710      	adds	r7, #16
 8011580:	46bd      	mov	sp, r7
 8011582:	bdb0      	pop	{r4, r5, r7, pc}
 8011584:	f3af 8000 	nop.w
 8011588:	00000000 	.word	0x00000000
 801158c:	40240000 	.word	0x40240000

08011590 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b084      	sub	sp, #16
 8011594:	af00      	add	r7, sp, #0
 8011596:	4603      	mov	r3, r0
 8011598:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801159a:	79fb      	ldrb	r3, [r7, #7]
 801159c:	4a08      	ldr	r2, [pc, #32]	@ (80115c0 <disk_status+0x30>)
 801159e:	009b      	lsls	r3, r3, #2
 80115a0:	4413      	add	r3, r2
 80115a2:	685b      	ldr	r3, [r3, #4]
 80115a4:	685b      	ldr	r3, [r3, #4]
 80115a6:	79fa      	ldrb	r2, [r7, #7]
 80115a8:	4905      	ldr	r1, [pc, #20]	@ (80115c0 <disk_status+0x30>)
 80115aa:	440a      	add	r2, r1
 80115ac:	7a12      	ldrb	r2, [r2, #8]
 80115ae:	4610      	mov	r0, r2
 80115b0:	4798      	blx	r3
 80115b2:	4603      	mov	r3, r0
 80115b4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80115b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80115b8:	4618      	mov	r0, r3
 80115ba:	3710      	adds	r7, #16
 80115bc:	46bd      	mov	sp, r7
 80115be:	bd80      	pop	{r7, pc}
 80115c0:	20001070 	.word	0x20001070

080115c4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80115c4:	b580      	push	{r7, lr}
 80115c6:	b084      	sub	sp, #16
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	4603      	mov	r3, r0
 80115cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80115ce:	2300      	movs	r3, #0
 80115d0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80115d2:	79fb      	ldrb	r3, [r7, #7]
 80115d4:	4a0e      	ldr	r2, [pc, #56]	@ (8011610 <disk_initialize+0x4c>)
 80115d6:	5cd3      	ldrb	r3, [r2, r3]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d114      	bne.n	8011606 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80115dc:	79fb      	ldrb	r3, [r7, #7]
 80115de:	4a0c      	ldr	r2, [pc, #48]	@ (8011610 <disk_initialize+0x4c>)
 80115e0:	009b      	lsls	r3, r3, #2
 80115e2:	4413      	add	r3, r2
 80115e4:	685b      	ldr	r3, [r3, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	79fa      	ldrb	r2, [r7, #7]
 80115ea:	4909      	ldr	r1, [pc, #36]	@ (8011610 <disk_initialize+0x4c>)
 80115ec:	440a      	add	r2, r1
 80115ee:	7a12      	ldrb	r2, [r2, #8]
 80115f0:	4610      	mov	r0, r2
 80115f2:	4798      	blx	r3
 80115f4:	4603      	mov	r3, r0
 80115f6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80115f8:	7bfb      	ldrb	r3, [r7, #15]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d103      	bne.n	8011606 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80115fe:	79fb      	ldrb	r3, [r7, #7]
 8011600:	4a03      	ldr	r2, [pc, #12]	@ (8011610 <disk_initialize+0x4c>)
 8011602:	2101      	movs	r1, #1
 8011604:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8011606:	7bfb      	ldrb	r3, [r7, #15]
}
 8011608:	4618      	mov	r0, r3
 801160a:	3710      	adds	r7, #16
 801160c:	46bd      	mov	sp, r7
 801160e:	bd80      	pop	{r7, pc}
 8011610:	20001070 	.word	0x20001070

08011614 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8011614:	b590      	push	{r4, r7, lr}
 8011616:	b087      	sub	sp, #28
 8011618:	af00      	add	r7, sp, #0
 801161a:	60b9      	str	r1, [r7, #8]
 801161c:	607a      	str	r2, [r7, #4]
 801161e:	603b      	str	r3, [r7, #0]
 8011620:	4603      	mov	r3, r0
 8011622:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8011624:	7bfb      	ldrb	r3, [r7, #15]
 8011626:	4a0a      	ldr	r2, [pc, #40]	@ (8011650 <disk_read+0x3c>)
 8011628:	009b      	lsls	r3, r3, #2
 801162a:	4413      	add	r3, r2
 801162c:	685b      	ldr	r3, [r3, #4]
 801162e:	689c      	ldr	r4, [r3, #8]
 8011630:	7bfb      	ldrb	r3, [r7, #15]
 8011632:	4a07      	ldr	r2, [pc, #28]	@ (8011650 <disk_read+0x3c>)
 8011634:	4413      	add	r3, r2
 8011636:	7a18      	ldrb	r0, [r3, #8]
 8011638:	683b      	ldr	r3, [r7, #0]
 801163a:	687a      	ldr	r2, [r7, #4]
 801163c:	68b9      	ldr	r1, [r7, #8]
 801163e:	47a0      	blx	r4
 8011640:	4603      	mov	r3, r0
 8011642:	75fb      	strb	r3, [r7, #23]
  return res;
 8011644:	7dfb      	ldrb	r3, [r7, #23]
}
 8011646:	4618      	mov	r0, r3
 8011648:	371c      	adds	r7, #28
 801164a:	46bd      	mov	sp, r7
 801164c:	bd90      	pop	{r4, r7, pc}
 801164e:	bf00      	nop
 8011650:	20001070 	.word	0x20001070

08011654 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011654:	b590      	push	{r4, r7, lr}
 8011656:	b087      	sub	sp, #28
 8011658:	af00      	add	r7, sp, #0
 801165a:	60b9      	str	r1, [r7, #8]
 801165c:	607a      	str	r2, [r7, #4]
 801165e:	603b      	str	r3, [r7, #0]
 8011660:	4603      	mov	r3, r0
 8011662:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011664:	7bfb      	ldrb	r3, [r7, #15]
 8011666:	4a0a      	ldr	r2, [pc, #40]	@ (8011690 <disk_write+0x3c>)
 8011668:	009b      	lsls	r3, r3, #2
 801166a:	4413      	add	r3, r2
 801166c:	685b      	ldr	r3, [r3, #4]
 801166e:	68dc      	ldr	r4, [r3, #12]
 8011670:	7bfb      	ldrb	r3, [r7, #15]
 8011672:	4a07      	ldr	r2, [pc, #28]	@ (8011690 <disk_write+0x3c>)
 8011674:	4413      	add	r3, r2
 8011676:	7a18      	ldrb	r0, [r3, #8]
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	687a      	ldr	r2, [r7, #4]
 801167c:	68b9      	ldr	r1, [r7, #8]
 801167e:	47a0      	blx	r4
 8011680:	4603      	mov	r3, r0
 8011682:	75fb      	strb	r3, [r7, #23]
  return res;
 8011684:	7dfb      	ldrb	r3, [r7, #23]
}
 8011686:	4618      	mov	r0, r3
 8011688:	371c      	adds	r7, #28
 801168a:	46bd      	mov	sp, r7
 801168c:	bd90      	pop	{r4, r7, pc}
 801168e:	bf00      	nop
 8011690:	20001070 	.word	0x20001070

08011694 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b084      	sub	sp, #16
 8011698:	af00      	add	r7, sp, #0
 801169a:	4603      	mov	r3, r0
 801169c:	603a      	str	r2, [r7, #0]
 801169e:	71fb      	strb	r3, [r7, #7]
 80116a0:	460b      	mov	r3, r1
 80116a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80116a4:	79fb      	ldrb	r3, [r7, #7]
 80116a6:	4a09      	ldr	r2, [pc, #36]	@ (80116cc <disk_ioctl+0x38>)
 80116a8:	009b      	lsls	r3, r3, #2
 80116aa:	4413      	add	r3, r2
 80116ac:	685b      	ldr	r3, [r3, #4]
 80116ae:	691b      	ldr	r3, [r3, #16]
 80116b0:	79fa      	ldrb	r2, [r7, #7]
 80116b2:	4906      	ldr	r1, [pc, #24]	@ (80116cc <disk_ioctl+0x38>)
 80116b4:	440a      	add	r2, r1
 80116b6:	7a10      	ldrb	r0, [r2, #8]
 80116b8:	79b9      	ldrb	r1, [r7, #6]
 80116ba:	683a      	ldr	r2, [r7, #0]
 80116bc:	4798      	blx	r3
 80116be:	4603      	mov	r3, r0
 80116c0:	73fb      	strb	r3, [r7, #15]
  return res;
 80116c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80116c4:	4618      	mov	r0, r3
 80116c6:	3710      	adds	r7, #16
 80116c8:	46bd      	mov	sp, r7
 80116ca:	bd80      	pop	{r7, pc}
 80116cc:	20001070 	.word	0x20001070

080116d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80116d0:	b480      	push	{r7}
 80116d2:	b085      	sub	sp, #20
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	3301      	adds	r3, #1
 80116dc:	781b      	ldrb	r3, [r3, #0]
 80116de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80116e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80116e4:	021b      	lsls	r3, r3, #8
 80116e6:	b21a      	sxth	r2, r3
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	781b      	ldrb	r3, [r3, #0]
 80116ec:	b21b      	sxth	r3, r3
 80116ee:	4313      	orrs	r3, r2
 80116f0:	b21b      	sxth	r3, r3
 80116f2:	81fb      	strh	r3, [r7, #14]
	return rv;
 80116f4:	89fb      	ldrh	r3, [r7, #14]
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3714      	adds	r7, #20
 80116fa:	46bd      	mov	sp, r7
 80116fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011700:	4770      	bx	lr

08011702 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011702:	b480      	push	{r7}
 8011704:	b085      	sub	sp, #20
 8011706:	af00      	add	r7, sp, #0
 8011708:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	3303      	adds	r3, #3
 801170e:	781b      	ldrb	r3, [r3, #0]
 8011710:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	021b      	lsls	r3, r3, #8
 8011716:	687a      	ldr	r2, [r7, #4]
 8011718:	3202      	adds	r2, #2
 801171a:	7812      	ldrb	r2, [r2, #0]
 801171c:	4313      	orrs	r3, r2
 801171e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	021b      	lsls	r3, r3, #8
 8011724:	687a      	ldr	r2, [r7, #4]
 8011726:	3201      	adds	r2, #1
 8011728:	7812      	ldrb	r2, [r2, #0]
 801172a:	4313      	orrs	r3, r2
 801172c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	021b      	lsls	r3, r3, #8
 8011732:	687a      	ldr	r2, [r7, #4]
 8011734:	7812      	ldrb	r2, [r2, #0]
 8011736:	4313      	orrs	r3, r2
 8011738:	60fb      	str	r3, [r7, #12]
	return rv;
 801173a:	68fb      	ldr	r3, [r7, #12]
}
 801173c:	4618      	mov	r0, r3
 801173e:	3714      	adds	r7, #20
 8011740:	46bd      	mov	sp, r7
 8011742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011746:	4770      	bx	lr

08011748 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8011748:	b480      	push	{r7}
 801174a:	b083      	sub	sp, #12
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
 8011750:	460b      	mov	r3, r1
 8011752:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	1c5a      	adds	r2, r3, #1
 8011758:	607a      	str	r2, [r7, #4]
 801175a:	887a      	ldrh	r2, [r7, #2]
 801175c:	b2d2      	uxtb	r2, r2
 801175e:	701a      	strb	r2, [r3, #0]
 8011760:	887b      	ldrh	r3, [r7, #2]
 8011762:	0a1b      	lsrs	r3, r3, #8
 8011764:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	1c5a      	adds	r2, r3, #1
 801176a:	607a      	str	r2, [r7, #4]
 801176c:	887a      	ldrh	r2, [r7, #2]
 801176e:	b2d2      	uxtb	r2, r2
 8011770:	701a      	strb	r2, [r3, #0]
}
 8011772:	bf00      	nop
 8011774:	370c      	adds	r7, #12
 8011776:	46bd      	mov	sp, r7
 8011778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177c:	4770      	bx	lr

0801177e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801177e:	b480      	push	{r7}
 8011780:	b083      	sub	sp, #12
 8011782:	af00      	add	r7, sp, #0
 8011784:	6078      	str	r0, [r7, #4]
 8011786:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	1c5a      	adds	r2, r3, #1
 801178c:	607a      	str	r2, [r7, #4]
 801178e:	683a      	ldr	r2, [r7, #0]
 8011790:	b2d2      	uxtb	r2, r2
 8011792:	701a      	strb	r2, [r3, #0]
 8011794:	683b      	ldr	r3, [r7, #0]
 8011796:	0a1b      	lsrs	r3, r3, #8
 8011798:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	1c5a      	adds	r2, r3, #1
 801179e:	607a      	str	r2, [r7, #4]
 80117a0:	683a      	ldr	r2, [r7, #0]
 80117a2:	b2d2      	uxtb	r2, r2
 80117a4:	701a      	strb	r2, [r3, #0]
 80117a6:	683b      	ldr	r3, [r7, #0]
 80117a8:	0a1b      	lsrs	r3, r3, #8
 80117aa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	1c5a      	adds	r2, r3, #1
 80117b0:	607a      	str	r2, [r7, #4]
 80117b2:	683a      	ldr	r2, [r7, #0]
 80117b4:	b2d2      	uxtb	r2, r2
 80117b6:	701a      	strb	r2, [r3, #0]
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	0a1b      	lsrs	r3, r3, #8
 80117bc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	1c5a      	adds	r2, r3, #1
 80117c2:	607a      	str	r2, [r7, #4]
 80117c4:	683a      	ldr	r2, [r7, #0]
 80117c6:	b2d2      	uxtb	r2, r2
 80117c8:	701a      	strb	r2, [r3, #0]
}
 80117ca:	bf00      	nop
 80117cc:	370c      	adds	r7, #12
 80117ce:	46bd      	mov	sp, r7
 80117d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d4:	4770      	bx	lr

080117d6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80117d6:	b480      	push	{r7}
 80117d8:	b087      	sub	sp, #28
 80117da:	af00      	add	r7, sp, #0
 80117dc:	60f8      	str	r0, [r7, #12]
 80117de:	60b9      	str	r1, [r7, #8]
 80117e0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80117e6:	68bb      	ldr	r3, [r7, #8]
 80117e8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d00d      	beq.n	801180c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80117f0:	693a      	ldr	r2, [r7, #16]
 80117f2:	1c53      	adds	r3, r2, #1
 80117f4:	613b      	str	r3, [r7, #16]
 80117f6:	697b      	ldr	r3, [r7, #20]
 80117f8:	1c59      	adds	r1, r3, #1
 80117fa:	6179      	str	r1, [r7, #20]
 80117fc:	7812      	ldrb	r2, [r2, #0]
 80117fe:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	3b01      	subs	r3, #1
 8011804:	607b      	str	r3, [r7, #4]
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	2b00      	cmp	r3, #0
 801180a:	d1f1      	bne.n	80117f0 <mem_cpy+0x1a>
	}
}
 801180c:	bf00      	nop
 801180e:	371c      	adds	r7, #28
 8011810:	46bd      	mov	sp, r7
 8011812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011816:	4770      	bx	lr

08011818 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8011818:	b480      	push	{r7}
 801181a:	b087      	sub	sp, #28
 801181c:	af00      	add	r7, sp, #0
 801181e:	60f8      	str	r0, [r7, #12]
 8011820:	60b9      	str	r1, [r7, #8]
 8011822:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8011828:	697b      	ldr	r3, [r7, #20]
 801182a:	1c5a      	adds	r2, r3, #1
 801182c:	617a      	str	r2, [r7, #20]
 801182e:	68ba      	ldr	r2, [r7, #8]
 8011830:	b2d2      	uxtb	r2, r2
 8011832:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	3b01      	subs	r3, #1
 8011838:	607b      	str	r3, [r7, #4]
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	2b00      	cmp	r3, #0
 801183e:	d1f3      	bne.n	8011828 <mem_set+0x10>
}
 8011840:	bf00      	nop
 8011842:	bf00      	nop
 8011844:	371c      	adds	r7, #28
 8011846:	46bd      	mov	sp, r7
 8011848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184c:	4770      	bx	lr

0801184e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801184e:	b480      	push	{r7}
 8011850:	b089      	sub	sp, #36	@ 0x24
 8011852:	af00      	add	r7, sp, #0
 8011854:	60f8      	str	r0, [r7, #12]
 8011856:	60b9      	str	r1, [r7, #8]
 8011858:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	61fb      	str	r3, [r7, #28]
 801185e:	68bb      	ldr	r3, [r7, #8]
 8011860:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011862:	2300      	movs	r3, #0
 8011864:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8011866:	69fb      	ldr	r3, [r7, #28]
 8011868:	1c5a      	adds	r2, r3, #1
 801186a:	61fa      	str	r2, [r7, #28]
 801186c:	781b      	ldrb	r3, [r3, #0]
 801186e:	4619      	mov	r1, r3
 8011870:	69bb      	ldr	r3, [r7, #24]
 8011872:	1c5a      	adds	r2, r3, #1
 8011874:	61ba      	str	r2, [r7, #24]
 8011876:	781b      	ldrb	r3, [r3, #0]
 8011878:	1acb      	subs	r3, r1, r3
 801187a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	3b01      	subs	r3, #1
 8011880:	607b      	str	r3, [r7, #4]
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d002      	beq.n	801188e <mem_cmp+0x40>
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d0eb      	beq.n	8011866 <mem_cmp+0x18>

	return r;
 801188e:	697b      	ldr	r3, [r7, #20]
}
 8011890:	4618      	mov	r0, r3
 8011892:	3724      	adds	r7, #36	@ 0x24
 8011894:	46bd      	mov	sp, r7
 8011896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801189a:	4770      	bx	lr

0801189c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801189c:	b480      	push	{r7}
 801189e:	b083      	sub	sp, #12
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	6078      	str	r0, [r7, #4]
 80118a4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80118a6:	e002      	b.n	80118ae <chk_chr+0x12>
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	3301      	adds	r3, #1
 80118ac:	607b      	str	r3, [r7, #4]
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	781b      	ldrb	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d005      	beq.n	80118c2 <chk_chr+0x26>
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	781b      	ldrb	r3, [r3, #0]
 80118ba:	461a      	mov	r2, r3
 80118bc:	683b      	ldr	r3, [r7, #0]
 80118be:	4293      	cmp	r3, r2
 80118c0:	d1f2      	bne.n	80118a8 <chk_chr+0xc>
	return *str;
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	781b      	ldrb	r3, [r3, #0]
}
 80118c6:	4618      	mov	r0, r3
 80118c8:	370c      	adds	r7, #12
 80118ca:	46bd      	mov	sp, r7
 80118cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d0:	4770      	bx	lr
	...

080118d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80118d4:	b480      	push	{r7}
 80118d6:	b085      	sub	sp, #20
 80118d8:	af00      	add	r7, sp, #0
 80118da:	6078      	str	r0, [r7, #4]
 80118dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80118de:	2300      	movs	r3, #0
 80118e0:	60bb      	str	r3, [r7, #8]
 80118e2:	68bb      	ldr	r3, [r7, #8]
 80118e4:	60fb      	str	r3, [r7, #12]
 80118e6:	e029      	b.n	801193c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80118e8:	4a27      	ldr	r2, [pc, #156]	@ (8011988 <chk_lock+0xb4>)
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	011b      	lsls	r3, r3, #4
 80118ee:	4413      	add	r3, r2
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d01d      	beq.n	8011932 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80118f6:	4a24      	ldr	r2, [pc, #144]	@ (8011988 <chk_lock+0xb4>)
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	011b      	lsls	r3, r3, #4
 80118fc:	4413      	add	r3, r2
 80118fe:	681a      	ldr	r2, [r3, #0]
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	429a      	cmp	r2, r3
 8011906:	d116      	bne.n	8011936 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011908:	4a1f      	ldr	r2, [pc, #124]	@ (8011988 <chk_lock+0xb4>)
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	011b      	lsls	r3, r3, #4
 801190e:	4413      	add	r3, r2
 8011910:	3304      	adds	r3, #4
 8011912:	681a      	ldr	r2, [r3, #0]
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011918:	429a      	cmp	r2, r3
 801191a:	d10c      	bne.n	8011936 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801191c:	4a1a      	ldr	r2, [pc, #104]	@ (8011988 <chk_lock+0xb4>)
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	011b      	lsls	r3, r3, #4
 8011922:	4413      	add	r3, r2
 8011924:	3308      	adds	r3, #8
 8011926:	681a      	ldr	r2, [r3, #0]
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801192c:	429a      	cmp	r2, r3
 801192e:	d102      	bne.n	8011936 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011930:	e007      	b.n	8011942 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8011932:	2301      	movs	r3, #1
 8011934:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	3301      	adds	r3, #1
 801193a:	60fb      	str	r3, [r7, #12]
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	2b01      	cmp	r3, #1
 8011940:	d9d2      	bls.n	80118e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	2b02      	cmp	r3, #2
 8011946:	d109      	bne.n	801195c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011948:	68bb      	ldr	r3, [r7, #8]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d102      	bne.n	8011954 <chk_lock+0x80>
 801194e:	683b      	ldr	r3, [r7, #0]
 8011950:	2b02      	cmp	r3, #2
 8011952:	d101      	bne.n	8011958 <chk_lock+0x84>
 8011954:	2300      	movs	r3, #0
 8011956:	e010      	b.n	801197a <chk_lock+0xa6>
 8011958:	2312      	movs	r3, #18
 801195a:	e00e      	b.n	801197a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801195c:	683b      	ldr	r3, [r7, #0]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d108      	bne.n	8011974 <chk_lock+0xa0>
 8011962:	4a09      	ldr	r2, [pc, #36]	@ (8011988 <chk_lock+0xb4>)
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	011b      	lsls	r3, r3, #4
 8011968:	4413      	add	r3, r2
 801196a:	330c      	adds	r3, #12
 801196c:	881b      	ldrh	r3, [r3, #0]
 801196e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011972:	d101      	bne.n	8011978 <chk_lock+0xa4>
 8011974:	2310      	movs	r3, #16
 8011976:	e000      	b.n	801197a <chk_lock+0xa6>
 8011978:	2300      	movs	r3, #0
}
 801197a:	4618      	mov	r0, r3
 801197c:	3714      	adds	r7, #20
 801197e:	46bd      	mov	sp, r7
 8011980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011984:	4770      	bx	lr
 8011986:	bf00      	nop
 8011988:	20001050 	.word	0x20001050

0801198c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801198c:	b480      	push	{r7}
 801198e:	b083      	sub	sp, #12
 8011990:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011992:	2300      	movs	r3, #0
 8011994:	607b      	str	r3, [r7, #4]
 8011996:	e002      	b.n	801199e <enq_lock+0x12>
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	3301      	adds	r3, #1
 801199c:	607b      	str	r3, [r7, #4]
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	2b01      	cmp	r3, #1
 80119a2:	d806      	bhi.n	80119b2 <enq_lock+0x26>
 80119a4:	4a09      	ldr	r2, [pc, #36]	@ (80119cc <enq_lock+0x40>)
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	011b      	lsls	r3, r3, #4
 80119aa:	4413      	add	r3, r2
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d1f2      	bne.n	8011998 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	2b02      	cmp	r3, #2
 80119b6:	bf14      	ite	ne
 80119b8:	2301      	movne	r3, #1
 80119ba:	2300      	moveq	r3, #0
 80119bc:	b2db      	uxtb	r3, r3
}
 80119be:	4618      	mov	r0, r3
 80119c0:	370c      	adds	r7, #12
 80119c2:	46bd      	mov	sp, r7
 80119c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c8:	4770      	bx	lr
 80119ca:	bf00      	nop
 80119cc:	20001050 	.word	0x20001050

080119d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80119d0:	b480      	push	{r7}
 80119d2:	b085      	sub	sp, #20
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	6078      	str	r0, [r7, #4]
 80119d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80119da:	2300      	movs	r3, #0
 80119dc:	60fb      	str	r3, [r7, #12]
 80119de:	e01f      	b.n	8011a20 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80119e0:	4a41      	ldr	r2, [pc, #260]	@ (8011ae8 <inc_lock+0x118>)
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	011b      	lsls	r3, r3, #4
 80119e6:	4413      	add	r3, r2
 80119e8:	681a      	ldr	r2, [r3, #0]
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	429a      	cmp	r2, r3
 80119f0:	d113      	bne.n	8011a1a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80119f2:	4a3d      	ldr	r2, [pc, #244]	@ (8011ae8 <inc_lock+0x118>)
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	011b      	lsls	r3, r3, #4
 80119f8:	4413      	add	r3, r2
 80119fa:	3304      	adds	r3, #4
 80119fc:	681a      	ldr	r2, [r3, #0]
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8011a02:	429a      	cmp	r2, r3
 8011a04:	d109      	bne.n	8011a1a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8011a06:	4a38      	ldr	r2, [pc, #224]	@ (8011ae8 <inc_lock+0x118>)
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	011b      	lsls	r3, r3, #4
 8011a0c:	4413      	add	r3, r2
 8011a0e:	3308      	adds	r3, #8
 8011a10:	681a      	ldr	r2, [r3, #0]
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8011a16:	429a      	cmp	r2, r3
 8011a18:	d006      	beq.n	8011a28 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	3301      	adds	r3, #1
 8011a1e:	60fb      	str	r3, [r7, #12]
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	2b01      	cmp	r3, #1
 8011a24:	d9dc      	bls.n	80119e0 <inc_lock+0x10>
 8011a26:	e000      	b.n	8011a2a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011a28:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	2b02      	cmp	r3, #2
 8011a2e:	d132      	bne.n	8011a96 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011a30:	2300      	movs	r3, #0
 8011a32:	60fb      	str	r3, [r7, #12]
 8011a34:	e002      	b.n	8011a3c <inc_lock+0x6c>
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	3301      	adds	r3, #1
 8011a3a:	60fb      	str	r3, [r7, #12]
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	2b01      	cmp	r3, #1
 8011a40:	d806      	bhi.n	8011a50 <inc_lock+0x80>
 8011a42:	4a29      	ldr	r2, [pc, #164]	@ (8011ae8 <inc_lock+0x118>)
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	011b      	lsls	r3, r3, #4
 8011a48:	4413      	add	r3, r2
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d1f2      	bne.n	8011a36 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	2b02      	cmp	r3, #2
 8011a54:	d101      	bne.n	8011a5a <inc_lock+0x8a>
 8011a56:	2300      	movs	r3, #0
 8011a58:	e040      	b.n	8011adc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681a      	ldr	r2, [r3, #0]
 8011a5e:	4922      	ldr	r1, [pc, #136]	@ (8011ae8 <inc_lock+0x118>)
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	011b      	lsls	r3, r3, #4
 8011a64:	440b      	add	r3, r1
 8011a66:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	689a      	ldr	r2, [r3, #8]
 8011a6c:	491e      	ldr	r1, [pc, #120]	@ (8011ae8 <inc_lock+0x118>)
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	011b      	lsls	r3, r3, #4
 8011a72:	440b      	add	r3, r1
 8011a74:	3304      	adds	r3, #4
 8011a76:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	695a      	ldr	r2, [r3, #20]
 8011a7c:	491a      	ldr	r1, [pc, #104]	@ (8011ae8 <inc_lock+0x118>)
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	011b      	lsls	r3, r3, #4
 8011a82:	440b      	add	r3, r1
 8011a84:	3308      	adds	r3, #8
 8011a86:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011a88:	4a17      	ldr	r2, [pc, #92]	@ (8011ae8 <inc_lock+0x118>)
 8011a8a:	68fb      	ldr	r3, [r7, #12]
 8011a8c:	011b      	lsls	r3, r3, #4
 8011a8e:	4413      	add	r3, r2
 8011a90:	330c      	adds	r3, #12
 8011a92:	2200      	movs	r2, #0
 8011a94:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011a96:	683b      	ldr	r3, [r7, #0]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d009      	beq.n	8011ab0 <inc_lock+0xe0>
 8011a9c:	4a12      	ldr	r2, [pc, #72]	@ (8011ae8 <inc_lock+0x118>)
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	011b      	lsls	r3, r3, #4
 8011aa2:	4413      	add	r3, r2
 8011aa4:	330c      	adds	r3, #12
 8011aa6:	881b      	ldrh	r3, [r3, #0]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d001      	beq.n	8011ab0 <inc_lock+0xe0>
 8011aac:	2300      	movs	r3, #0
 8011aae:	e015      	b.n	8011adc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d108      	bne.n	8011ac8 <inc_lock+0xf8>
 8011ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8011ae8 <inc_lock+0x118>)
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	011b      	lsls	r3, r3, #4
 8011abc:	4413      	add	r3, r2
 8011abe:	330c      	adds	r3, #12
 8011ac0:	881b      	ldrh	r3, [r3, #0]
 8011ac2:	3301      	adds	r3, #1
 8011ac4:	b29a      	uxth	r2, r3
 8011ac6:	e001      	b.n	8011acc <inc_lock+0xfc>
 8011ac8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011acc:	4906      	ldr	r1, [pc, #24]	@ (8011ae8 <inc_lock+0x118>)
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	011b      	lsls	r3, r3, #4
 8011ad2:	440b      	add	r3, r1
 8011ad4:	330c      	adds	r3, #12
 8011ad6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	3301      	adds	r3, #1
}
 8011adc:	4618      	mov	r0, r3
 8011ade:	3714      	adds	r7, #20
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae6:	4770      	bx	lr
 8011ae8:	20001050 	.word	0x20001050

08011aec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011aec:	b480      	push	{r7}
 8011aee:	b085      	sub	sp, #20
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	3b01      	subs	r3, #1
 8011af8:	607b      	str	r3, [r7, #4]
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2b01      	cmp	r3, #1
 8011afe:	d825      	bhi.n	8011b4c <dec_lock+0x60>
		n = Files[i].ctr;
 8011b00:	4a17      	ldr	r2, [pc, #92]	@ (8011b60 <dec_lock+0x74>)
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	011b      	lsls	r3, r3, #4
 8011b06:	4413      	add	r3, r2
 8011b08:	330c      	adds	r3, #12
 8011b0a:	881b      	ldrh	r3, [r3, #0]
 8011b0c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8011b0e:	89fb      	ldrh	r3, [r7, #14]
 8011b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011b14:	d101      	bne.n	8011b1a <dec_lock+0x2e>
 8011b16:	2300      	movs	r3, #0
 8011b18:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011b1a:	89fb      	ldrh	r3, [r7, #14]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d002      	beq.n	8011b26 <dec_lock+0x3a>
 8011b20:	89fb      	ldrh	r3, [r7, #14]
 8011b22:	3b01      	subs	r3, #1
 8011b24:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011b26:	4a0e      	ldr	r2, [pc, #56]	@ (8011b60 <dec_lock+0x74>)
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	011b      	lsls	r3, r3, #4
 8011b2c:	4413      	add	r3, r2
 8011b2e:	330c      	adds	r3, #12
 8011b30:	89fa      	ldrh	r2, [r7, #14]
 8011b32:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011b34:	89fb      	ldrh	r3, [r7, #14]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d105      	bne.n	8011b46 <dec_lock+0x5a>
 8011b3a:	4a09      	ldr	r2, [pc, #36]	@ (8011b60 <dec_lock+0x74>)
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	011b      	lsls	r3, r3, #4
 8011b40:	4413      	add	r3, r2
 8011b42:	2200      	movs	r2, #0
 8011b44:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011b46:	2300      	movs	r3, #0
 8011b48:	737b      	strb	r3, [r7, #13]
 8011b4a:	e001      	b.n	8011b50 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011b4c:	2302      	movs	r3, #2
 8011b4e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011b50:	7b7b      	ldrb	r3, [r7, #13]
}
 8011b52:	4618      	mov	r0, r3
 8011b54:	3714      	adds	r7, #20
 8011b56:	46bd      	mov	sp, r7
 8011b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5c:	4770      	bx	lr
 8011b5e:	bf00      	nop
 8011b60:	20001050 	.word	0x20001050

08011b64 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011b64:	b480      	push	{r7}
 8011b66:	b085      	sub	sp, #20
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	60fb      	str	r3, [r7, #12]
 8011b70:	e010      	b.n	8011b94 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011b72:	4a0d      	ldr	r2, [pc, #52]	@ (8011ba8 <clear_lock+0x44>)
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	011b      	lsls	r3, r3, #4
 8011b78:	4413      	add	r3, r2
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	687a      	ldr	r2, [r7, #4]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d105      	bne.n	8011b8e <clear_lock+0x2a>
 8011b82:	4a09      	ldr	r2, [pc, #36]	@ (8011ba8 <clear_lock+0x44>)
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	011b      	lsls	r3, r3, #4
 8011b88:	4413      	add	r3, r2
 8011b8a:	2200      	movs	r2, #0
 8011b8c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	3301      	adds	r3, #1
 8011b92:	60fb      	str	r3, [r7, #12]
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	2b01      	cmp	r3, #1
 8011b98:	d9eb      	bls.n	8011b72 <clear_lock+0xe>
	}
}
 8011b9a:	bf00      	nop
 8011b9c:	bf00      	nop
 8011b9e:	3714      	adds	r7, #20
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba6:	4770      	bx	lr
 8011ba8:	20001050 	.word	0x20001050

08011bac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b086      	sub	sp, #24
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	78db      	ldrb	r3, [r3, #3]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d034      	beq.n	8011c2a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bc4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	7858      	ldrb	r0, [r3, #1]
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8011bd0:	2301      	movs	r3, #1
 8011bd2:	697a      	ldr	r2, [r7, #20]
 8011bd4:	f7ff fd3e 	bl	8011654 <disk_write>
 8011bd8:	4603      	mov	r3, r0
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d002      	beq.n	8011be4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8011bde:	2301      	movs	r3, #1
 8011be0:	73fb      	strb	r3, [r7, #15]
 8011be2:	e022      	b.n	8011c2a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	2200      	movs	r2, #0
 8011be8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bee:	697a      	ldr	r2, [r7, #20]
 8011bf0:	1ad2      	subs	r2, r2, r3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	69db      	ldr	r3, [r3, #28]
 8011bf6:	429a      	cmp	r2, r3
 8011bf8:	d217      	bcs.n	8011c2a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	789b      	ldrb	r3, [r3, #2]
 8011bfe:	613b      	str	r3, [r7, #16]
 8011c00:	e010      	b.n	8011c24 <sync_window+0x78>
					wsect += fs->fsize;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	69db      	ldr	r3, [r3, #28]
 8011c06:	697a      	ldr	r2, [r7, #20]
 8011c08:	4413      	add	r3, r2
 8011c0a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	7858      	ldrb	r0, [r3, #1]
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8011c16:	2301      	movs	r3, #1
 8011c18:	697a      	ldr	r2, [r7, #20]
 8011c1a:	f7ff fd1b 	bl	8011654 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011c1e:	693b      	ldr	r3, [r7, #16]
 8011c20:	3b01      	subs	r3, #1
 8011c22:	613b      	str	r3, [r7, #16]
 8011c24:	693b      	ldr	r3, [r7, #16]
 8011c26:	2b01      	cmp	r3, #1
 8011c28:	d8eb      	bhi.n	8011c02 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c2c:	4618      	mov	r0, r3
 8011c2e:	3718      	adds	r7, #24
 8011c30:	46bd      	mov	sp, r7
 8011c32:	bd80      	pop	{r7, pc}

08011c34 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	b084      	sub	sp, #16
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]
 8011c3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c46:	683a      	ldr	r2, [r7, #0]
 8011c48:	429a      	cmp	r2, r3
 8011c4a:	d01b      	beq.n	8011c84 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011c4c:	6878      	ldr	r0, [r7, #4]
 8011c4e:	f7ff ffad 	bl	8011bac <sync_window>
 8011c52:	4603      	mov	r3, r0
 8011c54:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011c56:	7bfb      	ldrb	r3, [r7, #15]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d113      	bne.n	8011c84 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	7858      	ldrb	r0, [r3, #1]
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8011c66:	2301      	movs	r3, #1
 8011c68:	683a      	ldr	r2, [r7, #0]
 8011c6a:	f7ff fcd3 	bl	8011614 <disk_read>
 8011c6e:	4603      	mov	r3, r0
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d004      	beq.n	8011c7e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011c74:	f04f 33ff 	mov.w	r3, #4294967295
 8011c78:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011c7a:	2301      	movs	r3, #1
 8011c7c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	683a      	ldr	r2, [r7, #0]
 8011c82:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8011c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c86:	4618      	mov	r0, r3
 8011c88:	3710      	adds	r7, #16
 8011c8a:	46bd      	mov	sp, r7
 8011c8c:	bd80      	pop	{r7, pc}
	...

08011c90 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b084      	sub	sp, #16
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	f7ff ff87 	bl	8011bac <sync_window>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011ca2:	7bfb      	ldrb	r3, [r7, #15]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d158      	bne.n	8011d5a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	781b      	ldrb	r3, [r3, #0]
 8011cac:	2b03      	cmp	r3, #3
 8011cae:	d148      	bne.n	8011d42 <sync_fs+0xb2>
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	791b      	ldrb	r3, [r3, #4]
 8011cb4:	2b01      	cmp	r3, #1
 8011cb6:	d144      	bne.n	8011d42 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	3334      	adds	r3, #52	@ 0x34
 8011cbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011cc0:	2100      	movs	r1, #0
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	f7ff fda8 	bl	8011818 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	3334      	adds	r3, #52	@ 0x34
 8011ccc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011cd0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7ff fd37 	bl	8011748 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	3334      	adds	r3, #52	@ 0x34
 8011cde:	4921      	ldr	r1, [pc, #132]	@ (8011d64 <sync_fs+0xd4>)
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	f7ff fd4c 	bl	801177e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	3334      	adds	r3, #52	@ 0x34
 8011cea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8011cee:	491e      	ldr	r1, [pc, #120]	@ (8011d68 <sync_fs+0xd8>)
 8011cf0:	4618      	mov	r0, r3
 8011cf2:	f7ff fd44 	bl	801177e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	3334      	adds	r3, #52	@ 0x34
 8011cfa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	695b      	ldr	r3, [r3, #20]
 8011d02:	4619      	mov	r1, r3
 8011d04:	4610      	mov	r0, r2
 8011d06:	f7ff fd3a 	bl	801177e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	3334      	adds	r3, #52	@ 0x34
 8011d0e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	691b      	ldr	r3, [r3, #16]
 8011d16:	4619      	mov	r1, r3
 8011d18:	4610      	mov	r0, r2
 8011d1a:	f7ff fd30 	bl	801177e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	6a1b      	ldr	r3, [r3, #32]
 8011d22:	1c5a      	adds	r2, r3, #1
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	7858      	ldrb	r0, [r3, #1]
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011d36:	2301      	movs	r3, #1
 8011d38:	f7ff fc8c 	bl	8011654 <disk_write>
			fs->fsi_flag = 0;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	2200      	movs	r2, #0
 8011d40:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	785b      	ldrb	r3, [r3, #1]
 8011d46:	2200      	movs	r2, #0
 8011d48:	2100      	movs	r1, #0
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7ff fca2 	bl	8011694 <disk_ioctl>
 8011d50:	4603      	mov	r3, r0
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d001      	beq.n	8011d5a <sync_fs+0xca>
 8011d56:	2301      	movs	r3, #1
 8011d58:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	3710      	adds	r7, #16
 8011d60:	46bd      	mov	sp, r7
 8011d62:	bd80      	pop	{r7, pc}
 8011d64:	41615252 	.word	0x41615252
 8011d68:	61417272 	.word	0x61417272

08011d6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011d6c:	b480      	push	{r7}
 8011d6e:	b083      	sub	sp, #12
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	6078      	str	r0, [r7, #4]
 8011d74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011d76:	683b      	ldr	r3, [r7, #0]
 8011d78:	3b02      	subs	r3, #2
 8011d7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	699b      	ldr	r3, [r3, #24]
 8011d80:	3b02      	subs	r3, #2
 8011d82:	683a      	ldr	r2, [r7, #0]
 8011d84:	429a      	cmp	r2, r3
 8011d86:	d301      	bcc.n	8011d8c <clust2sect+0x20>
 8011d88:	2300      	movs	r3, #0
 8011d8a:	e008      	b.n	8011d9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	895b      	ldrh	r3, [r3, #10]
 8011d90:	461a      	mov	r2, r3
 8011d92:	683b      	ldr	r3, [r7, #0]
 8011d94:	fb03 f202 	mul.w	r2, r3, r2
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d9c:	4413      	add	r3, r2
}
 8011d9e:	4618      	mov	r0, r3
 8011da0:	370c      	adds	r7, #12
 8011da2:	46bd      	mov	sp, r7
 8011da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da8:	4770      	bx	lr

08011daa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011daa:	b580      	push	{r7, lr}
 8011dac:	b086      	sub	sp, #24
 8011dae:	af00      	add	r7, sp, #0
 8011db0:	6078      	str	r0, [r7, #4]
 8011db2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011dba:	683b      	ldr	r3, [r7, #0]
 8011dbc:	2b01      	cmp	r3, #1
 8011dbe:	d904      	bls.n	8011dca <get_fat+0x20>
 8011dc0:	693b      	ldr	r3, [r7, #16]
 8011dc2:	699b      	ldr	r3, [r3, #24]
 8011dc4:	683a      	ldr	r2, [r7, #0]
 8011dc6:	429a      	cmp	r2, r3
 8011dc8:	d302      	bcc.n	8011dd0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011dca:	2301      	movs	r3, #1
 8011dcc:	617b      	str	r3, [r7, #20]
 8011dce:	e08e      	b.n	8011eee <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8011dd4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011dd6:	693b      	ldr	r3, [r7, #16]
 8011dd8:	781b      	ldrb	r3, [r3, #0]
 8011dda:	2b03      	cmp	r3, #3
 8011ddc:	d061      	beq.n	8011ea2 <get_fat+0xf8>
 8011dde:	2b03      	cmp	r3, #3
 8011de0:	dc7b      	bgt.n	8011eda <get_fat+0x130>
 8011de2:	2b01      	cmp	r3, #1
 8011de4:	d002      	beq.n	8011dec <get_fat+0x42>
 8011de6:	2b02      	cmp	r3, #2
 8011de8:	d041      	beq.n	8011e6e <get_fat+0xc4>
 8011dea:	e076      	b.n	8011eda <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	60fb      	str	r3, [r7, #12]
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	085b      	lsrs	r3, r3, #1
 8011df4:	68fa      	ldr	r2, [r7, #12]
 8011df6:	4413      	add	r3, r2
 8011df8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011dfa:	693b      	ldr	r3, [r7, #16]
 8011dfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	0a5b      	lsrs	r3, r3, #9
 8011e02:	4413      	add	r3, r2
 8011e04:	4619      	mov	r1, r3
 8011e06:	6938      	ldr	r0, [r7, #16]
 8011e08:	f7ff ff14 	bl	8011c34 <move_window>
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d166      	bne.n	8011ee0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	1c5a      	adds	r2, r3, #1
 8011e16:	60fa      	str	r2, [r7, #12]
 8011e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e1c:	693a      	ldr	r2, [r7, #16]
 8011e1e:	4413      	add	r3, r2
 8011e20:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8011e24:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011e26:	693b      	ldr	r3, [r7, #16]
 8011e28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	0a5b      	lsrs	r3, r3, #9
 8011e2e:	4413      	add	r3, r2
 8011e30:	4619      	mov	r1, r3
 8011e32:	6938      	ldr	r0, [r7, #16]
 8011e34:	f7ff fefe 	bl	8011c34 <move_window>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d152      	bne.n	8011ee4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e44:	693a      	ldr	r2, [r7, #16]
 8011e46:	4413      	add	r3, r2
 8011e48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8011e4c:	021b      	lsls	r3, r3, #8
 8011e4e:	68ba      	ldr	r2, [r7, #8]
 8011e50:	4313      	orrs	r3, r2
 8011e52:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011e54:	683b      	ldr	r3, [r7, #0]
 8011e56:	f003 0301 	and.w	r3, r3, #1
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d002      	beq.n	8011e64 <get_fat+0xba>
 8011e5e:	68bb      	ldr	r3, [r7, #8]
 8011e60:	091b      	lsrs	r3, r3, #4
 8011e62:	e002      	b.n	8011e6a <get_fat+0xc0>
 8011e64:	68bb      	ldr	r3, [r7, #8]
 8011e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011e6a:	617b      	str	r3, [r7, #20]
			break;
 8011e6c:	e03f      	b.n	8011eee <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	0a1b      	lsrs	r3, r3, #8
 8011e76:	4413      	add	r3, r2
 8011e78:	4619      	mov	r1, r3
 8011e7a:	6938      	ldr	r0, [r7, #16]
 8011e7c:	f7ff feda 	bl	8011c34 <move_window>
 8011e80:	4603      	mov	r3, r0
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d130      	bne.n	8011ee8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011e86:	693b      	ldr	r3, [r7, #16]
 8011e88:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8011e8c:	683b      	ldr	r3, [r7, #0]
 8011e8e:	005b      	lsls	r3, r3, #1
 8011e90:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8011e94:	4413      	add	r3, r2
 8011e96:	4618      	mov	r0, r3
 8011e98:	f7ff fc1a 	bl	80116d0 <ld_word>
 8011e9c:	4603      	mov	r3, r0
 8011e9e:	617b      	str	r3, [r7, #20]
			break;
 8011ea0:	e025      	b.n	8011eee <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011ea2:	693b      	ldr	r3, [r7, #16]
 8011ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011ea6:	683b      	ldr	r3, [r7, #0]
 8011ea8:	09db      	lsrs	r3, r3, #7
 8011eaa:	4413      	add	r3, r2
 8011eac:	4619      	mov	r1, r3
 8011eae:	6938      	ldr	r0, [r7, #16]
 8011eb0:	f7ff fec0 	bl	8011c34 <move_window>
 8011eb4:	4603      	mov	r3, r0
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d118      	bne.n	8011eec <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011eba:	693b      	ldr	r3, [r7, #16]
 8011ebc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8011ec0:	683b      	ldr	r3, [r7, #0]
 8011ec2:	009b      	lsls	r3, r3, #2
 8011ec4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8011ec8:	4413      	add	r3, r2
 8011eca:	4618      	mov	r0, r3
 8011ecc:	f7ff fc19 	bl	8011702 <ld_dword>
 8011ed0:	4603      	mov	r3, r0
 8011ed2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8011ed6:	617b      	str	r3, [r7, #20]
			break;
 8011ed8:	e009      	b.n	8011eee <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011eda:	2301      	movs	r3, #1
 8011edc:	617b      	str	r3, [r7, #20]
 8011ede:	e006      	b.n	8011eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ee0:	bf00      	nop
 8011ee2:	e004      	b.n	8011eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ee4:	bf00      	nop
 8011ee6:	e002      	b.n	8011eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011ee8:	bf00      	nop
 8011eea:	e000      	b.n	8011eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011eec:	bf00      	nop
		}
	}

	return val;
 8011eee:	697b      	ldr	r3, [r7, #20]
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3718      	adds	r7, #24
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}

08011ef8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011ef8:	b590      	push	{r4, r7, lr}
 8011efa:	b089      	sub	sp, #36	@ 0x24
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	60f8      	str	r0, [r7, #12]
 8011f00:	60b9      	str	r1, [r7, #8]
 8011f02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011f04:	2302      	movs	r3, #2
 8011f06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011f08:	68bb      	ldr	r3, [r7, #8]
 8011f0a:	2b01      	cmp	r3, #1
 8011f0c:	f240 80d9 	bls.w	80120c2 <put_fat+0x1ca>
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	699b      	ldr	r3, [r3, #24]
 8011f14:	68ba      	ldr	r2, [r7, #8]
 8011f16:	429a      	cmp	r2, r3
 8011f18:	f080 80d3 	bcs.w	80120c2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	781b      	ldrb	r3, [r3, #0]
 8011f20:	2b03      	cmp	r3, #3
 8011f22:	f000 8096 	beq.w	8012052 <put_fat+0x15a>
 8011f26:	2b03      	cmp	r3, #3
 8011f28:	f300 80cb 	bgt.w	80120c2 <put_fat+0x1ca>
 8011f2c:	2b01      	cmp	r3, #1
 8011f2e:	d002      	beq.n	8011f36 <put_fat+0x3e>
 8011f30:	2b02      	cmp	r3, #2
 8011f32:	d06e      	beq.n	8012012 <put_fat+0x11a>
 8011f34:	e0c5      	b.n	80120c2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011f36:	68bb      	ldr	r3, [r7, #8]
 8011f38:	61bb      	str	r3, [r7, #24]
 8011f3a:	69bb      	ldr	r3, [r7, #24]
 8011f3c:	085b      	lsrs	r3, r3, #1
 8011f3e:	69ba      	ldr	r2, [r7, #24]
 8011f40:	4413      	add	r3, r2
 8011f42:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011f48:	69bb      	ldr	r3, [r7, #24]
 8011f4a:	0a5b      	lsrs	r3, r3, #9
 8011f4c:	4413      	add	r3, r2
 8011f4e:	4619      	mov	r1, r3
 8011f50:	68f8      	ldr	r0, [r7, #12]
 8011f52:	f7ff fe6f 	bl	8011c34 <move_window>
 8011f56:	4603      	mov	r3, r0
 8011f58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011f5a:	7ffb      	ldrb	r3, [r7, #31]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	f040 80a9 	bne.w	80120b4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8011f68:	69bb      	ldr	r3, [r7, #24]
 8011f6a:	1c59      	adds	r1, r3, #1
 8011f6c:	61b9      	str	r1, [r7, #24]
 8011f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011f72:	4413      	add	r3, r2
 8011f74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	f003 0301 	and.w	r3, r3, #1
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d00d      	beq.n	8011f9c <put_fat+0xa4>
 8011f80:	697b      	ldr	r3, [r7, #20]
 8011f82:	781b      	ldrb	r3, [r3, #0]
 8011f84:	b25b      	sxtb	r3, r3
 8011f86:	f003 030f 	and.w	r3, r3, #15
 8011f8a:	b25a      	sxtb	r2, r3
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	b25b      	sxtb	r3, r3
 8011f90:	011b      	lsls	r3, r3, #4
 8011f92:	b25b      	sxtb	r3, r3
 8011f94:	4313      	orrs	r3, r2
 8011f96:	b25b      	sxtb	r3, r3
 8011f98:	b2db      	uxtb	r3, r3
 8011f9a:	e001      	b.n	8011fa0 <put_fat+0xa8>
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	b2db      	uxtb	r3, r3
 8011fa0:	697a      	ldr	r2, [r7, #20]
 8011fa2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	2201      	movs	r2, #1
 8011fa8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011fae:	69bb      	ldr	r3, [r7, #24]
 8011fb0:	0a5b      	lsrs	r3, r3, #9
 8011fb2:	4413      	add	r3, r2
 8011fb4:	4619      	mov	r1, r3
 8011fb6:	68f8      	ldr	r0, [r7, #12]
 8011fb8:	f7ff fe3c 	bl	8011c34 <move_window>
 8011fbc:	4603      	mov	r3, r0
 8011fbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011fc0:	7ffb      	ldrb	r3, [r7, #31]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d178      	bne.n	80120b8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8011fcc:	69bb      	ldr	r3, [r7, #24]
 8011fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011fd2:	4413      	add	r3, r2
 8011fd4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011fd6:	68bb      	ldr	r3, [r7, #8]
 8011fd8:	f003 0301 	and.w	r3, r3, #1
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d003      	beq.n	8011fe8 <put_fat+0xf0>
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	091b      	lsrs	r3, r3, #4
 8011fe4:	b2db      	uxtb	r3, r3
 8011fe6:	e00e      	b.n	8012006 <put_fat+0x10e>
 8011fe8:	697b      	ldr	r3, [r7, #20]
 8011fea:	781b      	ldrb	r3, [r3, #0]
 8011fec:	b25b      	sxtb	r3, r3
 8011fee:	f023 030f 	bic.w	r3, r3, #15
 8011ff2:	b25a      	sxtb	r2, r3
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	0a1b      	lsrs	r3, r3, #8
 8011ff8:	b25b      	sxtb	r3, r3
 8011ffa:	f003 030f 	and.w	r3, r3, #15
 8011ffe:	b25b      	sxtb	r3, r3
 8012000:	4313      	orrs	r3, r2
 8012002:	b25b      	sxtb	r3, r3
 8012004:	b2db      	uxtb	r3, r3
 8012006:	697a      	ldr	r2, [r7, #20]
 8012008:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	2201      	movs	r2, #1
 801200e:	70da      	strb	r2, [r3, #3]
			break;
 8012010:	e057      	b.n	80120c2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012016:	68bb      	ldr	r3, [r7, #8]
 8012018:	0a1b      	lsrs	r3, r3, #8
 801201a:	4413      	add	r3, r2
 801201c:	4619      	mov	r1, r3
 801201e:	68f8      	ldr	r0, [r7, #12]
 8012020:	f7ff fe08 	bl	8011c34 <move_window>
 8012024:	4603      	mov	r3, r0
 8012026:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012028:	7ffb      	ldrb	r3, [r7, #31]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d146      	bne.n	80120bc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	005b      	lsls	r3, r3, #1
 8012038:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801203c:	4413      	add	r3, r2
 801203e:	687a      	ldr	r2, [r7, #4]
 8012040:	b292      	uxth	r2, r2
 8012042:	4611      	mov	r1, r2
 8012044:	4618      	mov	r0, r3
 8012046:	f7ff fb7f 	bl	8011748 <st_word>
			fs->wflag = 1;
 801204a:	68fb      	ldr	r3, [r7, #12]
 801204c:	2201      	movs	r2, #1
 801204e:	70da      	strb	r2, [r3, #3]
			break;
 8012050:	e037      	b.n	80120c2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012056:	68bb      	ldr	r3, [r7, #8]
 8012058:	09db      	lsrs	r3, r3, #7
 801205a:	4413      	add	r3, r2
 801205c:	4619      	mov	r1, r3
 801205e:	68f8      	ldr	r0, [r7, #12]
 8012060:	f7ff fde8 	bl	8011c34 <move_window>
 8012064:	4603      	mov	r3, r0
 8012066:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012068:	7ffb      	ldrb	r3, [r7, #31]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d128      	bne.n	80120c0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	009b      	lsls	r3, r3, #2
 801207e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012082:	4413      	add	r3, r2
 8012084:	4618      	mov	r0, r3
 8012086:	f7ff fb3c 	bl	8011702 <ld_dword>
 801208a:	4603      	mov	r3, r0
 801208c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8012090:	4323      	orrs	r3, r4
 8012092:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801209a:	68bb      	ldr	r3, [r7, #8]
 801209c:	009b      	lsls	r3, r3, #2
 801209e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80120a2:	4413      	add	r3, r2
 80120a4:	6879      	ldr	r1, [r7, #4]
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7ff fb69 	bl	801177e <st_dword>
			fs->wflag = 1;
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	2201      	movs	r2, #1
 80120b0:	70da      	strb	r2, [r3, #3]
			break;
 80120b2:	e006      	b.n	80120c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80120b4:	bf00      	nop
 80120b6:	e004      	b.n	80120c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80120b8:	bf00      	nop
 80120ba:	e002      	b.n	80120c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80120bc:	bf00      	nop
 80120be:	e000      	b.n	80120c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80120c0:	bf00      	nop
		}
	}
	return res;
 80120c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80120c4:	4618      	mov	r0, r3
 80120c6:	3724      	adds	r7, #36	@ 0x24
 80120c8:	46bd      	mov	sp, r7
 80120ca:	bd90      	pop	{r4, r7, pc}

080120cc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b088      	sub	sp, #32
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	60f8      	str	r0, [r7, #12]
 80120d4:	60b9      	str	r1, [r7, #8]
 80120d6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80120d8:	2300      	movs	r3, #0
 80120da:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80120e2:	68bb      	ldr	r3, [r7, #8]
 80120e4:	2b01      	cmp	r3, #1
 80120e6:	d904      	bls.n	80120f2 <remove_chain+0x26>
 80120e8:	69bb      	ldr	r3, [r7, #24]
 80120ea:	699b      	ldr	r3, [r3, #24]
 80120ec:	68ba      	ldr	r2, [r7, #8]
 80120ee:	429a      	cmp	r2, r3
 80120f0:	d301      	bcc.n	80120f6 <remove_chain+0x2a>
 80120f2:	2302      	movs	r3, #2
 80120f4:	e04b      	b.n	801218e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d00c      	beq.n	8012116 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80120fc:	f04f 32ff 	mov.w	r2, #4294967295
 8012100:	6879      	ldr	r1, [r7, #4]
 8012102:	69b8      	ldr	r0, [r7, #24]
 8012104:	f7ff fef8 	bl	8011ef8 <put_fat>
 8012108:	4603      	mov	r3, r0
 801210a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 801210c:	7ffb      	ldrb	r3, [r7, #31]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d001      	beq.n	8012116 <remove_chain+0x4a>
 8012112:	7ffb      	ldrb	r3, [r7, #31]
 8012114:	e03b      	b.n	801218e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012116:	68b9      	ldr	r1, [r7, #8]
 8012118:	68f8      	ldr	r0, [r7, #12]
 801211a:	f7ff fe46 	bl	8011daa <get_fat>
 801211e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012120:	697b      	ldr	r3, [r7, #20]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d031      	beq.n	801218a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012126:	697b      	ldr	r3, [r7, #20]
 8012128:	2b01      	cmp	r3, #1
 801212a:	d101      	bne.n	8012130 <remove_chain+0x64>
 801212c:	2302      	movs	r3, #2
 801212e:	e02e      	b.n	801218e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012130:	697b      	ldr	r3, [r7, #20]
 8012132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012136:	d101      	bne.n	801213c <remove_chain+0x70>
 8012138:	2301      	movs	r3, #1
 801213a:	e028      	b.n	801218e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801213c:	2200      	movs	r2, #0
 801213e:	68b9      	ldr	r1, [r7, #8]
 8012140:	69b8      	ldr	r0, [r7, #24]
 8012142:	f7ff fed9 	bl	8011ef8 <put_fat>
 8012146:	4603      	mov	r3, r0
 8012148:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801214a:	7ffb      	ldrb	r3, [r7, #31]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d001      	beq.n	8012154 <remove_chain+0x88>
 8012150:	7ffb      	ldrb	r3, [r7, #31]
 8012152:	e01c      	b.n	801218e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012154:	69bb      	ldr	r3, [r7, #24]
 8012156:	695a      	ldr	r2, [r3, #20]
 8012158:	69bb      	ldr	r3, [r7, #24]
 801215a:	699b      	ldr	r3, [r3, #24]
 801215c:	3b02      	subs	r3, #2
 801215e:	429a      	cmp	r2, r3
 8012160:	d20b      	bcs.n	801217a <remove_chain+0xae>
			fs->free_clst++;
 8012162:	69bb      	ldr	r3, [r7, #24]
 8012164:	695b      	ldr	r3, [r3, #20]
 8012166:	1c5a      	adds	r2, r3, #1
 8012168:	69bb      	ldr	r3, [r7, #24]
 801216a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801216c:	69bb      	ldr	r3, [r7, #24]
 801216e:	791b      	ldrb	r3, [r3, #4]
 8012170:	f043 0301 	orr.w	r3, r3, #1
 8012174:	b2da      	uxtb	r2, r3
 8012176:	69bb      	ldr	r3, [r7, #24]
 8012178:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801217a:	697b      	ldr	r3, [r7, #20]
 801217c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801217e:	69bb      	ldr	r3, [r7, #24]
 8012180:	699b      	ldr	r3, [r3, #24]
 8012182:	68ba      	ldr	r2, [r7, #8]
 8012184:	429a      	cmp	r2, r3
 8012186:	d3c6      	bcc.n	8012116 <remove_chain+0x4a>
 8012188:	e000      	b.n	801218c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801218a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801218c:	2300      	movs	r3, #0
}
 801218e:	4618      	mov	r0, r3
 8012190:	3720      	adds	r7, #32
 8012192:	46bd      	mov	sp, r7
 8012194:	bd80      	pop	{r7, pc}

08012196 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012196:	b580      	push	{r7, lr}
 8012198:	b088      	sub	sp, #32
 801219a:	af00      	add	r7, sp, #0
 801219c:	6078      	str	r0, [r7, #4]
 801219e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80121a6:	683b      	ldr	r3, [r7, #0]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d10d      	bne.n	80121c8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80121ac:	693b      	ldr	r3, [r7, #16]
 80121ae:	691b      	ldr	r3, [r3, #16]
 80121b0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80121b2:	69bb      	ldr	r3, [r7, #24]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d004      	beq.n	80121c2 <create_chain+0x2c>
 80121b8:	693b      	ldr	r3, [r7, #16]
 80121ba:	699b      	ldr	r3, [r3, #24]
 80121bc:	69ba      	ldr	r2, [r7, #24]
 80121be:	429a      	cmp	r2, r3
 80121c0:	d31b      	bcc.n	80121fa <create_chain+0x64>
 80121c2:	2301      	movs	r3, #1
 80121c4:	61bb      	str	r3, [r7, #24]
 80121c6:	e018      	b.n	80121fa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80121c8:	6839      	ldr	r1, [r7, #0]
 80121ca:	6878      	ldr	r0, [r7, #4]
 80121cc:	f7ff fded 	bl	8011daa <get_fat>
 80121d0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	2b01      	cmp	r3, #1
 80121d6:	d801      	bhi.n	80121dc <create_chain+0x46>
 80121d8:	2301      	movs	r3, #1
 80121da:	e070      	b.n	80122be <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121e2:	d101      	bne.n	80121e8 <create_chain+0x52>
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	e06a      	b.n	80122be <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80121e8:	693b      	ldr	r3, [r7, #16]
 80121ea:	699b      	ldr	r3, [r3, #24]
 80121ec:	68fa      	ldr	r2, [r7, #12]
 80121ee:	429a      	cmp	r2, r3
 80121f0:	d201      	bcs.n	80121f6 <create_chain+0x60>
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	e063      	b.n	80122be <create_chain+0x128>
		scl = clst;
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80121fa:	69bb      	ldr	r3, [r7, #24]
 80121fc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80121fe:	69fb      	ldr	r3, [r7, #28]
 8012200:	3301      	adds	r3, #1
 8012202:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012204:	693b      	ldr	r3, [r7, #16]
 8012206:	699b      	ldr	r3, [r3, #24]
 8012208:	69fa      	ldr	r2, [r7, #28]
 801220a:	429a      	cmp	r2, r3
 801220c:	d307      	bcc.n	801221e <create_chain+0x88>
				ncl = 2;
 801220e:	2302      	movs	r3, #2
 8012210:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012212:	69fa      	ldr	r2, [r7, #28]
 8012214:	69bb      	ldr	r3, [r7, #24]
 8012216:	429a      	cmp	r2, r3
 8012218:	d901      	bls.n	801221e <create_chain+0x88>
 801221a:	2300      	movs	r3, #0
 801221c:	e04f      	b.n	80122be <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801221e:	69f9      	ldr	r1, [r7, #28]
 8012220:	6878      	ldr	r0, [r7, #4]
 8012222:	f7ff fdc2 	bl	8011daa <get_fat>
 8012226:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012228:	68fb      	ldr	r3, [r7, #12]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d00e      	beq.n	801224c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	2b01      	cmp	r3, #1
 8012232:	d003      	beq.n	801223c <create_chain+0xa6>
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	f1b3 3fff 	cmp.w	r3, #4294967295
 801223a:	d101      	bne.n	8012240 <create_chain+0xaa>
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	e03e      	b.n	80122be <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012240:	69fa      	ldr	r2, [r7, #28]
 8012242:	69bb      	ldr	r3, [r7, #24]
 8012244:	429a      	cmp	r2, r3
 8012246:	d1da      	bne.n	80121fe <create_chain+0x68>
 8012248:	2300      	movs	r3, #0
 801224a:	e038      	b.n	80122be <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801224c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801224e:	f04f 32ff 	mov.w	r2, #4294967295
 8012252:	69f9      	ldr	r1, [r7, #28]
 8012254:	6938      	ldr	r0, [r7, #16]
 8012256:	f7ff fe4f 	bl	8011ef8 <put_fat>
 801225a:	4603      	mov	r3, r0
 801225c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801225e:	7dfb      	ldrb	r3, [r7, #23]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d109      	bne.n	8012278 <create_chain+0xe2>
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d006      	beq.n	8012278 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801226a:	69fa      	ldr	r2, [r7, #28]
 801226c:	6839      	ldr	r1, [r7, #0]
 801226e:	6938      	ldr	r0, [r7, #16]
 8012270:	f7ff fe42 	bl	8011ef8 <put_fat>
 8012274:	4603      	mov	r3, r0
 8012276:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012278:	7dfb      	ldrb	r3, [r7, #23]
 801227a:	2b00      	cmp	r3, #0
 801227c:	d116      	bne.n	80122ac <create_chain+0x116>
		fs->last_clst = ncl;
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	69fa      	ldr	r2, [r7, #28]
 8012282:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012284:	693b      	ldr	r3, [r7, #16]
 8012286:	695a      	ldr	r2, [r3, #20]
 8012288:	693b      	ldr	r3, [r7, #16]
 801228a:	699b      	ldr	r3, [r3, #24]
 801228c:	3b02      	subs	r3, #2
 801228e:	429a      	cmp	r2, r3
 8012290:	d804      	bhi.n	801229c <create_chain+0x106>
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	695b      	ldr	r3, [r3, #20]
 8012296:	1e5a      	subs	r2, r3, #1
 8012298:	693b      	ldr	r3, [r7, #16]
 801229a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801229c:	693b      	ldr	r3, [r7, #16]
 801229e:	791b      	ldrb	r3, [r3, #4]
 80122a0:	f043 0301 	orr.w	r3, r3, #1
 80122a4:	b2da      	uxtb	r2, r3
 80122a6:	693b      	ldr	r3, [r7, #16]
 80122a8:	711a      	strb	r2, [r3, #4]
 80122aa:	e007      	b.n	80122bc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80122ac:	7dfb      	ldrb	r3, [r7, #23]
 80122ae:	2b01      	cmp	r3, #1
 80122b0:	d102      	bne.n	80122b8 <create_chain+0x122>
 80122b2:	f04f 33ff 	mov.w	r3, #4294967295
 80122b6:	e000      	b.n	80122ba <create_chain+0x124>
 80122b8:	2301      	movs	r3, #1
 80122ba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80122bc:	69fb      	ldr	r3, [r7, #28]
}
 80122be:	4618      	mov	r0, r3
 80122c0:	3720      	adds	r7, #32
 80122c2:	46bd      	mov	sp, r7
 80122c4:	bd80      	pop	{r7, pc}

080122c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80122c6:	b480      	push	{r7}
 80122c8:	b087      	sub	sp, #28
 80122ca:	af00      	add	r7, sp, #0
 80122cc:	6078      	str	r0, [r7, #4]
 80122ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122da:	3304      	adds	r3, #4
 80122dc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	0a5b      	lsrs	r3, r3, #9
 80122e2:	68fa      	ldr	r2, [r7, #12]
 80122e4:	8952      	ldrh	r2, [r2, #10]
 80122e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80122ea:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80122ec:	693b      	ldr	r3, [r7, #16]
 80122ee:	1d1a      	adds	r2, r3, #4
 80122f0:	613a      	str	r2, [r7, #16]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d101      	bne.n	8012300 <clmt_clust+0x3a>
 80122fc:	2300      	movs	r3, #0
 80122fe:	e010      	b.n	8012322 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8012300:	697a      	ldr	r2, [r7, #20]
 8012302:	68bb      	ldr	r3, [r7, #8]
 8012304:	429a      	cmp	r2, r3
 8012306:	d307      	bcc.n	8012318 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8012308:	697a      	ldr	r2, [r7, #20]
 801230a:	68bb      	ldr	r3, [r7, #8]
 801230c:	1ad3      	subs	r3, r2, r3
 801230e:	617b      	str	r3, [r7, #20]
 8012310:	693b      	ldr	r3, [r7, #16]
 8012312:	3304      	adds	r3, #4
 8012314:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012316:	e7e9      	b.n	80122ec <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8012318:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801231a:	693b      	ldr	r3, [r7, #16]
 801231c:	681a      	ldr	r2, [r3, #0]
 801231e:	697b      	ldr	r3, [r7, #20]
 8012320:	4413      	add	r3, r2
}
 8012322:	4618      	mov	r0, r3
 8012324:	371c      	adds	r7, #28
 8012326:	46bd      	mov	sp, r7
 8012328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801232c:	4770      	bx	lr

0801232e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801232e:	b580      	push	{r7, lr}
 8012330:	b086      	sub	sp, #24
 8012332:	af00      	add	r7, sp, #0
 8012334:	6078      	str	r0, [r7, #4]
 8012336:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012344:	d204      	bcs.n	8012350 <dir_sdi+0x22>
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	f003 031f 	and.w	r3, r3, #31
 801234c:	2b00      	cmp	r3, #0
 801234e:	d001      	beq.n	8012354 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012350:	2302      	movs	r3, #2
 8012352:	e063      	b.n	801241c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	683a      	ldr	r2, [r7, #0]
 8012358:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	689b      	ldr	r3, [r3, #8]
 801235e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012360:	697b      	ldr	r3, [r7, #20]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d106      	bne.n	8012374 <dir_sdi+0x46>
 8012366:	693b      	ldr	r3, [r7, #16]
 8012368:	781b      	ldrb	r3, [r3, #0]
 801236a:	2b02      	cmp	r3, #2
 801236c:	d902      	bls.n	8012374 <dir_sdi+0x46>
		clst = fs->dirbase;
 801236e:	693b      	ldr	r3, [r7, #16]
 8012370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012372:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012374:	697b      	ldr	r3, [r7, #20]
 8012376:	2b00      	cmp	r3, #0
 8012378:	d10c      	bne.n	8012394 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	095b      	lsrs	r3, r3, #5
 801237e:	693a      	ldr	r2, [r7, #16]
 8012380:	8912      	ldrh	r2, [r2, #8]
 8012382:	4293      	cmp	r3, r2
 8012384:	d301      	bcc.n	801238a <dir_sdi+0x5c>
 8012386:	2302      	movs	r3, #2
 8012388:	e048      	b.n	801241c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801238a:	693b      	ldr	r3, [r7, #16]
 801238c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	61da      	str	r2, [r3, #28]
 8012392:	e029      	b.n	80123e8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8012394:	693b      	ldr	r3, [r7, #16]
 8012396:	895b      	ldrh	r3, [r3, #10]
 8012398:	025b      	lsls	r3, r3, #9
 801239a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801239c:	e019      	b.n	80123d2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	6979      	ldr	r1, [r7, #20]
 80123a2:	4618      	mov	r0, r3
 80123a4:	f7ff fd01 	bl	8011daa <get_fat>
 80123a8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80123aa:	697b      	ldr	r3, [r7, #20]
 80123ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123b0:	d101      	bne.n	80123b6 <dir_sdi+0x88>
 80123b2:	2301      	movs	r3, #1
 80123b4:	e032      	b.n	801241c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80123b6:	697b      	ldr	r3, [r7, #20]
 80123b8:	2b01      	cmp	r3, #1
 80123ba:	d904      	bls.n	80123c6 <dir_sdi+0x98>
 80123bc:	693b      	ldr	r3, [r7, #16]
 80123be:	699b      	ldr	r3, [r3, #24]
 80123c0:	697a      	ldr	r2, [r7, #20]
 80123c2:	429a      	cmp	r2, r3
 80123c4:	d301      	bcc.n	80123ca <dir_sdi+0x9c>
 80123c6:	2302      	movs	r3, #2
 80123c8:	e028      	b.n	801241c <dir_sdi+0xee>
			ofs -= csz;
 80123ca:	683a      	ldr	r2, [r7, #0]
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	1ad3      	subs	r3, r2, r3
 80123d0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80123d2:	683a      	ldr	r2, [r7, #0]
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	429a      	cmp	r2, r3
 80123d8:	d2e1      	bcs.n	801239e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80123da:	6979      	ldr	r1, [r7, #20]
 80123dc:	6938      	ldr	r0, [r7, #16]
 80123de:	f7ff fcc5 	bl	8011d6c <clust2sect>
 80123e2:	4602      	mov	r2, r0
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	697a      	ldr	r2, [r7, #20]
 80123ec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	69db      	ldr	r3, [r3, #28]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d101      	bne.n	80123fa <dir_sdi+0xcc>
 80123f6:	2302      	movs	r3, #2
 80123f8:	e010      	b.n	801241c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	69da      	ldr	r2, [r3, #28]
 80123fe:	683b      	ldr	r3, [r7, #0]
 8012400:	0a5b      	lsrs	r3, r3, #9
 8012402:	441a      	add	r2, r3
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8012408:	693b      	ldr	r3, [r7, #16]
 801240a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801240e:	683b      	ldr	r3, [r7, #0]
 8012410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012414:	441a      	add	r2, r3
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801241a:	2300      	movs	r3, #0
}
 801241c:	4618      	mov	r0, r3
 801241e:	3718      	adds	r7, #24
 8012420:	46bd      	mov	sp, r7
 8012422:	bd80      	pop	{r7, pc}

08012424 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012424:	b580      	push	{r7, lr}
 8012426:	b086      	sub	sp, #24
 8012428:	af00      	add	r7, sp, #0
 801242a:	6078      	str	r0, [r7, #4]
 801242c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	695b      	ldr	r3, [r3, #20]
 8012438:	3320      	adds	r3, #32
 801243a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	69db      	ldr	r3, [r3, #28]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d003      	beq.n	801244c <dir_next+0x28>
 8012444:	68bb      	ldr	r3, [r7, #8]
 8012446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801244a:	d301      	bcc.n	8012450 <dir_next+0x2c>
 801244c:	2304      	movs	r3, #4
 801244e:	e0aa      	b.n	80125a6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012450:	68bb      	ldr	r3, [r7, #8]
 8012452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012456:	2b00      	cmp	r3, #0
 8012458:	f040 8098 	bne.w	801258c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	69db      	ldr	r3, [r3, #28]
 8012460:	1c5a      	adds	r2, r3, #1
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	699b      	ldr	r3, [r3, #24]
 801246a:	2b00      	cmp	r3, #0
 801246c:	d10b      	bne.n	8012486 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	095b      	lsrs	r3, r3, #5
 8012472:	68fa      	ldr	r2, [r7, #12]
 8012474:	8912      	ldrh	r2, [r2, #8]
 8012476:	4293      	cmp	r3, r2
 8012478:	f0c0 8088 	bcc.w	801258c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	2200      	movs	r2, #0
 8012480:	61da      	str	r2, [r3, #28]
 8012482:	2304      	movs	r3, #4
 8012484:	e08f      	b.n	80125a6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012486:	68bb      	ldr	r3, [r7, #8]
 8012488:	0a5b      	lsrs	r3, r3, #9
 801248a:	68fa      	ldr	r2, [r7, #12]
 801248c:	8952      	ldrh	r2, [r2, #10]
 801248e:	3a01      	subs	r2, #1
 8012490:	4013      	ands	r3, r2
 8012492:	2b00      	cmp	r3, #0
 8012494:	d17a      	bne.n	801258c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8012496:	687a      	ldr	r2, [r7, #4]
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	699b      	ldr	r3, [r3, #24]
 801249c:	4619      	mov	r1, r3
 801249e:	4610      	mov	r0, r2
 80124a0:	f7ff fc83 	bl	8011daa <get_fat>
 80124a4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80124a6:	697b      	ldr	r3, [r7, #20]
 80124a8:	2b01      	cmp	r3, #1
 80124aa:	d801      	bhi.n	80124b0 <dir_next+0x8c>
 80124ac:	2302      	movs	r3, #2
 80124ae:	e07a      	b.n	80125a6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80124b0:	697b      	ldr	r3, [r7, #20]
 80124b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124b6:	d101      	bne.n	80124bc <dir_next+0x98>
 80124b8:	2301      	movs	r3, #1
 80124ba:	e074      	b.n	80125a6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	699b      	ldr	r3, [r3, #24]
 80124c0:	697a      	ldr	r2, [r7, #20]
 80124c2:	429a      	cmp	r2, r3
 80124c4:	d358      	bcc.n	8012578 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80124c6:	683b      	ldr	r3, [r7, #0]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d104      	bne.n	80124d6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2200      	movs	r2, #0
 80124d0:	61da      	str	r2, [r3, #28]
 80124d2:	2304      	movs	r3, #4
 80124d4:	e067      	b.n	80125a6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80124d6:	687a      	ldr	r2, [r7, #4]
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	699b      	ldr	r3, [r3, #24]
 80124dc:	4619      	mov	r1, r3
 80124de:	4610      	mov	r0, r2
 80124e0:	f7ff fe59 	bl	8012196 <create_chain>
 80124e4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80124e6:	697b      	ldr	r3, [r7, #20]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d101      	bne.n	80124f0 <dir_next+0xcc>
 80124ec:	2307      	movs	r3, #7
 80124ee:	e05a      	b.n	80125a6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80124f0:	697b      	ldr	r3, [r7, #20]
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	d101      	bne.n	80124fa <dir_next+0xd6>
 80124f6:	2302      	movs	r3, #2
 80124f8:	e055      	b.n	80125a6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80124fa:	697b      	ldr	r3, [r7, #20]
 80124fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012500:	d101      	bne.n	8012506 <dir_next+0xe2>
 8012502:	2301      	movs	r3, #1
 8012504:	e04f      	b.n	80125a6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8012506:	68f8      	ldr	r0, [r7, #12]
 8012508:	f7ff fb50 	bl	8011bac <sync_window>
 801250c:	4603      	mov	r3, r0
 801250e:	2b00      	cmp	r3, #0
 8012510:	d001      	beq.n	8012516 <dir_next+0xf2>
 8012512:	2301      	movs	r3, #1
 8012514:	e047      	b.n	80125a6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	3334      	adds	r3, #52	@ 0x34
 801251a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801251e:	2100      	movs	r1, #0
 8012520:	4618      	mov	r0, r3
 8012522:	f7ff f979 	bl	8011818 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012526:	2300      	movs	r3, #0
 8012528:	613b      	str	r3, [r7, #16]
 801252a:	6979      	ldr	r1, [r7, #20]
 801252c:	68f8      	ldr	r0, [r7, #12]
 801252e:	f7ff fc1d 	bl	8011d6c <clust2sect>
 8012532:	4602      	mov	r2, r0
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	631a      	str	r2, [r3, #48]	@ 0x30
 8012538:	e012      	b.n	8012560 <dir_next+0x13c>
						fs->wflag = 1;
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	2201      	movs	r2, #1
 801253e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012540:	68f8      	ldr	r0, [r7, #12]
 8012542:	f7ff fb33 	bl	8011bac <sync_window>
 8012546:	4603      	mov	r3, r0
 8012548:	2b00      	cmp	r3, #0
 801254a:	d001      	beq.n	8012550 <dir_next+0x12c>
 801254c:	2301      	movs	r3, #1
 801254e:	e02a      	b.n	80125a6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012550:	693b      	ldr	r3, [r7, #16]
 8012552:	3301      	adds	r3, #1
 8012554:	613b      	str	r3, [r7, #16]
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801255a:	1c5a      	adds	r2, r3, #1
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	631a      	str	r2, [r3, #48]	@ 0x30
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	895b      	ldrh	r3, [r3, #10]
 8012564:	461a      	mov	r2, r3
 8012566:	693b      	ldr	r3, [r7, #16]
 8012568:	4293      	cmp	r3, r2
 801256a:	d3e6      	bcc.n	801253a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012570:	693b      	ldr	r3, [r7, #16]
 8012572:	1ad2      	subs	r2, r2, r3
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	697a      	ldr	r2, [r7, #20]
 801257c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801257e:	6979      	ldr	r1, [r7, #20]
 8012580:	68f8      	ldr	r0, [r7, #12]
 8012582:	f7ff fbf3 	bl	8011d6c <clust2sect>
 8012586:	4602      	mov	r2, r0
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	68ba      	ldr	r2, [r7, #8]
 8012590:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012598:	68bb      	ldr	r3, [r7, #8]
 801259a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801259e:	441a      	add	r2, r3
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80125a4:	2300      	movs	r3, #0
}
 80125a6:	4618      	mov	r0, r3
 80125a8:	3718      	adds	r7, #24
 80125aa:	46bd      	mov	sp, r7
 80125ac:	bd80      	pop	{r7, pc}

080125ae <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80125ae:	b580      	push	{r7, lr}
 80125b0:	b086      	sub	sp, #24
 80125b2:	af00      	add	r7, sp, #0
 80125b4:	6078      	str	r0, [r7, #4]
 80125b6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80125be:	2100      	movs	r1, #0
 80125c0:	6878      	ldr	r0, [r7, #4]
 80125c2:	f7ff feb4 	bl	801232e <dir_sdi>
 80125c6:	4603      	mov	r3, r0
 80125c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80125ca:	7dfb      	ldrb	r3, [r7, #23]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d12b      	bne.n	8012628 <dir_alloc+0x7a>
		n = 0;
 80125d0:	2300      	movs	r3, #0
 80125d2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	69db      	ldr	r3, [r3, #28]
 80125d8:	4619      	mov	r1, r3
 80125da:	68f8      	ldr	r0, [r7, #12]
 80125dc:	f7ff fb2a 	bl	8011c34 <move_window>
 80125e0:	4603      	mov	r3, r0
 80125e2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80125e4:	7dfb      	ldrb	r3, [r7, #23]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d11d      	bne.n	8012626 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	6a1b      	ldr	r3, [r3, #32]
 80125ee:	781b      	ldrb	r3, [r3, #0]
 80125f0:	2be5      	cmp	r3, #229	@ 0xe5
 80125f2:	d004      	beq.n	80125fe <dir_alloc+0x50>
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	6a1b      	ldr	r3, [r3, #32]
 80125f8:	781b      	ldrb	r3, [r3, #0]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d107      	bne.n	801260e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80125fe:	693b      	ldr	r3, [r7, #16]
 8012600:	3301      	adds	r3, #1
 8012602:	613b      	str	r3, [r7, #16]
 8012604:	693a      	ldr	r2, [r7, #16]
 8012606:	683b      	ldr	r3, [r7, #0]
 8012608:	429a      	cmp	r2, r3
 801260a:	d102      	bne.n	8012612 <dir_alloc+0x64>
 801260c:	e00c      	b.n	8012628 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801260e:	2300      	movs	r3, #0
 8012610:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012612:	2101      	movs	r1, #1
 8012614:	6878      	ldr	r0, [r7, #4]
 8012616:	f7ff ff05 	bl	8012424 <dir_next>
 801261a:	4603      	mov	r3, r0
 801261c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801261e:	7dfb      	ldrb	r3, [r7, #23]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d0d7      	beq.n	80125d4 <dir_alloc+0x26>
 8012624:	e000      	b.n	8012628 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012626:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8012628:	7dfb      	ldrb	r3, [r7, #23]
 801262a:	2b04      	cmp	r3, #4
 801262c:	d101      	bne.n	8012632 <dir_alloc+0x84>
 801262e:	2307      	movs	r3, #7
 8012630:	75fb      	strb	r3, [r7, #23]
	return res;
 8012632:	7dfb      	ldrb	r3, [r7, #23]
}
 8012634:	4618      	mov	r0, r3
 8012636:	3718      	adds	r7, #24
 8012638:	46bd      	mov	sp, r7
 801263a:	bd80      	pop	{r7, pc}

0801263c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801263c:	b580      	push	{r7, lr}
 801263e:	b084      	sub	sp, #16
 8012640:	af00      	add	r7, sp, #0
 8012642:	6078      	str	r0, [r7, #4]
 8012644:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	331a      	adds	r3, #26
 801264a:	4618      	mov	r0, r3
 801264c:	f7ff f840 	bl	80116d0 <ld_word>
 8012650:	4603      	mov	r3, r0
 8012652:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	781b      	ldrb	r3, [r3, #0]
 8012658:	2b03      	cmp	r3, #3
 801265a:	d109      	bne.n	8012670 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801265c:	683b      	ldr	r3, [r7, #0]
 801265e:	3314      	adds	r3, #20
 8012660:	4618      	mov	r0, r3
 8012662:	f7ff f835 	bl	80116d0 <ld_word>
 8012666:	4603      	mov	r3, r0
 8012668:	041b      	lsls	r3, r3, #16
 801266a:	68fa      	ldr	r2, [r7, #12]
 801266c:	4313      	orrs	r3, r2
 801266e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012670:	68fb      	ldr	r3, [r7, #12]
}
 8012672:	4618      	mov	r0, r3
 8012674:	3710      	adds	r7, #16
 8012676:	46bd      	mov	sp, r7
 8012678:	bd80      	pop	{r7, pc}

0801267a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801267a:	b580      	push	{r7, lr}
 801267c:	b084      	sub	sp, #16
 801267e:	af00      	add	r7, sp, #0
 8012680:	60f8      	str	r0, [r7, #12]
 8012682:	60b9      	str	r1, [r7, #8]
 8012684:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012686:	68bb      	ldr	r3, [r7, #8]
 8012688:	331a      	adds	r3, #26
 801268a:	687a      	ldr	r2, [r7, #4]
 801268c:	b292      	uxth	r2, r2
 801268e:	4611      	mov	r1, r2
 8012690:	4618      	mov	r0, r3
 8012692:	f7ff f859 	bl	8011748 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	781b      	ldrb	r3, [r3, #0]
 801269a:	2b03      	cmp	r3, #3
 801269c:	d109      	bne.n	80126b2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801269e:	68bb      	ldr	r3, [r7, #8]
 80126a0:	f103 0214 	add.w	r2, r3, #20
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	0c1b      	lsrs	r3, r3, #16
 80126a8:	b29b      	uxth	r3, r3
 80126aa:	4619      	mov	r1, r3
 80126ac:	4610      	mov	r0, r2
 80126ae:	f7ff f84b 	bl	8011748 <st_word>
	}
}
 80126b2:	bf00      	nop
 80126b4:	3710      	adds	r7, #16
 80126b6:	46bd      	mov	sp, r7
 80126b8:	bd80      	pop	{r7, pc}
	...

080126bc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80126bc:	b590      	push	{r4, r7, lr}
 80126be:	b087      	sub	sp, #28
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	6078      	str	r0, [r7, #4]
 80126c4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80126c6:	683b      	ldr	r3, [r7, #0]
 80126c8:	331a      	adds	r3, #26
 80126ca:	4618      	mov	r0, r3
 80126cc:	f7ff f800 	bl	80116d0 <ld_word>
 80126d0:	4603      	mov	r3, r0
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d001      	beq.n	80126da <cmp_lfn+0x1e>
 80126d6:	2300      	movs	r3, #0
 80126d8:	e059      	b.n	801278e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80126da:	683b      	ldr	r3, [r7, #0]
 80126dc:	781b      	ldrb	r3, [r3, #0]
 80126de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80126e2:	1e5a      	subs	r2, r3, #1
 80126e4:	4613      	mov	r3, r2
 80126e6:	005b      	lsls	r3, r3, #1
 80126e8:	4413      	add	r3, r2
 80126ea:	009b      	lsls	r3, r3, #2
 80126ec:	4413      	add	r3, r2
 80126ee:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80126f0:	2301      	movs	r3, #1
 80126f2:	81fb      	strh	r3, [r7, #14]
 80126f4:	2300      	movs	r3, #0
 80126f6:	613b      	str	r3, [r7, #16]
 80126f8:	e033      	b.n	8012762 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80126fa:	4a27      	ldr	r2, [pc, #156]	@ (8012798 <cmp_lfn+0xdc>)
 80126fc:	693b      	ldr	r3, [r7, #16]
 80126fe:	4413      	add	r3, r2
 8012700:	781b      	ldrb	r3, [r3, #0]
 8012702:	461a      	mov	r2, r3
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	4413      	add	r3, r2
 8012708:	4618      	mov	r0, r3
 801270a:	f7fe ffe1 	bl	80116d0 <ld_word>
 801270e:	4603      	mov	r3, r0
 8012710:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8012712:	89fb      	ldrh	r3, [r7, #14]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d01a      	beq.n	801274e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8012718:	697b      	ldr	r3, [r7, #20]
 801271a:	2bfe      	cmp	r3, #254	@ 0xfe
 801271c:	d812      	bhi.n	8012744 <cmp_lfn+0x88>
 801271e:	89bb      	ldrh	r3, [r7, #12]
 8012720:	4618      	mov	r0, r3
 8012722:	f001 ffd5 	bl	80146d0 <ff_wtoupper>
 8012726:	4603      	mov	r3, r0
 8012728:	461c      	mov	r4, r3
 801272a:	697b      	ldr	r3, [r7, #20]
 801272c:	1c5a      	adds	r2, r3, #1
 801272e:	617a      	str	r2, [r7, #20]
 8012730:	005b      	lsls	r3, r3, #1
 8012732:	687a      	ldr	r2, [r7, #4]
 8012734:	4413      	add	r3, r2
 8012736:	881b      	ldrh	r3, [r3, #0]
 8012738:	4618      	mov	r0, r3
 801273a:	f001 ffc9 	bl	80146d0 <ff_wtoupper>
 801273e:	4603      	mov	r3, r0
 8012740:	429c      	cmp	r4, r3
 8012742:	d001      	beq.n	8012748 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8012744:	2300      	movs	r3, #0
 8012746:	e022      	b.n	801278e <cmp_lfn+0xd2>
			}
			wc = uc;
 8012748:	89bb      	ldrh	r3, [r7, #12]
 801274a:	81fb      	strh	r3, [r7, #14]
 801274c:	e006      	b.n	801275c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801274e:	89bb      	ldrh	r3, [r7, #12]
 8012750:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012754:	4293      	cmp	r3, r2
 8012756:	d001      	beq.n	801275c <cmp_lfn+0xa0>
 8012758:	2300      	movs	r3, #0
 801275a:	e018      	b.n	801278e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801275c:	693b      	ldr	r3, [r7, #16]
 801275e:	3301      	adds	r3, #1
 8012760:	613b      	str	r3, [r7, #16]
 8012762:	693b      	ldr	r3, [r7, #16]
 8012764:	2b0c      	cmp	r3, #12
 8012766:	d9c8      	bls.n	80126fa <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8012768:	683b      	ldr	r3, [r7, #0]
 801276a:	781b      	ldrb	r3, [r3, #0]
 801276c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012770:	2b00      	cmp	r3, #0
 8012772:	d00b      	beq.n	801278c <cmp_lfn+0xd0>
 8012774:	89fb      	ldrh	r3, [r7, #14]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d008      	beq.n	801278c <cmp_lfn+0xd0>
 801277a:	697b      	ldr	r3, [r7, #20]
 801277c:	005b      	lsls	r3, r3, #1
 801277e:	687a      	ldr	r2, [r7, #4]
 8012780:	4413      	add	r3, r2
 8012782:	881b      	ldrh	r3, [r3, #0]
 8012784:	2b00      	cmp	r3, #0
 8012786:	d001      	beq.n	801278c <cmp_lfn+0xd0>
 8012788:	2300      	movs	r3, #0
 801278a:	e000      	b.n	801278e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 801278c:	2301      	movs	r3, #1
}
 801278e:	4618      	mov	r0, r3
 8012790:	371c      	adds	r7, #28
 8012792:	46bd      	mov	sp, r7
 8012794:	bd90      	pop	{r4, r7, pc}
 8012796:	bf00      	nop
 8012798:	08017458 	.word	0x08017458

0801279c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 801279c:	b580      	push	{r7, lr}
 801279e:	b088      	sub	sp, #32
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	60f8      	str	r0, [r7, #12]
 80127a4:	60b9      	str	r1, [r7, #8]
 80127a6:	4611      	mov	r1, r2
 80127a8:	461a      	mov	r2, r3
 80127aa:	460b      	mov	r3, r1
 80127ac:	71fb      	strb	r3, [r7, #7]
 80127ae:	4613      	mov	r3, r2
 80127b0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80127b2:	68bb      	ldr	r3, [r7, #8]
 80127b4:	330d      	adds	r3, #13
 80127b6:	79ba      	ldrb	r2, [r7, #6]
 80127b8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80127ba:	68bb      	ldr	r3, [r7, #8]
 80127bc:	330b      	adds	r3, #11
 80127be:	220f      	movs	r2, #15
 80127c0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80127c2:	68bb      	ldr	r3, [r7, #8]
 80127c4:	330c      	adds	r3, #12
 80127c6:	2200      	movs	r2, #0
 80127c8:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80127ca:	68bb      	ldr	r3, [r7, #8]
 80127cc:	331a      	adds	r3, #26
 80127ce:	2100      	movs	r1, #0
 80127d0:	4618      	mov	r0, r3
 80127d2:	f7fe ffb9 	bl	8011748 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80127d6:	79fb      	ldrb	r3, [r7, #7]
 80127d8:	1e5a      	subs	r2, r3, #1
 80127da:	4613      	mov	r3, r2
 80127dc:	005b      	lsls	r3, r3, #1
 80127de:	4413      	add	r3, r2
 80127e0:	009b      	lsls	r3, r3, #2
 80127e2:	4413      	add	r3, r2
 80127e4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80127e6:	2300      	movs	r3, #0
 80127e8:	82fb      	strh	r3, [r7, #22]
 80127ea:	2300      	movs	r3, #0
 80127ec:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80127ee:	8afb      	ldrh	r3, [r7, #22]
 80127f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80127f4:	4293      	cmp	r3, r2
 80127f6:	d007      	beq.n	8012808 <put_lfn+0x6c>
 80127f8:	69fb      	ldr	r3, [r7, #28]
 80127fa:	1c5a      	adds	r2, r3, #1
 80127fc:	61fa      	str	r2, [r7, #28]
 80127fe:	005b      	lsls	r3, r3, #1
 8012800:	68fa      	ldr	r2, [r7, #12]
 8012802:	4413      	add	r3, r2
 8012804:	881b      	ldrh	r3, [r3, #0]
 8012806:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8012808:	4a17      	ldr	r2, [pc, #92]	@ (8012868 <put_lfn+0xcc>)
 801280a:	69bb      	ldr	r3, [r7, #24]
 801280c:	4413      	add	r3, r2
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	461a      	mov	r2, r3
 8012812:	68bb      	ldr	r3, [r7, #8]
 8012814:	4413      	add	r3, r2
 8012816:	8afa      	ldrh	r2, [r7, #22]
 8012818:	4611      	mov	r1, r2
 801281a:	4618      	mov	r0, r3
 801281c:	f7fe ff94 	bl	8011748 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8012820:	8afb      	ldrh	r3, [r7, #22]
 8012822:	2b00      	cmp	r3, #0
 8012824:	d102      	bne.n	801282c <put_lfn+0x90>
 8012826:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801282a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 801282c:	69bb      	ldr	r3, [r7, #24]
 801282e:	3301      	adds	r3, #1
 8012830:	61bb      	str	r3, [r7, #24]
 8012832:	69bb      	ldr	r3, [r7, #24]
 8012834:	2b0c      	cmp	r3, #12
 8012836:	d9da      	bls.n	80127ee <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8012838:	8afb      	ldrh	r3, [r7, #22]
 801283a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801283e:	4293      	cmp	r3, r2
 8012840:	d006      	beq.n	8012850 <put_lfn+0xb4>
 8012842:	69fb      	ldr	r3, [r7, #28]
 8012844:	005b      	lsls	r3, r3, #1
 8012846:	68fa      	ldr	r2, [r7, #12]
 8012848:	4413      	add	r3, r2
 801284a:	881b      	ldrh	r3, [r3, #0]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d103      	bne.n	8012858 <put_lfn+0xbc>
 8012850:	79fb      	ldrb	r3, [r7, #7]
 8012852:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012856:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8012858:	68bb      	ldr	r3, [r7, #8]
 801285a:	79fa      	ldrb	r2, [r7, #7]
 801285c:	701a      	strb	r2, [r3, #0]
}
 801285e:	bf00      	nop
 8012860:	3720      	adds	r7, #32
 8012862:	46bd      	mov	sp, r7
 8012864:	bd80      	pop	{r7, pc}
 8012866:	bf00      	nop
 8012868:	08017458 	.word	0x08017458

0801286c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b08c      	sub	sp, #48	@ 0x30
 8012870:	af00      	add	r7, sp, #0
 8012872:	60f8      	str	r0, [r7, #12]
 8012874:	60b9      	str	r1, [r7, #8]
 8012876:	607a      	str	r2, [r7, #4]
 8012878:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801287a:	220b      	movs	r2, #11
 801287c:	68b9      	ldr	r1, [r7, #8]
 801287e:	68f8      	ldr	r0, [r7, #12]
 8012880:	f7fe ffa9 	bl	80117d6 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8012884:	683b      	ldr	r3, [r7, #0]
 8012886:	2b05      	cmp	r3, #5
 8012888:	d92b      	bls.n	80128e2 <gen_numname+0x76>
		sr = seq;
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801288e:	e022      	b.n	80128d6 <gen_numname+0x6a>
			wc = *lfn++;
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	1c9a      	adds	r2, r3, #2
 8012894:	607a      	str	r2, [r7, #4]
 8012896:	881b      	ldrh	r3, [r3, #0]
 8012898:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 801289a:	2300      	movs	r3, #0
 801289c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801289e:	e017      	b.n	80128d0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80128a0:	69fb      	ldr	r3, [r7, #28]
 80128a2:	005a      	lsls	r2, r3, #1
 80128a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80128a6:	f003 0301 	and.w	r3, r3, #1
 80128aa:	4413      	add	r3, r2
 80128ac:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80128ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80128b0:	085b      	lsrs	r3, r3, #1
 80128b2:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80128b4:	69fb      	ldr	r3, [r7, #28]
 80128b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d005      	beq.n	80128ca <gen_numname+0x5e>
 80128be:	69fb      	ldr	r3, [r7, #28]
 80128c0:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80128c4:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80128c8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80128ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128cc:	3301      	adds	r3, #1
 80128ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80128d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128d2:	2b0f      	cmp	r3, #15
 80128d4:	d9e4      	bls.n	80128a0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	881b      	ldrh	r3, [r3, #0]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d1d8      	bne.n	8012890 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80128de:	69fb      	ldr	r3, [r7, #28]
 80128e0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80128e2:	2307      	movs	r3, #7
 80128e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	b2db      	uxtb	r3, r3
 80128ea:	f003 030f 	and.w	r3, r3, #15
 80128ee:	b2db      	uxtb	r3, r3
 80128f0:	3330      	adds	r3, #48	@ 0x30
 80128f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80128f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80128fa:	2b39      	cmp	r3, #57	@ 0x39
 80128fc:	d904      	bls.n	8012908 <gen_numname+0x9c>
 80128fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012902:	3307      	adds	r3, #7
 8012904:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8012908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801290a:	1e5a      	subs	r2, r3, #1
 801290c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801290e:	3330      	adds	r3, #48	@ 0x30
 8012910:	443b      	add	r3, r7
 8012912:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8012916:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801291a:	683b      	ldr	r3, [r7, #0]
 801291c:	091b      	lsrs	r3, r3, #4
 801291e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8012920:	683b      	ldr	r3, [r7, #0]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d1df      	bne.n	80128e6 <gen_numname+0x7a>
	ns[i] = '~';
 8012926:	f107 0214 	add.w	r2, r7, #20
 801292a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801292c:	4413      	add	r3, r2
 801292e:	227e      	movs	r2, #126	@ 0x7e
 8012930:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8012932:	2300      	movs	r3, #0
 8012934:	627b      	str	r3, [r7, #36]	@ 0x24
 8012936:	e002      	b.n	801293e <gen_numname+0xd2>
 8012938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801293a:	3301      	adds	r3, #1
 801293c:	627b      	str	r3, [r7, #36]	@ 0x24
 801293e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012942:	429a      	cmp	r2, r3
 8012944:	d205      	bcs.n	8012952 <gen_numname+0xe6>
 8012946:	68fa      	ldr	r2, [r7, #12]
 8012948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801294a:	4413      	add	r3, r2
 801294c:	781b      	ldrb	r3, [r3, #0]
 801294e:	2b20      	cmp	r3, #32
 8012950:	d1f2      	bne.n	8012938 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8012952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012954:	2b07      	cmp	r3, #7
 8012956:	d807      	bhi.n	8012968 <gen_numname+0xfc>
 8012958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801295a:	1c5a      	adds	r2, r3, #1
 801295c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801295e:	3330      	adds	r3, #48	@ 0x30
 8012960:	443b      	add	r3, r7
 8012962:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8012966:	e000      	b.n	801296a <gen_numname+0xfe>
 8012968:	2120      	movs	r1, #32
 801296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801296c:	1c5a      	adds	r2, r3, #1
 801296e:	627a      	str	r2, [r7, #36]	@ 0x24
 8012970:	68fa      	ldr	r2, [r7, #12]
 8012972:	4413      	add	r3, r2
 8012974:	460a      	mov	r2, r1
 8012976:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8012978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801297a:	2b07      	cmp	r3, #7
 801297c:	d9e9      	bls.n	8012952 <gen_numname+0xe6>
}
 801297e:	bf00      	nop
 8012980:	bf00      	nop
 8012982:	3730      	adds	r7, #48	@ 0x30
 8012984:	46bd      	mov	sp, r7
 8012986:	bd80      	pop	{r7, pc}

08012988 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8012988:	b480      	push	{r7}
 801298a:	b085      	sub	sp, #20
 801298c:	af00      	add	r7, sp, #0
 801298e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8012990:	2300      	movs	r3, #0
 8012992:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8012994:	230b      	movs	r3, #11
 8012996:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8012998:	7bfb      	ldrb	r3, [r7, #15]
 801299a:	b2da      	uxtb	r2, r3
 801299c:	0852      	lsrs	r2, r2, #1
 801299e:	01db      	lsls	r3, r3, #7
 80129a0:	4313      	orrs	r3, r2
 80129a2:	b2da      	uxtb	r2, r3
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	1c59      	adds	r1, r3, #1
 80129a8:	6079      	str	r1, [r7, #4]
 80129aa:	781b      	ldrb	r3, [r3, #0]
 80129ac:	4413      	add	r3, r2
 80129ae:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80129b0:	68bb      	ldr	r3, [r7, #8]
 80129b2:	3b01      	subs	r3, #1
 80129b4:	60bb      	str	r3, [r7, #8]
 80129b6:	68bb      	ldr	r3, [r7, #8]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d1ed      	bne.n	8012998 <sum_sfn+0x10>
	return sum;
 80129bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80129be:	4618      	mov	r0, r3
 80129c0:	3714      	adds	r7, #20
 80129c2:	46bd      	mov	sp, r7
 80129c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c8:	4770      	bx	lr

080129ca <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80129ca:	b580      	push	{r7, lr}
 80129cc:	b086      	sub	sp, #24
 80129ce:	af00      	add	r7, sp, #0
 80129d0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80129d8:	2100      	movs	r1, #0
 80129da:	6878      	ldr	r0, [r7, #4]
 80129dc:	f7ff fca7 	bl	801232e <dir_sdi>
 80129e0:	4603      	mov	r3, r0
 80129e2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80129e4:	7dfb      	ldrb	r3, [r7, #23]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d001      	beq.n	80129ee <dir_find+0x24>
 80129ea:	7dfb      	ldrb	r3, [r7, #23]
 80129ec:	e0a9      	b.n	8012b42 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80129ee:	23ff      	movs	r3, #255	@ 0xff
 80129f0:	753b      	strb	r3, [r7, #20]
 80129f2:	7d3b      	ldrb	r3, [r7, #20]
 80129f4:	757b      	strb	r3, [r7, #21]
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	f04f 32ff 	mov.w	r2, #4294967295
 80129fc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	69db      	ldr	r3, [r3, #28]
 8012a02:	4619      	mov	r1, r3
 8012a04:	6938      	ldr	r0, [r7, #16]
 8012a06:	f7ff f915 	bl	8011c34 <move_window>
 8012a0a:	4603      	mov	r3, r0
 8012a0c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012a0e:	7dfb      	ldrb	r3, [r7, #23]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f040 8090 	bne.w	8012b36 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	6a1b      	ldr	r3, [r3, #32]
 8012a1a:	781b      	ldrb	r3, [r3, #0]
 8012a1c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8012a1e:	7dbb      	ldrb	r3, [r7, #22]
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d102      	bne.n	8012a2a <dir_find+0x60>
 8012a24:	2304      	movs	r3, #4
 8012a26:	75fb      	strb	r3, [r7, #23]
 8012a28:	e08a      	b.n	8012b40 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	6a1b      	ldr	r3, [r3, #32]
 8012a2e:	330b      	adds	r3, #11
 8012a30:	781b      	ldrb	r3, [r3, #0]
 8012a32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012a36:	73fb      	strb	r3, [r7, #15]
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	7bfa      	ldrb	r2, [r7, #15]
 8012a3c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8012a3e:	7dbb      	ldrb	r3, [r7, #22]
 8012a40:	2be5      	cmp	r3, #229	@ 0xe5
 8012a42:	d007      	beq.n	8012a54 <dir_find+0x8a>
 8012a44:	7bfb      	ldrb	r3, [r7, #15]
 8012a46:	f003 0308 	and.w	r3, r3, #8
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d009      	beq.n	8012a62 <dir_find+0x98>
 8012a4e:	7bfb      	ldrb	r3, [r7, #15]
 8012a50:	2b0f      	cmp	r3, #15
 8012a52:	d006      	beq.n	8012a62 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8012a54:	23ff      	movs	r3, #255	@ 0xff
 8012a56:	757b      	strb	r3, [r7, #21]
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8012a5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8012a60:	e05e      	b.n	8012b20 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8012a62:	7bfb      	ldrb	r3, [r7, #15]
 8012a64:	2b0f      	cmp	r3, #15
 8012a66:	d136      	bne.n	8012ad6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d154      	bne.n	8012b20 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8012a76:	7dbb      	ldrb	r3, [r7, #22]
 8012a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d00d      	beq.n	8012a9c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	6a1b      	ldr	r3, [r3, #32]
 8012a84:	7b5b      	ldrb	r3, [r3, #13]
 8012a86:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8012a88:	7dbb      	ldrb	r3, [r7, #22]
 8012a8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012a8e:	75bb      	strb	r3, [r7, #22]
 8012a90:	7dbb      	ldrb	r3, [r7, #22]
 8012a92:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	695a      	ldr	r2, [r3, #20]
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8012a9c:	7dba      	ldrb	r2, [r7, #22]
 8012a9e:	7d7b      	ldrb	r3, [r7, #21]
 8012aa0:	429a      	cmp	r2, r3
 8012aa2:	d115      	bne.n	8012ad0 <dir_find+0x106>
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	6a1b      	ldr	r3, [r3, #32]
 8012aa8:	330d      	adds	r3, #13
 8012aaa:	781b      	ldrb	r3, [r3, #0]
 8012aac:	7d3a      	ldrb	r2, [r7, #20]
 8012aae:	429a      	cmp	r2, r3
 8012ab0:	d10e      	bne.n	8012ad0 <dir_find+0x106>
 8012ab2:	693b      	ldr	r3, [r7, #16]
 8012ab4:	68da      	ldr	r2, [r3, #12]
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	6a1b      	ldr	r3, [r3, #32]
 8012aba:	4619      	mov	r1, r3
 8012abc:	4610      	mov	r0, r2
 8012abe:	f7ff fdfd 	bl	80126bc <cmp_lfn>
 8012ac2:	4603      	mov	r3, r0
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d003      	beq.n	8012ad0 <dir_find+0x106>
 8012ac8:	7d7b      	ldrb	r3, [r7, #21]
 8012aca:	3b01      	subs	r3, #1
 8012acc:	b2db      	uxtb	r3, r3
 8012ace:	e000      	b.n	8012ad2 <dir_find+0x108>
 8012ad0:	23ff      	movs	r3, #255	@ 0xff
 8012ad2:	757b      	strb	r3, [r7, #21]
 8012ad4:	e024      	b.n	8012b20 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8012ad6:	7d7b      	ldrb	r3, [r7, #21]
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d109      	bne.n	8012af0 <dir_find+0x126>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	6a1b      	ldr	r3, [r3, #32]
 8012ae0:	4618      	mov	r0, r3
 8012ae2:	f7ff ff51 	bl	8012988 <sum_sfn>
 8012ae6:	4603      	mov	r3, r0
 8012ae8:	461a      	mov	r2, r3
 8012aea:	7d3b      	ldrb	r3, [r7, #20]
 8012aec:	4293      	cmp	r3, r2
 8012aee:	d024      	beq.n	8012b3a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012af6:	f003 0301 	and.w	r3, r3, #1
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d10a      	bne.n	8012b14 <dir_find+0x14a>
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	6a18      	ldr	r0, [r3, #32]
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	3324      	adds	r3, #36	@ 0x24
 8012b06:	220b      	movs	r2, #11
 8012b08:	4619      	mov	r1, r3
 8012b0a:	f7fe fea0 	bl	801184e <mem_cmp>
 8012b0e:	4603      	mov	r3, r0
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d014      	beq.n	8012b3e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8012b14:	23ff      	movs	r3, #255	@ 0xff
 8012b16:	757b      	strb	r3, [r7, #21]
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8012b1e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8012b20:	2100      	movs	r1, #0
 8012b22:	6878      	ldr	r0, [r7, #4]
 8012b24:	f7ff fc7e 	bl	8012424 <dir_next>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012b2c:	7dfb      	ldrb	r3, [r7, #23]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	f43f af65 	beq.w	80129fe <dir_find+0x34>
 8012b34:	e004      	b.n	8012b40 <dir_find+0x176>
		if (res != FR_OK) break;
 8012b36:	bf00      	nop
 8012b38:	e002      	b.n	8012b40 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8012b3a:	bf00      	nop
 8012b3c:	e000      	b.n	8012b40 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8012b3e:	bf00      	nop

	return res;
 8012b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b42:	4618      	mov	r0, r3
 8012b44:	3718      	adds	r7, #24
 8012b46:	46bd      	mov	sp, r7
 8012b48:	bd80      	pop	{r7, pc}
	...

08012b4c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	b08c      	sub	sp, #48	@ 0x30
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012b60:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d001      	beq.n	8012b6c <dir_register+0x20>
 8012b68:	2306      	movs	r3, #6
 8012b6a:	e0e0      	b.n	8012d2e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b70:	e002      	b.n	8012b78 <dir_register+0x2c>
 8012b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b74:	3301      	adds	r3, #1
 8012b76:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b78:	69fb      	ldr	r3, [r7, #28]
 8012b7a:	68da      	ldr	r2, [r3, #12]
 8012b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7e:	005b      	lsls	r3, r3, #1
 8012b80:	4413      	add	r3, r2
 8012b82:	881b      	ldrh	r3, [r3, #0]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d1f4      	bne.n	8012b72 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8012b8e:	f107 030c 	add.w	r3, r7, #12
 8012b92:	220c      	movs	r2, #12
 8012b94:	4618      	mov	r0, r3
 8012b96:	f7fe fe1e 	bl	80117d6 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8012b9a:	7dfb      	ldrb	r3, [r7, #23]
 8012b9c:	f003 0301 	and.w	r3, r3, #1
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d032      	beq.n	8012c0a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	2240      	movs	r2, #64	@ 0x40
 8012ba8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8012bac:	2301      	movs	r3, #1
 8012bae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012bb0:	e016      	b.n	8012be0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8012bb8:	69fb      	ldr	r3, [r7, #28]
 8012bba:	68da      	ldr	r2, [r3, #12]
 8012bbc:	f107 010c 	add.w	r1, r7, #12
 8012bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bc2:	f7ff fe53 	bl	801286c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8012bc6:	6878      	ldr	r0, [r7, #4]
 8012bc8:	f7ff feff 	bl	80129ca <dir_find>
 8012bcc:	4603      	mov	r3, r0
 8012bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8012bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d106      	bne.n	8012be8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8012bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bdc:	3301      	adds	r3, #1
 8012bde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012be2:	2b63      	cmp	r3, #99	@ 0x63
 8012be4:	d9e5      	bls.n	8012bb2 <dir_register+0x66>
 8012be6:	e000      	b.n	8012bea <dir_register+0x9e>
			if (res != FR_OK) break;
 8012be8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8012bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bec:	2b64      	cmp	r3, #100	@ 0x64
 8012bee:	d101      	bne.n	8012bf4 <dir_register+0xa8>
 8012bf0:	2307      	movs	r3, #7
 8012bf2:	e09c      	b.n	8012d2e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8012bf4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012bf8:	2b04      	cmp	r3, #4
 8012bfa:	d002      	beq.n	8012c02 <dir_register+0xb6>
 8012bfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012c00:	e095      	b.n	8012d2e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8012c02:	7dfa      	ldrb	r2, [r7, #23]
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8012c0a:	7dfb      	ldrb	r3, [r7, #23]
 8012c0c:	f003 0302 	and.w	r3, r3, #2
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d007      	beq.n	8012c24 <dir_register+0xd8>
 8012c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c16:	330c      	adds	r3, #12
 8012c18:	4a47      	ldr	r2, [pc, #284]	@ (8012d38 <dir_register+0x1ec>)
 8012c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8012c1e:	089b      	lsrs	r3, r3, #2
 8012c20:	3301      	adds	r3, #1
 8012c22:	e000      	b.n	8012c26 <dir_register+0xda>
 8012c24:	2301      	movs	r3, #1
 8012c26:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8012c28:	6a39      	ldr	r1, [r7, #32]
 8012c2a:	6878      	ldr	r0, [r7, #4]
 8012c2c:	f7ff fcbf 	bl	80125ae <dir_alloc>
 8012c30:	4603      	mov	r3, r0
 8012c32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8012c36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d148      	bne.n	8012cd0 <dir_register+0x184>
 8012c3e:	6a3b      	ldr	r3, [r7, #32]
 8012c40:	3b01      	subs	r3, #1
 8012c42:	623b      	str	r3, [r7, #32]
 8012c44:	6a3b      	ldr	r3, [r7, #32]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d042      	beq.n	8012cd0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	695a      	ldr	r2, [r3, #20]
 8012c4e:	6a3b      	ldr	r3, [r7, #32]
 8012c50:	015b      	lsls	r3, r3, #5
 8012c52:	1ad3      	subs	r3, r2, r3
 8012c54:	4619      	mov	r1, r3
 8012c56:	6878      	ldr	r0, [r7, #4]
 8012c58:	f7ff fb69 	bl	801232e <dir_sdi>
 8012c5c:	4603      	mov	r3, r0
 8012c5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8012c62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d132      	bne.n	8012cd0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	3324      	adds	r3, #36	@ 0x24
 8012c6e:	4618      	mov	r0, r3
 8012c70:	f7ff fe8a 	bl	8012988 <sum_sfn>
 8012c74:	4603      	mov	r3, r0
 8012c76:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	69db      	ldr	r3, [r3, #28]
 8012c7c:	4619      	mov	r1, r3
 8012c7e:	69f8      	ldr	r0, [r7, #28]
 8012c80:	f7fe ffd8 	bl	8011c34 <move_window>
 8012c84:	4603      	mov	r3, r0
 8012c86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8012c8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d11d      	bne.n	8012cce <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8012c92:	69fb      	ldr	r3, [r7, #28]
 8012c94:	68d8      	ldr	r0, [r3, #12]
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	6a19      	ldr	r1, [r3, #32]
 8012c9a:	6a3b      	ldr	r3, [r7, #32]
 8012c9c:	b2da      	uxtb	r2, r3
 8012c9e:	7efb      	ldrb	r3, [r7, #27]
 8012ca0:	f7ff fd7c 	bl	801279c <put_lfn>
				fs->wflag = 1;
 8012ca4:	69fb      	ldr	r3, [r7, #28]
 8012ca6:	2201      	movs	r2, #1
 8012ca8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8012caa:	2100      	movs	r1, #0
 8012cac:	6878      	ldr	r0, [r7, #4]
 8012cae:	f7ff fbb9 	bl	8012424 <dir_next>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8012cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d107      	bne.n	8012cd0 <dir_register+0x184>
 8012cc0:	6a3b      	ldr	r3, [r7, #32]
 8012cc2:	3b01      	subs	r3, #1
 8012cc4:	623b      	str	r3, [r7, #32]
 8012cc6:	6a3b      	ldr	r3, [r7, #32]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d1d5      	bne.n	8012c78 <dir_register+0x12c>
 8012ccc:	e000      	b.n	8012cd0 <dir_register+0x184>
				if (res != FR_OK) break;
 8012cce:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8012cd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d128      	bne.n	8012d2a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	69db      	ldr	r3, [r3, #28]
 8012cdc:	4619      	mov	r1, r3
 8012cde:	69f8      	ldr	r0, [r7, #28]
 8012ce0:	f7fe ffa8 	bl	8011c34 <move_window>
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8012cea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d11b      	bne.n	8012d2a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	6a1b      	ldr	r3, [r3, #32]
 8012cf6:	2220      	movs	r2, #32
 8012cf8:	2100      	movs	r1, #0
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f7fe fd8c 	bl	8011818 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	6a18      	ldr	r0, [r3, #32]
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	3324      	adds	r3, #36	@ 0x24
 8012d08:	220b      	movs	r2, #11
 8012d0a:	4619      	mov	r1, r3
 8012d0c:	f7fe fd63 	bl	80117d6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	6a1b      	ldr	r3, [r3, #32]
 8012d1a:	330c      	adds	r3, #12
 8012d1c:	f002 0218 	and.w	r2, r2, #24
 8012d20:	b2d2      	uxtb	r2, r2
 8012d22:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8012d24:	69fb      	ldr	r3, [r7, #28]
 8012d26:	2201      	movs	r2, #1
 8012d28:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8012d2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012d2e:	4618      	mov	r0, r3
 8012d30:	3730      	adds	r7, #48	@ 0x30
 8012d32:	46bd      	mov	sp, r7
 8012d34:	bd80      	pop	{r7, pc}
 8012d36:	bf00      	nop
 8012d38:	4ec4ec4f 	.word	0x4ec4ec4f

08012d3c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b08a      	sub	sp, #40	@ 0x28
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	6078      	str	r0, [r7, #4]
 8012d44:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8012d46:	683b      	ldr	r3, [r7, #0]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	613b      	str	r3, [r7, #16]
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	68db      	ldr	r3, [r3, #12]
 8012d52:	60fb      	str	r3, [r7, #12]
 8012d54:	2300      	movs	r3, #0
 8012d56:	617b      	str	r3, [r7, #20]
 8012d58:	697b      	ldr	r3, [r7, #20]
 8012d5a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8012d5c:	69bb      	ldr	r3, [r7, #24]
 8012d5e:	1c5a      	adds	r2, r3, #1
 8012d60:	61ba      	str	r2, [r7, #24]
 8012d62:	693a      	ldr	r2, [r7, #16]
 8012d64:	4413      	add	r3, r2
 8012d66:	781b      	ldrb	r3, [r3, #0]
 8012d68:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8012d6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012d6c:	2b1f      	cmp	r3, #31
 8012d6e:	d940      	bls.n	8012df2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8012d70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012d72:	2b2f      	cmp	r3, #47	@ 0x2f
 8012d74:	d006      	beq.n	8012d84 <create_name+0x48>
 8012d76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012d78:	2b5c      	cmp	r3, #92	@ 0x5c
 8012d7a:	d110      	bne.n	8012d9e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8012d7c:	e002      	b.n	8012d84 <create_name+0x48>
 8012d7e:	69bb      	ldr	r3, [r7, #24]
 8012d80:	3301      	adds	r3, #1
 8012d82:	61bb      	str	r3, [r7, #24]
 8012d84:	693a      	ldr	r2, [r7, #16]
 8012d86:	69bb      	ldr	r3, [r7, #24]
 8012d88:	4413      	add	r3, r2
 8012d8a:	781b      	ldrb	r3, [r3, #0]
 8012d8c:	2b2f      	cmp	r3, #47	@ 0x2f
 8012d8e:	d0f6      	beq.n	8012d7e <create_name+0x42>
 8012d90:	693a      	ldr	r2, [r7, #16]
 8012d92:	69bb      	ldr	r3, [r7, #24]
 8012d94:	4413      	add	r3, r2
 8012d96:	781b      	ldrb	r3, [r3, #0]
 8012d98:	2b5c      	cmp	r3, #92	@ 0x5c
 8012d9a:	d0f0      	beq.n	8012d7e <create_name+0x42>
			break;
 8012d9c:	e02a      	b.n	8012df4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8012d9e:	697b      	ldr	r3, [r7, #20]
 8012da0:	2bfe      	cmp	r3, #254	@ 0xfe
 8012da2:	d901      	bls.n	8012da8 <create_name+0x6c>
 8012da4:	2306      	movs	r3, #6
 8012da6:	e17d      	b.n	80130a4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8012da8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012daa:	b2db      	uxtb	r3, r3
 8012dac:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8012dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012db0:	2101      	movs	r1, #1
 8012db2:	4618      	mov	r0, r3
 8012db4:	f001 fc50 	bl	8014658 <ff_convert>
 8012db8:	4603      	mov	r3, r0
 8012dba:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8012dbc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d101      	bne.n	8012dc6 <create_name+0x8a>
 8012dc2:	2306      	movs	r3, #6
 8012dc4:	e16e      	b.n	80130a4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8012dc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012dc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8012dca:	d809      	bhi.n	8012de0 <create_name+0xa4>
 8012dcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012dce:	4619      	mov	r1, r3
 8012dd0:	488d      	ldr	r0, [pc, #564]	@ (8013008 <create_name+0x2cc>)
 8012dd2:	f7fe fd63 	bl	801189c <chk_chr>
 8012dd6:	4603      	mov	r3, r0
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d001      	beq.n	8012de0 <create_name+0xa4>
 8012ddc:	2306      	movs	r3, #6
 8012dde:	e161      	b.n	80130a4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8012de0:	697b      	ldr	r3, [r7, #20]
 8012de2:	1c5a      	adds	r2, r3, #1
 8012de4:	617a      	str	r2, [r7, #20]
 8012de6:	005b      	lsls	r3, r3, #1
 8012de8:	68fa      	ldr	r2, [r7, #12]
 8012dea:	4413      	add	r3, r2
 8012dec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012dee:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8012df0:	e7b4      	b.n	8012d5c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8012df2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8012df4:	693a      	ldr	r2, [r7, #16]
 8012df6:	69bb      	ldr	r3, [r7, #24]
 8012df8:	441a      	add	r2, r3
 8012dfa:	683b      	ldr	r3, [r7, #0]
 8012dfc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8012dfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012e00:	2b1f      	cmp	r3, #31
 8012e02:	d801      	bhi.n	8012e08 <create_name+0xcc>
 8012e04:	2304      	movs	r3, #4
 8012e06:	e000      	b.n	8012e0a <create_name+0xce>
 8012e08:	2300      	movs	r3, #0
 8012e0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8012e0e:	e011      	b.n	8012e34 <create_name+0xf8>
		w = lfn[di - 1];
 8012e10:	697b      	ldr	r3, [r7, #20]
 8012e12:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8012e16:	3b01      	subs	r3, #1
 8012e18:	005b      	lsls	r3, r3, #1
 8012e1a:	68fa      	ldr	r2, [r7, #12]
 8012e1c:	4413      	add	r3, r2
 8012e1e:	881b      	ldrh	r3, [r3, #0]
 8012e20:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8012e22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012e24:	2b20      	cmp	r3, #32
 8012e26:	d002      	beq.n	8012e2e <create_name+0xf2>
 8012e28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012e2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e2c:	d106      	bne.n	8012e3c <create_name+0x100>
		di--;
 8012e2e:	697b      	ldr	r3, [r7, #20]
 8012e30:	3b01      	subs	r3, #1
 8012e32:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8012e34:	697b      	ldr	r3, [r7, #20]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d1ea      	bne.n	8012e10 <create_name+0xd4>
 8012e3a:	e000      	b.n	8012e3e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8012e3c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8012e3e:	697b      	ldr	r3, [r7, #20]
 8012e40:	005b      	lsls	r3, r3, #1
 8012e42:	68fa      	ldr	r2, [r7, #12]
 8012e44:	4413      	add	r3, r2
 8012e46:	2200      	movs	r2, #0
 8012e48:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8012e4a:	697b      	ldr	r3, [r7, #20]
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d101      	bne.n	8012e54 <create_name+0x118>
 8012e50:	2306      	movs	r3, #6
 8012e52:	e127      	b.n	80130a4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	3324      	adds	r3, #36	@ 0x24
 8012e58:	220b      	movs	r2, #11
 8012e5a:	2120      	movs	r1, #32
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	f7fe fcdb 	bl	8011818 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8012e62:	2300      	movs	r3, #0
 8012e64:	61bb      	str	r3, [r7, #24]
 8012e66:	e002      	b.n	8012e6e <create_name+0x132>
 8012e68:	69bb      	ldr	r3, [r7, #24]
 8012e6a:	3301      	adds	r3, #1
 8012e6c:	61bb      	str	r3, [r7, #24]
 8012e6e:	69bb      	ldr	r3, [r7, #24]
 8012e70:	005b      	lsls	r3, r3, #1
 8012e72:	68fa      	ldr	r2, [r7, #12]
 8012e74:	4413      	add	r3, r2
 8012e76:	881b      	ldrh	r3, [r3, #0]
 8012e78:	2b20      	cmp	r3, #32
 8012e7a:	d0f5      	beq.n	8012e68 <create_name+0x12c>
 8012e7c:	69bb      	ldr	r3, [r7, #24]
 8012e7e:	005b      	lsls	r3, r3, #1
 8012e80:	68fa      	ldr	r2, [r7, #12]
 8012e82:	4413      	add	r3, r2
 8012e84:	881b      	ldrh	r3, [r3, #0]
 8012e86:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e88:	d0ee      	beq.n	8012e68 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8012e8a:	69bb      	ldr	r3, [r7, #24]
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d009      	beq.n	8012ea4 <create_name+0x168>
 8012e90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012e94:	f043 0303 	orr.w	r3, r3, #3
 8012e98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8012e9c:	e002      	b.n	8012ea4 <create_name+0x168>
 8012e9e:	697b      	ldr	r3, [r7, #20]
 8012ea0:	3b01      	subs	r3, #1
 8012ea2:	617b      	str	r3, [r7, #20]
 8012ea4:	697b      	ldr	r3, [r7, #20]
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d009      	beq.n	8012ebe <create_name+0x182>
 8012eaa:	697b      	ldr	r3, [r7, #20]
 8012eac:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8012eb0:	3b01      	subs	r3, #1
 8012eb2:	005b      	lsls	r3, r3, #1
 8012eb4:	68fa      	ldr	r2, [r7, #12]
 8012eb6:	4413      	add	r3, r2
 8012eb8:	881b      	ldrh	r3, [r3, #0]
 8012eba:	2b2e      	cmp	r3, #46	@ 0x2e
 8012ebc:	d1ef      	bne.n	8012e9e <create_name+0x162>

	i = b = 0; ni = 8;
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012ec4:	2300      	movs	r3, #0
 8012ec6:	623b      	str	r3, [r7, #32]
 8012ec8:	2308      	movs	r3, #8
 8012eca:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8012ecc:	69bb      	ldr	r3, [r7, #24]
 8012ece:	1c5a      	adds	r2, r3, #1
 8012ed0:	61ba      	str	r2, [r7, #24]
 8012ed2:	005b      	lsls	r3, r3, #1
 8012ed4:	68fa      	ldr	r2, [r7, #12]
 8012ed6:	4413      	add	r3, r2
 8012ed8:	881b      	ldrh	r3, [r3, #0]
 8012eda:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8012edc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	f000 8090 	beq.w	8013004 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8012ee4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012ee6:	2b20      	cmp	r3, #32
 8012ee8:	d006      	beq.n	8012ef8 <create_name+0x1bc>
 8012eea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012eec:	2b2e      	cmp	r3, #46	@ 0x2e
 8012eee:	d10a      	bne.n	8012f06 <create_name+0x1ca>
 8012ef0:	69ba      	ldr	r2, [r7, #24]
 8012ef2:	697b      	ldr	r3, [r7, #20]
 8012ef4:	429a      	cmp	r2, r3
 8012ef6:	d006      	beq.n	8012f06 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8012ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012efc:	f043 0303 	orr.w	r3, r3, #3
 8012f00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012f04:	e07d      	b.n	8013002 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8012f06:	6a3a      	ldr	r2, [r7, #32]
 8012f08:	69fb      	ldr	r3, [r7, #28]
 8012f0a:	429a      	cmp	r2, r3
 8012f0c:	d203      	bcs.n	8012f16 <create_name+0x1da>
 8012f0e:	69ba      	ldr	r2, [r7, #24]
 8012f10:	697b      	ldr	r3, [r7, #20]
 8012f12:	429a      	cmp	r2, r3
 8012f14:	d123      	bne.n	8012f5e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8012f16:	69fb      	ldr	r3, [r7, #28]
 8012f18:	2b0b      	cmp	r3, #11
 8012f1a:	d106      	bne.n	8012f2a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8012f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f20:	f043 0303 	orr.w	r3, r3, #3
 8012f24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012f28:	e075      	b.n	8013016 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8012f2a:	69ba      	ldr	r2, [r7, #24]
 8012f2c:	697b      	ldr	r3, [r7, #20]
 8012f2e:	429a      	cmp	r2, r3
 8012f30:	d005      	beq.n	8012f3e <create_name+0x202>
 8012f32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f36:	f043 0303 	orr.w	r3, r3, #3
 8012f3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8012f3e:	69ba      	ldr	r2, [r7, #24]
 8012f40:	697b      	ldr	r3, [r7, #20]
 8012f42:	429a      	cmp	r2, r3
 8012f44:	d866      	bhi.n	8013014 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8012f46:	697b      	ldr	r3, [r7, #20]
 8012f48:	61bb      	str	r3, [r7, #24]
 8012f4a:	2308      	movs	r3, #8
 8012f4c:	623b      	str	r3, [r7, #32]
 8012f4e:	230b      	movs	r3, #11
 8012f50:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8012f52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012f56:	009b      	lsls	r3, r3, #2
 8012f58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012f5c:	e051      	b.n	8013002 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8012f5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012f60:	2b7f      	cmp	r3, #127	@ 0x7f
 8012f62:	d914      	bls.n	8012f8e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8012f64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012f66:	2100      	movs	r1, #0
 8012f68:	4618      	mov	r0, r3
 8012f6a:	f001 fb75 	bl	8014658 <ff_convert>
 8012f6e:	4603      	mov	r3, r0
 8012f70:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8012f72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d004      	beq.n	8012f82 <create_name+0x246>
 8012f78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012f7a:	3b80      	subs	r3, #128	@ 0x80
 8012f7c:	4a23      	ldr	r2, [pc, #140]	@ (801300c <create_name+0x2d0>)
 8012f7e:	5cd3      	ldrb	r3, [r2, r3]
 8012f80:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8012f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f86:	f043 0302 	orr.w	r3, r3, #2
 8012f8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8012f8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d007      	beq.n	8012fa4 <create_name+0x268>
 8012f94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012f96:	4619      	mov	r1, r3
 8012f98:	481d      	ldr	r0, [pc, #116]	@ (8013010 <create_name+0x2d4>)
 8012f9a:	f7fe fc7f 	bl	801189c <chk_chr>
 8012f9e:	4603      	mov	r3, r0
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d008      	beq.n	8012fb6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8012fa4:	235f      	movs	r3, #95	@ 0x5f
 8012fa6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012fac:	f043 0303 	orr.w	r3, r3, #3
 8012fb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012fb4:	e01b      	b.n	8012fee <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8012fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012fb8:	2b40      	cmp	r3, #64	@ 0x40
 8012fba:	d909      	bls.n	8012fd0 <create_name+0x294>
 8012fbc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012fbe:	2b5a      	cmp	r3, #90	@ 0x5a
 8012fc0:	d806      	bhi.n	8012fd0 <create_name+0x294>
					b |= 2;
 8012fc2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012fc6:	f043 0302 	orr.w	r3, r3, #2
 8012fca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012fce:	e00e      	b.n	8012fee <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8012fd0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012fd2:	2b60      	cmp	r3, #96	@ 0x60
 8012fd4:	d90b      	bls.n	8012fee <create_name+0x2b2>
 8012fd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012fd8:	2b7a      	cmp	r3, #122	@ 0x7a
 8012fda:	d808      	bhi.n	8012fee <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8012fdc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012fe0:	f043 0301 	orr.w	r3, r3, #1
 8012fe4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012fe8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012fea:	3b20      	subs	r3, #32
 8012fec:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8012fee:	6a3b      	ldr	r3, [r7, #32]
 8012ff0:	1c5a      	adds	r2, r3, #1
 8012ff2:	623a      	str	r2, [r7, #32]
 8012ff4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012ff6:	b2d1      	uxtb	r1, r2
 8012ff8:	687a      	ldr	r2, [r7, #4]
 8012ffa:	4413      	add	r3, r2
 8012ffc:	460a      	mov	r2, r1
 8012ffe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8013002:	e763      	b.n	8012ecc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8013004:	bf00      	nop
 8013006:	e006      	b.n	8013016 <create_name+0x2da>
 8013008:	08017348 	.word	0x08017348
 801300c:	080173d8 	.word	0x080173d8
 8013010:	08017354 	.word	0x08017354
			if (si > di) break;			/* No extension */
 8013014:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801301c:	2be5      	cmp	r3, #229	@ 0xe5
 801301e:	d103      	bne.n	8013028 <create_name+0x2ec>
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	2205      	movs	r2, #5
 8013024:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8013028:	69fb      	ldr	r3, [r7, #28]
 801302a:	2b08      	cmp	r3, #8
 801302c:	d104      	bne.n	8013038 <create_name+0x2fc>
 801302e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013032:	009b      	lsls	r3, r3, #2
 8013034:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8013038:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801303c:	f003 030c 	and.w	r3, r3, #12
 8013040:	2b0c      	cmp	r3, #12
 8013042:	d005      	beq.n	8013050 <create_name+0x314>
 8013044:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013048:	f003 0303 	and.w	r3, r3, #3
 801304c:	2b03      	cmp	r3, #3
 801304e:	d105      	bne.n	801305c <create_name+0x320>
 8013050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013054:	f043 0302 	orr.w	r3, r3, #2
 8013058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801305c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013060:	f003 0302 	and.w	r3, r3, #2
 8013064:	2b00      	cmp	r3, #0
 8013066:	d117      	bne.n	8013098 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8013068:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801306c:	f003 0303 	and.w	r3, r3, #3
 8013070:	2b01      	cmp	r3, #1
 8013072:	d105      	bne.n	8013080 <create_name+0x344>
 8013074:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013078:	f043 0310 	orr.w	r3, r3, #16
 801307c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8013080:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013084:	f003 030c 	and.w	r3, r3, #12
 8013088:	2b04      	cmp	r3, #4
 801308a:	d105      	bne.n	8013098 <create_name+0x35c>
 801308c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013090:	f043 0308 	orr.w	r3, r3, #8
 8013094:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801309e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80130a2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80130a4:	4618      	mov	r0, r3
 80130a6:	3728      	adds	r7, #40	@ 0x28
 80130a8:	46bd      	mov	sp, r7
 80130aa:	bd80      	pop	{r7, pc}

080130ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80130ac:	b580      	push	{r7, lr}
 80130ae:	b086      	sub	sp, #24
 80130b0:	af00      	add	r7, sp, #0
 80130b2:	6078      	str	r0, [r7, #4]
 80130b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80130c0:	e002      	b.n	80130c8 <follow_path+0x1c>
 80130c2:	683b      	ldr	r3, [r7, #0]
 80130c4:	3301      	adds	r3, #1
 80130c6:	603b      	str	r3, [r7, #0]
 80130c8:	683b      	ldr	r3, [r7, #0]
 80130ca:	781b      	ldrb	r3, [r3, #0]
 80130cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80130ce:	d0f8      	beq.n	80130c2 <follow_path+0x16>
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	781b      	ldrb	r3, [r3, #0]
 80130d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80130d6:	d0f4      	beq.n	80130c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80130d8:	693b      	ldr	r3, [r7, #16]
 80130da:	2200      	movs	r2, #0
 80130dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80130de:	683b      	ldr	r3, [r7, #0]
 80130e0:	781b      	ldrb	r3, [r3, #0]
 80130e2:	2b1f      	cmp	r3, #31
 80130e4:	d80a      	bhi.n	80130fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	2280      	movs	r2, #128	@ 0x80
 80130ea:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80130ee:	2100      	movs	r1, #0
 80130f0:	6878      	ldr	r0, [r7, #4]
 80130f2:	f7ff f91c 	bl	801232e <dir_sdi>
 80130f6:	4603      	mov	r3, r0
 80130f8:	75fb      	strb	r3, [r7, #23]
 80130fa:	e043      	b.n	8013184 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80130fc:	463b      	mov	r3, r7
 80130fe:	4619      	mov	r1, r3
 8013100:	6878      	ldr	r0, [r7, #4]
 8013102:	f7ff fe1b 	bl	8012d3c <create_name>
 8013106:	4603      	mov	r3, r0
 8013108:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801310a:	7dfb      	ldrb	r3, [r7, #23]
 801310c:	2b00      	cmp	r3, #0
 801310e:	d134      	bne.n	801317a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013110:	6878      	ldr	r0, [r7, #4]
 8013112:	f7ff fc5a 	bl	80129ca <dir_find>
 8013116:	4603      	mov	r3, r0
 8013118:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8013120:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013122:	7dfb      	ldrb	r3, [r7, #23]
 8013124:	2b00      	cmp	r3, #0
 8013126:	d00a      	beq.n	801313e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013128:	7dfb      	ldrb	r3, [r7, #23]
 801312a:	2b04      	cmp	r3, #4
 801312c:	d127      	bne.n	801317e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801312e:	7afb      	ldrb	r3, [r7, #11]
 8013130:	f003 0304 	and.w	r3, r3, #4
 8013134:	2b00      	cmp	r3, #0
 8013136:	d122      	bne.n	801317e <follow_path+0xd2>
 8013138:	2305      	movs	r3, #5
 801313a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801313c:	e01f      	b.n	801317e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801313e:	7afb      	ldrb	r3, [r7, #11]
 8013140:	f003 0304 	and.w	r3, r3, #4
 8013144:	2b00      	cmp	r3, #0
 8013146:	d11c      	bne.n	8013182 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013148:	693b      	ldr	r3, [r7, #16]
 801314a:	799b      	ldrb	r3, [r3, #6]
 801314c:	f003 0310 	and.w	r3, r3, #16
 8013150:	2b00      	cmp	r3, #0
 8013152:	d102      	bne.n	801315a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013154:	2305      	movs	r3, #5
 8013156:	75fb      	strb	r3, [r7, #23]
 8013158:	e014      	b.n	8013184 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	695b      	ldr	r3, [r3, #20]
 8013164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013168:	4413      	add	r3, r2
 801316a:	4619      	mov	r1, r3
 801316c:	68f8      	ldr	r0, [r7, #12]
 801316e:	f7ff fa65 	bl	801263c <ld_clust>
 8013172:	4602      	mov	r2, r0
 8013174:	693b      	ldr	r3, [r7, #16]
 8013176:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013178:	e7c0      	b.n	80130fc <follow_path+0x50>
			if (res != FR_OK) break;
 801317a:	bf00      	nop
 801317c:	e002      	b.n	8013184 <follow_path+0xd8>
				break;
 801317e:	bf00      	nop
 8013180:	e000      	b.n	8013184 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013182:	bf00      	nop
			}
		}
	}

	return res;
 8013184:	7dfb      	ldrb	r3, [r7, #23]
}
 8013186:	4618      	mov	r0, r3
 8013188:	3718      	adds	r7, #24
 801318a:	46bd      	mov	sp, r7
 801318c:	bd80      	pop	{r7, pc}

0801318e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801318e:	b480      	push	{r7}
 8013190:	b087      	sub	sp, #28
 8013192:	af00      	add	r7, sp, #0
 8013194:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013196:	f04f 33ff 	mov.w	r3, #4294967295
 801319a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d031      	beq.n	8013208 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	617b      	str	r3, [r7, #20]
 80131aa:	e002      	b.n	80131b2 <get_ldnumber+0x24>
 80131ac:	697b      	ldr	r3, [r7, #20]
 80131ae:	3301      	adds	r3, #1
 80131b0:	617b      	str	r3, [r7, #20]
 80131b2:	697b      	ldr	r3, [r7, #20]
 80131b4:	781b      	ldrb	r3, [r3, #0]
 80131b6:	2b1f      	cmp	r3, #31
 80131b8:	d903      	bls.n	80131c2 <get_ldnumber+0x34>
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	781b      	ldrb	r3, [r3, #0]
 80131be:	2b3a      	cmp	r3, #58	@ 0x3a
 80131c0:	d1f4      	bne.n	80131ac <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80131c2:	697b      	ldr	r3, [r7, #20]
 80131c4:	781b      	ldrb	r3, [r3, #0]
 80131c6:	2b3a      	cmp	r3, #58	@ 0x3a
 80131c8:	d11c      	bne.n	8013204 <get_ldnumber+0x76>
			tp = *path;
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	1c5a      	adds	r2, r3, #1
 80131d4:	60fa      	str	r2, [r7, #12]
 80131d6:	781b      	ldrb	r3, [r3, #0]
 80131d8:	3b30      	subs	r3, #48	@ 0x30
 80131da:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80131dc:	68bb      	ldr	r3, [r7, #8]
 80131de:	2b09      	cmp	r3, #9
 80131e0:	d80e      	bhi.n	8013200 <get_ldnumber+0x72>
 80131e2:	68fa      	ldr	r2, [r7, #12]
 80131e4:	697b      	ldr	r3, [r7, #20]
 80131e6:	429a      	cmp	r2, r3
 80131e8:	d10a      	bne.n	8013200 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80131ea:	68bb      	ldr	r3, [r7, #8]
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d107      	bne.n	8013200 <get_ldnumber+0x72>
					vol = (int)i;
 80131f0:	68bb      	ldr	r3, [r7, #8]
 80131f2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80131f4:	697b      	ldr	r3, [r7, #20]
 80131f6:	3301      	adds	r3, #1
 80131f8:	617b      	str	r3, [r7, #20]
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	697a      	ldr	r2, [r7, #20]
 80131fe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013200:	693b      	ldr	r3, [r7, #16]
 8013202:	e002      	b.n	801320a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013204:	2300      	movs	r3, #0
 8013206:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013208:	693b      	ldr	r3, [r7, #16]
}
 801320a:	4618      	mov	r0, r3
 801320c:	371c      	adds	r7, #28
 801320e:	46bd      	mov	sp, r7
 8013210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013214:	4770      	bx	lr
	...

08013218 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b082      	sub	sp, #8
 801321c:	af00      	add	r7, sp, #0
 801321e:	6078      	str	r0, [r7, #4]
 8013220:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	2200      	movs	r2, #0
 8013226:	70da      	strb	r2, [r3, #3]
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f04f 32ff 	mov.w	r2, #4294967295
 801322e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013230:	6839      	ldr	r1, [r7, #0]
 8013232:	6878      	ldr	r0, [r7, #4]
 8013234:	f7fe fcfe 	bl	8011c34 <move_window>
 8013238:	4603      	mov	r3, r0
 801323a:	2b00      	cmp	r3, #0
 801323c:	d001      	beq.n	8013242 <check_fs+0x2a>
 801323e:	2304      	movs	r3, #4
 8013240:	e038      	b.n	80132b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	3334      	adds	r3, #52	@ 0x34
 8013246:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801324a:	4618      	mov	r0, r3
 801324c:	f7fe fa40 	bl	80116d0 <ld_word>
 8013250:	4603      	mov	r3, r0
 8013252:	461a      	mov	r2, r3
 8013254:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013258:	429a      	cmp	r2, r3
 801325a:	d001      	beq.n	8013260 <check_fs+0x48>
 801325c:	2303      	movs	r3, #3
 801325e:	e029      	b.n	80132b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013266:	2be9      	cmp	r3, #233	@ 0xe9
 8013268:	d009      	beq.n	801327e <check_fs+0x66>
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013270:	2beb      	cmp	r3, #235	@ 0xeb
 8013272:	d11e      	bne.n	80132b2 <check_fs+0x9a>
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 801327a:	2b90      	cmp	r3, #144	@ 0x90
 801327c:	d119      	bne.n	80132b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	3334      	adds	r3, #52	@ 0x34
 8013282:	3336      	adds	r3, #54	@ 0x36
 8013284:	4618      	mov	r0, r3
 8013286:	f7fe fa3c 	bl	8011702 <ld_dword>
 801328a:	4603      	mov	r3, r0
 801328c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013290:	4a0a      	ldr	r2, [pc, #40]	@ (80132bc <check_fs+0xa4>)
 8013292:	4293      	cmp	r3, r2
 8013294:	d101      	bne.n	801329a <check_fs+0x82>
 8013296:	2300      	movs	r3, #0
 8013298:	e00c      	b.n	80132b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	3334      	adds	r3, #52	@ 0x34
 801329e:	3352      	adds	r3, #82	@ 0x52
 80132a0:	4618      	mov	r0, r3
 80132a2:	f7fe fa2e 	bl	8011702 <ld_dword>
 80132a6:	4603      	mov	r3, r0
 80132a8:	4a05      	ldr	r2, [pc, #20]	@ (80132c0 <check_fs+0xa8>)
 80132aa:	4293      	cmp	r3, r2
 80132ac:	d101      	bne.n	80132b2 <check_fs+0x9a>
 80132ae:	2300      	movs	r3, #0
 80132b0:	e000      	b.n	80132b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80132b2:	2302      	movs	r3, #2
}
 80132b4:	4618      	mov	r0, r3
 80132b6:	3708      	adds	r7, #8
 80132b8:	46bd      	mov	sp, r7
 80132ba:	bd80      	pop	{r7, pc}
 80132bc:	00544146 	.word	0x00544146
 80132c0:	33544146 	.word	0x33544146

080132c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b096      	sub	sp, #88	@ 0x58
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	60f8      	str	r0, [r7, #12]
 80132cc:	60b9      	str	r1, [r7, #8]
 80132ce:	4613      	mov	r3, r2
 80132d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	2200      	movs	r2, #0
 80132d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80132d8:	68f8      	ldr	r0, [r7, #12]
 80132da:	f7ff ff58 	bl	801318e <get_ldnumber>
 80132de:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80132e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	da01      	bge.n	80132ea <find_volume+0x26>
 80132e6:	230b      	movs	r3, #11
 80132e8:	e22d      	b.n	8013746 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80132ea:	4aa1      	ldr	r2, [pc, #644]	@ (8013570 <find_volume+0x2ac>)
 80132ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80132f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80132f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d101      	bne.n	80132fe <find_volume+0x3a>
 80132fa:	230c      	movs	r3, #12
 80132fc:	e223      	b.n	8013746 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80132fe:	68bb      	ldr	r3, [r7, #8]
 8013300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013302:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8013304:	79fb      	ldrb	r3, [r7, #7]
 8013306:	f023 0301 	bic.w	r3, r3, #1
 801330a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801330c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801330e:	781b      	ldrb	r3, [r3, #0]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d01a      	beq.n	801334a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8013314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013316:	785b      	ldrb	r3, [r3, #1]
 8013318:	4618      	mov	r0, r3
 801331a:	f7fe f939 	bl	8011590 <disk_status>
 801331e:	4603      	mov	r3, r0
 8013320:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8013324:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013328:	f003 0301 	and.w	r3, r3, #1
 801332c:	2b00      	cmp	r3, #0
 801332e:	d10c      	bne.n	801334a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013330:	79fb      	ldrb	r3, [r7, #7]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d007      	beq.n	8013346 <find_volume+0x82>
 8013336:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801333a:	f003 0304 	and.w	r3, r3, #4
 801333e:	2b00      	cmp	r3, #0
 8013340:	d001      	beq.n	8013346 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8013342:	230a      	movs	r3, #10
 8013344:	e1ff      	b.n	8013746 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8013346:	2300      	movs	r3, #0
 8013348:	e1fd      	b.n	8013746 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801334a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801334c:	2200      	movs	r2, #0
 801334e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013352:	b2da      	uxtb	r2, r3
 8013354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013356:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801335a:	785b      	ldrb	r3, [r3, #1]
 801335c:	4618      	mov	r0, r3
 801335e:	f7fe f931 	bl	80115c4 <disk_initialize>
 8013362:	4603      	mov	r3, r0
 8013364:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013368:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801336c:	f003 0301 	and.w	r3, r3, #1
 8013370:	2b00      	cmp	r3, #0
 8013372:	d001      	beq.n	8013378 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013374:	2303      	movs	r3, #3
 8013376:	e1e6      	b.n	8013746 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013378:	79fb      	ldrb	r3, [r7, #7]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d007      	beq.n	801338e <find_volume+0xca>
 801337e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013382:	f003 0304 	and.w	r3, r3, #4
 8013386:	2b00      	cmp	r3, #0
 8013388:	d001      	beq.n	801338e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801338a:	230a      	movs	r3, #10
 801338c:	e1db      	b.n	8013746 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801338e:	2300      	movs	r3, #0
 8013390:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8013392:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013394:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013396:	f7ff ff3f 	bl	8013218 <check_fs>
 801339a:	4603      	mov	r3, r0
 801339c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80133a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80133a4:	2b02      	cmp	r3, #2
 80133a6:	d149      	bne.n	801343c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80133a8:	2300      	movs	r3, #0
 80133aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80133ac:	e01e      	b.n	80133ec <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80133ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133b0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80133b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133b6:	011b      	lsls	r3, r3, #4
 80133b8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80133bc:	4413      	add	r3, r2
 80133be:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80133c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133c2:	3304      	adds	r3, #4
 80133c4:	781b      	ldrb	r3, [r3, #0]
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d006      	beq.n	80133d8 <find_volume+0x114>
 80133ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133cc:	3308      	adds	r3, #8
 80133ce:	4618      	mov	r0, r3
 80133d0:	f7fe f997 	bl	8011702 <ld_dword>
 80133d4:	4602      	mov	r2, r0
 80133d6:	e000      	b.n	80133da <find_volume+0x116>
 80133d8:	2200      	movs	r2, #0
 80133da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133dc:	009b      	lsls	r3, r3, #2
 80133de:	3358      	adds	r3, #88	@ 0x58
 80133e0:	443b      	add	r3, r7
 80133e2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80133e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133e8:	3301      	adds	r3, #1
 80133ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80133ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133ee:	2b03      	cmp	r3, #3
 80133f0:	d9dd      	bls.n	80133ae <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80133f2:	2300      	movs	r3, #0
 80133f4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80133f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d002      	beq.n	8013402 <find_volume+0x13e>
 80133fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133fe:	3b01      	subs	r3, #1
 8013400:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013404:	009b      	lsls	r3, r3, #2
 8013406:	3358      	adds	r3, #88	@ 0x58
 8013408:	443b      	add	r3, r7
 801340a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801340e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013410:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013412:	2b00      	cmp	r3, #0
 8013414:	d005      	beq.n	8013422 <find_volume+0x15e>
 8013416:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013418:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801341a:	f7ff fefd 	bl	8013218 <check_fs>
 801341e:	4603      	mov	r3, r0
 8013420:	e000      	b.n	8013424 <find_volume+0x160>
 8013422:	2303      	movs	r3, #3
 8013424:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8013428:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801342c:	2b01      	cmp	r3, #1
 801342e:	d905      	bls.n	801343c <find_volume+0x178>
 8013430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013432:	3301      	adds	r3, #1
 8013434:	643b      	str	r3, [r7, #64]	@ 0x40
 8013436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013438:	2b03      	cmp	r3, #3
 801343a:	d9e2      	bls.n	8013402 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801343c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013440:	2b04      	cmp	r3, #4
 8013442:	d101      	bne.n	8013448 <find_volume+0x184>
 8013444:	2301      	movs	r3, #1
 8013446:	e17e      	b.n	8013746 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013448:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801344c:	2b01      	cmp	r3, #1
 801344e:	d901      	bls.n	8013454 <find_volume+0x190>
 8013450:	230d      	movs	r3, #13
 8013452:	e178      	b.n	8013746 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013456:	3334      	adds	r3, #52	@ 0x34
 8013458:	330b      	adds	r3, #11
 801345a:	4618      	mov	r0, r3
 801345c:	f7fe f938 	bl	80116d0 <ld_word>
 8013460:	4603      	mov	r3, r0
 8013462:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013466:	d001      	beq.n	801346c <find_volume+0x1a8>
 8013468:	230d      	movs	r3, #13
 801346a:	e16c      	b.n	8013746 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801346c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801346e:	3334      	adds	r3, #52	@ 0x34
 8013470:	3316      	adds	r3, #22
 8013472:	4618      	mov	r0, r3
 8013474:	f7fe f92c 	bl	80116d0 <ld_word>
 8013478:	4603      	mov	r3, r0
 801347a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801347c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801347e:	2b00      	cmp	r3, #0
 8013480:	d106      	bne.n	8013490 <find_volume+0x1cc>
 8013482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013484:	3334      	adds	r3, #52	@ 0x34
 8013486:	3324      	adds	r3, #36	@ 0x24
 8013488:	4618      	mov	r0, r3
 801348a:	f7fe f93a 	bl	8011702 <ld_dword>
 801348e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8013490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013492:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013494:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8013496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013498:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 801349c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801349e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80134a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134a2:	789b      	ldrb	r3, [r3, #2]
 80134a4:	2b01      	cmp	r3, #1
 80134a6:	d005      	beq.n	80134b4 <find_volume+0x1f0>
 80134a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134aa:	789b      	ldrb	r3, [r3, #2]
 80134ac:	2b02      	cmp	r3, #2
 80134ae:	d001      	beq.n	80134b4 <find_volume+0x1f0>
 80134b0:	230d      	movs	r3, #13
 80134b2:	e148      	b.n	8013746 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80134b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134b6:	789b      	ldrb	r3, [r3, #2]
 80134b8:	461a      	mov	r2, r3
 80134ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80134bc:	fb02 f303 	mul.w	r3, r2, r3
 80134c0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80134c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80134c8:	461a      	mov	r2, r3
 80134ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134cc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80134ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134d0:	895b      	ldrh	r3, [r3, #10]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d008      	beq.n	80134e8 <find_volume+0x224>
 80134d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134d8:	895b      	ldrh	r3, [r3, #10]
 80134da:	461a      	mov	r2, r3
 80134dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134de:	895b      	ldrh	r3, [r3, #10]
 80134e0:	3b01      	subs	r3, #1
 80134e2:	4013      	ands	r3, r2
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d001      	beq.n	80134ec <find_volume+0x228>
 80134e8:	230d      	movs	r3, #13
 80134ea:	e12c      	b.n	8013746 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80134ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134ee:	3334      	adds	r3, #52	@ 0x34
 80134f0:	3311      	adds	r3, #17
 80134f2:	4618      	mov	r0, r3
 80134f4:	f7fe f8ec 	bl	80116d0 <ld_word>
 80134f8:	4603      	mov	r3, r0
 80134fa:	461a      	mov	r2, r3
 80134fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134fe:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8013500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013502:	891b      	ldrh	r3, [r3, #8]
 8013504:	f003 030f 	and.w	r3, r3, #15
 8013508:	b29b      	uxth	r3, r3
 801350a:	2b00      	cmp	r3, #0
 801350c:	d001      	beq.n	8013512 <find_volume+0x24e>
 801350e:	230d      	movs	r3, #13
 8013510:	e119      	b.n	8013746 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8013512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013514:	3334      	adds	r3, #52	@ 0x34
 8013516:	3313      	adds	r3, #19
 8013518:	4618      	mov	r0, r3
 801351a:	f7fe f8d9 	bl	80116d0 <ld_word>
 801351e:	4603      	mov	r3, r0
 8013520:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8013522:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013524:	2b00      	cmp	r3, #0
 8013526:	d106      	bne.n	8013536 <find_volume+0x272>
 8013528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801352a:	3334      	adds	r3, #52	@ 0x34
 801352c:	3320      	adds	r3, #32
 801352e:	4618      	mov	r0, r3
 8013530:	f7fe f8e7 	bl	8011702 <ld_dword>
 8013534:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013538:	3334      	adds	r3, #52	@ 0x34
 801353a:	330e      	adds	r3, #14
 801353c:	4618      	mov	r0, r3
 801353e:	f7fe f8c7 	bl	80116d0 <ld_word>
 8013542:	4603      	mov	r3, r0
 8013544:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013546:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013548:	2b00      	cmp	r3, #0
 801354a:	d101      	bne.n	8013550 <find_volume+0x28c>
 801354c:	230d      	movs	r3, #13
 801354e:	e0fa      	b.n	8013746 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013550:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013554:	4413      	add	r3, r2
 8013556:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013558:	8912      	ldrh	r2, [r2, #8]
 801355a:	0912      	lsrs	r2, r2, #4
 801355c:	b292      	uxth	r2, r2
 801355e:	4413      	add	r3, r2
 8013560:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8013562:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013566:	429a      	cmp	r2, r3
 8013568:	d204      	bcs.n	8013574 <find_volume+0x2b0>
 801356a:	230d      	movs	r3, #13
 801356c:	e0eb      	b.n	8013746 <find_volume+0x482>
 801356e:	bf00      	nop
 8013570:	20001048 	.word	0x20001048
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013574:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013578:	1ad3      	subs	r3, r2, r3
 801357a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801357c:	8952      	ldrh	r2, [r2, #10]
 801357e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013582:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8013584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013586:	2b00      	cmp	r3, #0
 8013588:	d101      	bne.n	801358e <find_volume+0x2ca>
 801358a:	230d      	movs	r3, #13
 801358c:	e0db      	b.n	8013746 <find_volume+0x482>
		fmt = FS_FAT32;
 801358e:	2303      	movs	r3, #3
 8013590:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8013594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013596:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801359a:	4293      	cmp	r3, r2
 801359c:	d802      	bhi.n	80135a4 <find_volume+0x2e0>
 801359e:	2302      	movs	r3, #2
 80135a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80135a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80135aa:	4293      	cmp	r3, r2
 80135ac:	d802      	bhi.n	80135b4 <find_volume+0x2f0>
 80135ae:	2301      	movs	r3, #1
 80135b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80135b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135b6:	1c9a      	adds	r2, r3, #2
 80135b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135ba:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80135bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80135c0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80135c2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80135c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80135c6:	441a      	add	r2, r3
 80135c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135ca:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80135cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80135ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135d0:	441a      	add	r2, r3
 80135d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135d4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 80135d6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80135da:	2b03      	cmp	r3, #3
 80135dc:	d11e      	bne.n	801361c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80135de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135e0:	3334      	adds	r3, #52	@ 0x34
 80135e2:	332a      	adds	r3, #42	@ 0x2a
 80135e4:	4618      	mov	r0, r3
 80135e6:	f7fe f873 	bl	80116d0 <ld_word>
 80135ea:	4603      	mov	r3, r0
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d001      	beq.n	80135f4 <find_volume+0x330>
 80135f0:	230d      	movs	r3, #13
 80135f2:	e0a8      	b.n	8013746 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80135f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135f6:	891b      	ldrh	r3, [r3, #8]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d001      	beq.n	8013600 <find_volume+0x33c>
 80135fc:	230d      	movs	r3, #13
 80135fe:	e0a2      	b.n	8013746 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8013600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013602:	3334      	adds	r3, #52	@ 0x34
 8013604:	332c      	adds	r3, #44	@ 0x2c
 8013606:	4618      	mov	r0, r3
 8013608:	f7fe f87b 	bl	8011702 <ld_dword>
 801360c:	4602      	mov	r2, r0
 801360e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013610:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013614:	699b      	ldr	r3, [r3, #24]
 8013616:	009b      	lsls	r3, r3, #2
 8013618:	647b      	str	r3, [r7, #68]	@ 0x44
 801361a:	e01f      	b.n	801365c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801361c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801361e:	891b      	ldrh	r3, [r3, #8]
 8013620:	2b00      	cmp	r3, #0
 8013622:	d101      	bne.n	8013628 <find_volume+0x364>
 8013624:	230d      	movs	r3, #13
 8013626:	e08e      	b.n	8013746 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8013628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801362a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801362c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801362e:	441a      	add	r2, r3
 8013630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013632:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013634:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013638:	2b02      	cmp	r3, #2
 801363a:	d103      	bne.n	8013644 <find_volume+0x380>
 801363c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801363e:	699b      	ldr	r3, [r3, #24]
 8013640:	005b      	lsls	r3, r3, #1
 8013642:	e00a      	b.n	801365a <find_volume+0x396>
 8013644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013646:	699a      	ldr	r2, [r3, #24]
 8013648:	4613      	mov	r3, r2
 801364a:	005b      	lsls	r3, r3, #1
 801364c:	4413      	add	r3, r2
 801364e:	085a      	lsrs	r2, r3, #1
 8013650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013652:	699b      	ldr	r3, [r3, #24]
 8013654:	f003 0301 	and.w	r3, r3, #1
 8013658:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801365a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801365c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801365e:	69da      	ldr	r2, [r3, #28]
 8013660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013662:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8013666:	0a5b      	lsrs	r3, r3, #9
 8013668:	429a      	cmp	r2, r3
 801366a:	d201      	bcs.n	8013670 <find_volume+0x3ac>
 801366c:	230d      	movs	r3, #13
 801366e:	e06a      	b.n	8013746 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013672:	f04f 32ff 	mov.w	r2, #4294967295
 8013676:	615a      	str	r2, [r3, #20]
 8013678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801367a:	695a      	ldr	r2, [r3, #20]
 801367c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801367e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8013680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013682:	2280      	movs	r2, #128	@ 0x80
 8013684:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013686:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801368a:	2b03      	cmp	r3, #3
 801368c:	d149      	bne.n	8013722 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801368e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013690:	3334      	adds	r3, #52	@ 0x34
 8013692:	3330      	adds	r3, #48	@ 0x30
 8013694:	4618      	mov	r0, r3
 8013696:	f7fe f81b 	bl	80116d0 <ld_word>
 801369a:	4603      	mov	r3, r0
 801369c:	2b01      	cmp	r3, #1
 801369e:	d140      	bne.n	8013722 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80136a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80136a2:	3301      	adds	r3, #1
 80136a4:	4619      	mov	r1, r3
 80136a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80136a8:	f7fe fac4 	bl	8011c34 <move_window>
 80136ac:	4603      	mov	r3, r0
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d137      	bne.n	8013722 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80136b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136b4:	2200      	movs	r2, #0
 80136b6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80136b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136ba:	3334      	adds	r3, #52	@ 0x34
 80136bc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80136c0:	4618      	mov	r0, r3
 80136c2:	f7fe f805 	bl	80116d0 <ld_word>
 80136c6:	4603      	mov	r3, r0
 80136c8:	461a      	mov	r2, r3
 80136ca:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80136ce:	429a      	cmp	r2, r3
 80136d0:	d127      	bne.n	8013722 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80136d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136d4:	3334      	adds	r3, #52	@ 0x34
 80136d6:	4618      	mov	r0, r3
 80136d8:	f7fe f813 	bl	8011702 <ld_dword>
 80136dc:	4603      	mov	r3, r0
 80136de:	4a1c      	ldr	r2, [pc, #112]	@ (8013750 <find_volume+0x48c>)
 80136e0:	4293      	cmp	r3, r2
 80136e2:	d11e      	bne.n	8013722 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80136e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136e6:	3334      	adds	r3, #52	@ 0x34
 80136e8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80136ec:	4618      	mov	r0, r3
 80136ee:	f7fe f808 	bl	8011702 <ld_dword>
 80136f2:	4603      	mov	r3, r0
 80136f4:	4a17      	ldr	r2, [pc, #92]	@ (8013754 <find_volume+0x490>)
 80136f6:	4293      	cmp	r3, r2
 80136f8:	d113      	bne.n	8013722 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80136fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136fc:	3334      	adds	r3, #52	@ 0x34
 80136fe:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8013702:	4618      	mov	r0, r3
 8013704:	f7fd fffd 	bl	8011702 <ld_dword>
 8013708:	4602      	mov	r2, r0
 801370a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801370c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801370e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013710:	3334      	adds	r3, #52	@ 0x34
 8013712:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8013716:	4618      	mov	r0, r3
 8013718:	f7fd fff3 	bl	8011702 <ld_dword>
 801371c:	4602      	mov	r2, r0
 801371e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013720:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013724:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8013728:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801372a:	4b0b      	ldr	r3, [pc, #44]	@ (8013758 <find_volume+0x494>)
 801372c:	881b      	ldrh	r3, [r3, #0]
 801372e:	3301      	adds	r3, #1
 8013730:	b29a      	uxth	r2, r3
 8013732:	4b09      	ldr	r3, [pc, #36]	@ (8013758 <find_volume+0x494>)
 8013734:	801a      	strh	r2, [r3, #0]
 8013736:	4b08      	ldr	r3, [pc, #32]	@ (8013758 <find_volume+0x494>)
 8013738:	881a      	ldrh	r2, [r3, #0]
 801373a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801373c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801373e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013740:	f7fe fa10 	bl	8011b64 <clear_lock>
#endif
	return FR_OK;
 8013744:	2300      	movs	r3, #0
}
 8013746:	4618      	mov	r0, r3
 8013748:	3758      	adds	r7, #88	@ 0x58
 801374a:	46bd      	mov	sp, r7
 801374c:	bd80      	pop	{r7, pc}
 801374e:	bf00      	nop
 8013750:	41615252 	.word	0x41615252
 8013754:	61417272 	.word	0x61417272
 8013758:	2000104c 	.word	0x2000104c

0801375c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801375c:	b580      	push	{r7, lr}
 801375e:	b084      	sub	sp, #16
 8013760:	af00      	add	r7, sp, #0
 8013762:	6078      	str	r0, [r7, #4]
 8013764:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8013766:	2309      	movs	r3, #9
 8013768:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d01c      	beq.n	80137aa <validate+0x4e>
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	681b      	ldr	r3, [r3, #0]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d018      	beq.n	80137aa <validate+0x4e>
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	781b      	ldrb	r3, [r3, #0]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d013      	beq.n	80137aa <validate+0x4e>
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	889a      	ldrh	r2, [r3, #4]
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	88db      	ldrh	r3, [r3, #6]
 801378c:	429a      	cmp	r2, r3
 801378e:	d10c      	bne.n	80137aa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	785b      	ldrb	r3, [r3, #1]
 8013796:	4618      	mov	r0, r3
 8013798:	f7fd fefa 	bl	8011590 <disk_status>
 801379c:	4603      	mov	r3, r0
 801379e:	f003 0301 	and.w	r3, r3, #1
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d101      	bne.n	80137aa <validate+0x4e>
			res = FR_OK;
 80137a6:	2300      	movs	r3, #0
 80137a8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80137aa:	7bfb      	ldrb	r3, [r7, #15]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d102      	bne.n	80137b6 <validate+0x5a>
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	e000      	b.n	80137b8 <validate+0x5c>
 80137b6:	2300      	movs	r3, #0
 80137b8:	683a      	ldr	r2, [r7, #0]
 80137ba:	6013      	str	r3, [r2, #0]
	return res;
 80137bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80137be:	4618      	mov	r0, r3
 80137c0:	3710      	adds	r7, #16
 80137c2:	46bd      	mov	sp, r7
 80137c4:	bd80      	pop	{r7, pc}
	...

080137c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80137c8:	b580      	push	{r7, lr}
 80137ca:	b088      	sub	sp, #32
 80137cc:	af00      	add	r7, sp, #0
 80137ce:	60f8      	str	r0, [r7, #12]
 80137d0:	60b9      	str	r1, [r7, #8]
 80137d2:	4613      	mov	r3, r2
 80137d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80137d6:	68bb      	ldr	r3, [r7, #8]
 80137d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80137da:	f107 0310 	add.w	r3, r7, #16
 80137de:	4618      	mov	r0, r3
 80137e0:	f7ff fcd5 	bl	801318e <get_ldnumber>
 80137e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80137e6:	69fb      	ldr	r3, [r7, #28]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	da01      	bge.n	80137f0 <f_mount+0x28>
 80137ec:	230b      	movs	r3, #11
 80137ee:	e02b      	b.n	8013848 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80137f0:	4a17      	ldr	r2, [pc, #92]	@ (8013850 <f_mount+0x88>)
 80137f2:	69fb      	ldr	r3, [r7, #28]
 80137f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80137f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80137fa:	69bb      	ldr	r3, [r7, #24]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d005      	beq.n	801380c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8013800:	69b8      	ldr	r0, [r7, #24]
 8013802:	f7fe f9af 	bl	8011b64 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8013806:	69bb      	ldr	r3, [r7, #24]
 8013808:	2200      	movs	r2, #0
 801380a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	2b00      	cmp	r3, #0
 8013810:	d002      	beq.n	8013818 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	2200      	movs	r2, #0
 8013816:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013818:	68fa      	ldr	r2, [r7, #12]
 801381a:	490d      	ldr	r1, [pc, #52]	@ (8013850 <f_mount+0x88>)
 801381c:	69fb      	ldr	r3, [r7, #28]
 801381e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d002      	beq.n	801382e <f_mount+0x66>
 8013828:	79fb      	ldrb	r3, [r7, #7]
 801382a:	2b01      	cmp	r3, #1
 801382c:	d001      	beq.n	8013832 <f_mount+0x6a>
 801382e:	2300      	movs	r3, #0
 8013830:	e00a      	b.n	8013848 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013832:	f107 010c 	add.w	r1, r7, #12
 8013836:	f107 0308 	add.w	r3, r7, #8
 801383a:	2200      	movs	r2, #0
 801383c:	4618      	mov	r0, r3
 801383e:	f7ff fd41 	bl	80132c4 <find_volume>
 8013842:	4603      	mov	r3, r0
 8013844:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013846:	7dfb      	ldrb	r3, [r7, #23]
}
 8013848:	4618      	mov	r0, r3
 801384a:	3720      	adds	r7, #32
 801384c:	46bd      	mov	sp, r7
 801384e:	bd80      	pop	{r7, pc}
 8013850:	20001048 	.word	0x20001048

08013854 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013854:	b580      	push	{r7, lr}
 8013856:	b09a      	sub	sp, #104	@ 0x68
 8013858:	af00      	add	r7, sp, #0
 801385a:	60f8      	str	r0, [r7, #12]
 801385c:	60b9      	str	r1, [r7, #8]
 801385e:	4613      	mov	r3, r2
 8013860:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013862:	68fb      	ldr	r3, [r7, #12]
 8013864:	2b00      	cmp	r3, #0
 8013866:	d101      	bne.n	801386c <f_open+0x18>
 8013868:	2309      	movs	r3, #9
 801386a:	e1b9      	b.n	8013be0 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801386c:	79fb      	ldrb	r3, [r7, #7]
 801386e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013872:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013874:	79fa      	ldrb	r2, [r7, #7]
 8013876:	f107 0110 	add.w	r1, r7, #16
 801387a:	f107 0308 	add.w	r3, r7, #8
 801387e:	4618      	mov	r0, r3
 8013880:	f7ff fd20 	bl	80132c4 <find_volume>
 8013884:	4603      	mov	r3, r0
 8013886:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 801388a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801388e:	2b00      	cmp	r3, #0
 8013890:	f040 819d 	bne.w	8013bce <f_open+0x37a>
		dj.obj.fs = fs;
 8013894:	693b      	ldr	r3, [r7, #16]
 8013896:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8013898:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801389c:	f000 ffa2 	bl	80147e4 <ff_memalloc>
 80138a0:	65b8      	str	r0, [r7, #88]	@ 0x58
 80138a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d101      	bne.n	80138ac <f_open+0x58>
 80138a8:	2311      	movs	r3, #17
 80138aa:	e199      	b.n	8013be0 <f_open+0x38c>
 80138ac:	693b      	ldr	r3, [r7, #16]
 80138ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80138b0:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 80138b2:	68ba      	ldr	r2, [r7, #8]
 80138b4:	f107 0314 	add.w	r3, r7, #20
 80138b8:	4611      	mov	r1, r2
 80138ba:	4618      	mov	r0, r3
 80138bc:	f7ff fbf6 	bl	80130ac <follow_path>
 80138c0:	4603      	mov	r3, r0
 80138c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80138c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d118      	bne.n	8013900 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80138ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80138d2:	b25b      	sxtb	r3, r3
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	da03      	bge.n	80138e0 <f_open+0x8c>
				res = FR_INVALID_NAME;
 80138d8:	2306      	movs	r3, #6
 80138da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80138de:	e00f      	b.n	8013900 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80138e0:	79fb      	ldrb	r3, [r7, #7]
 80138e2:	2b01      	cmp	r3, #1
 80138e4:	bf8c      	ite	hi
 80138e6:	2301      	movhi	r3, #1
 80138e8:	2300      	movls	r3, #0
 80138ea:	b2db      	uxtb	r3, r3
 80138ec:	461a      	mov	r2, r3
 80138ee:	f107 0314 	add.w	r3, r7, #20
 80138f2:	4611      	mov	r1, r2
 80138f4:	4618      	mov	r0, r3
 80138f6:	f7fd ffed 	bl	80118d4 <chk_lock>
 80138fa:	4603      	mov	r3, r0
 80138fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013900:	79fb      	ldrb	r3, [r7, #7]
 8013902:	f003 031c 	and.w	r3, r3, #28
 8013906:	2b00      	cmp	r3, #0
 8013908:	d07f      	beq.n	8013a0a <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 801390a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801390e:	2b00      	cmp	r3, #0
 8013910:	d017      	beq.n	8013942 <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013912:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013916:	2b04      	cmp	r3, #4
 8013918:	d10e      	bne.n	8013938 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801391a:	f7fe f837 	bl	801198c <enq_lock>
 801391e:	4603      	mov	r3, r0
 8013920:	2b00      	cmp	r3, #0
 8013922:	d006      	beq.n	8013932 <f_open+0xde>
 8013924:	f107 0314 	add.w	r3, r7, #20
 8013928:	4618      	mov	r0, r3
 801392a:	f7ff f90f 	bl	8012b4c <dir_register>
 801392e:	4603      	mov	r3, r0
 8013930:	e000      	b.n	8013934 <f_open+0xe0>
 8013932:	2312      	movs	r3, #18
 8013934:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013938:	79fb      	ldrb	r3, [r7, #7]
 801393a:	f043 0308 	orr.w	r3, r3, #8
 801393e:	71fb      	strb	r3, [r7, #7]
 8013940:	e010      	b.n	8013964 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013942:	7ebb      	ldrb	r3, [r7, #26]
 8013944:	f003 0311 	and.w	r3, r3, #17
 8013948:	2b00      	cmp	r3, #0
 801394a:	d003      	beq.n	8013954 <f_open+0x100>
					res = FR_DENIED;
 801394c:	2307      	movs	r3, #7
 801394e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8013952:	e007      	b.n	8013964 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013954:	79fb      	ldrb	r3, [r7, #7]
 8013956:	f003 0304 	and.w	r3, r3, #4
 801395a:	2b00      	cmp	r3, #0
 801395c:	d002      	beq.n	8013964 <f_open+0x110>
 801395e:	2308      	movs	r3, #8
 8013960:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013964:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013968:	2b00      	cmp	r3, #0
 801396a:	d168      	bne.n	8013a3e <f_open+0x1ea>
 801396c:	79fb      	ldrb	r3, [r7, #7]
 801396e:	f003 0308 	and.w	r3, r3, #8
 8013972:	2b00      	cmp	r3, #0
 8013974:	d063      	beq.n	8013a3e <f_open+0x1ea>
				dw = GET_FATTIME();
 8013976:	f7fd fb75 	bl	8011064 <get_fattime>
 801397a:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801397c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801397e:	330e      	adds	r3, #14
 8013980:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013982:	4618      	mov	r0, r3
 8013984:	f7fd fefb 	bl	801177e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801398a:	3316      	adds	r3, #22
 801398c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801398e:	4618      	mov	r0, r3
 8013990:	f7fd fef5 	bl	801177e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013996:	330b      	adds	r3, #11
 8013998:	2220      	movs	r2, #32
 801399a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801399c:	693b      	ldr	r3, [r7, #16]
 801399e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80139a0:	4611      	mov	r1, r2
 80139a2:	4618      	mov	r0, r3
 80139a4:	f7fe fe4a 	bl	801263c <ld_clust>
 80139a8:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80139aa:	693b      	ldr	r3, [r7, #16]
 80139ac:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80139ae:	2200      	movs	r2, #0
 80139b0:	4618      	mov	r0, r3
 80139b2:	f7fe fe62 	bl	801267a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80139b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139b8:	331c      	adds	r3, #28
 80139ba:	2100      	movs	r1, #0
 80139bc:	4618      	mov	r0, r3
 80139be:	f7fd fede 	bl	801177e <st_dword>
					fs->wflag = 1;
 80139c2:	693b      	ldr	r3, [r7, #16]
 80139c4:	2201      	movs	r2, #1
 80139c6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80139c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d037      	beq.n	8013a3e <f_open+0x1ea>
						dw = fs->winsect;
 80139ce:	693b      	ldr	r3, [r7, #16]
 80139d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80139d2:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 80139d4:	f107 0314 	add.w	r3, r7, #20
 80139d8:	2200      	movs	r2, #0
 80139da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80139dc:	4618      	mov	r0, r3
 80139de:	f7fe fb75 	bl	80120cc <remove_chain>
 80139e2:	4603      	mov	r3, r0
 80139e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80139e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d126      	bne.n	8013a3e <f_open+0x1ea>
							res = move_window(fs, dw);
 80139f0:	693b      	ldr	r3, [r7, #16]
 80139f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80139f4:	4618      	mov	r0, r3
 80139f6:	f7fe f91d 	bl	8011c34 <move_window>
 80139fa:	4603      	mov	r3, r0
 80139fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013a00:	693b      	ldr	r3, [r7, #16]
 8013a02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013a04:	3a01      	subs	r2, #1
 8013a06:	611a      	str	r2, [r3, #16]
 8013a08:	e019      	b.n	8013a3e <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013a0a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d115      	bne.n	8013a3e <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013a12:	7ebb      	ldrb	r3, [r7, #26]
 8013a14:	f003 0310 	and.w	r3, r3, #16
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d003      	beq.n	8013a24 <f_open+0x1d0>
					res = FR_NO_FILE;
 8013a1c:	2304      	movs	r3, #4
 8013a1e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8013a22:	e00c      	b.n	8013a3e <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013a24:	79fb      	ldrb	r3, [r7, #7]
 8013a26:	f003 0302 	and.w	r3, r3, #2
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d007      	beq.n	8013a3e <f_open+0x1ea>
 8013a2e:	7ebb      	ldrb	r3, [r7, #26]
 8013a30:	f003 0301 	and.w	r3, r3, #1
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d002      	beq.n	8013a3e <f_open+0x1ea>
						res = FR_DENIED;
 8013a38:	2307      	movs	r3, #7
 8013a3a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8013a3e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d126      	bne.n	8013a94 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013a46:	79fb      	ldrb	r3, [r7, #7]
 8013a48:	f003 0308 	and.w	r3, r3, #8
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	d003      	beq.n	8013a58 <f_open+0x204>
				mode |= FA_MODIFIED;
 8013a50:	79fb      	ldrb	r3, [r7, #7]
 8013a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013a56:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013a58:	693b      	ldr	r3, [r7, #16]
 8013a5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8013a60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013a62:	68fb      	ldr	r3, [r7, #12]
 8013a64:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013a66:	79fb      	ldrb	r3, [r7, #7]
 8013a68:	2b01      	cmp	r3, #1
 8013a6a:	bf8c      	ite	hi
 8013a6c:	2301      	movhi	r3, #1
 8013a6e:	2300      	movls	r3, #0
 8013a70:	b2db      	uxtb	r3, r3
 8013a72:	461a      	mov	r2, r3
 8013a74:	f107 0314 	add.w	r3, r7, #20
 8013a78:	4611      	mov	r1, r2
 8013a7a:	4618      	mov	r0, r3
 8013a7c:	f7fd ffa8 	bl	80119d0 <inc_lock>
 8013a80:	4602      	mov	r2, r0
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013a86:	68fb      	ldr	r3, [r7, #12]
 8013a88:	691b      	ldr	r3, [r3, #16]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d102      	bne.n	8013a94 <f_open+0x240>
 8013a8e:	2302      	movs	r3, #2
 8013a90:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013a94:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	f040 8095 	bne.w	8013bc8 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8013a9e:	693b      	ldr	r3, [r7, #16]
 8013aa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013aa2:	4611      	mov	r1, r2
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f7fe fdc9 	bl	801263c <ld_clust>
 8013aaa:	4602      	mov	r2, r0
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ab2:	331c      	adds	r3, #28
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f7fd fe24 	bl	8011702 <ld_dword>
 8013aba:	4602      	mov	r2, r0
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	2200      	movs	r2, #0
 8013ac4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013ac6:	693a      	ldr	r2, [r7, #16]
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	88da      	ldrh	r2, [r3, #6]
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	79fa      	ldrb	r2, [r7, #7]
 8013ad8:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	2200      	movs	r2, #0
 8013ade:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	2200      	movs	r2, #0
 8013ae4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	2200      	movs	r2, #0
 8013aea:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	3330      	adds	r3, #48	@ 0x30
 8013af0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013af4:	2100      	movs	r1, #0
 8013af6:	4618      	mov	r0, r3
 8013af8:	f7fd fe8e 	bl	8011818 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013afc:	79fb      	ldrb	r3, [r7, #7]
 8013afe:	f003 0320 	and.w	r3, r3, #32
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d060      	beq.n	8013bc8 <f_open+0x374>
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	68db      	ldr	r3, [r3, #12]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d05c      	beq.n	8013bc8 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	68da      	ldr	r2, [r3, #12]
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013b16:	693b      	ldr	r3, [r7, #16]
 8013b18:	895b      	ldrh	r3, [r3, #10]
 8013b1a:	025b      	lsls	r3, r3, #9
 8013b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	689b      	ldr	r3, [r3, #8]
 8013b22:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	68db      	ldr	r3, [r3, #12]
 8013b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013b2a:	e016      	b.n	8013b5a <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8013b30:	4618      	mov	r0, r3
 8013b32:	f7fe f93a 	bl	8011daa <get_fat>
 8013b36:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8013b38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b3a:	2b01      	cmp	r3, #1
 8013b3c:	d802      	bhi.n	8013b44 <f_open+0x2f0>
 8013b3e:	2302      	movs	r3, #2
 8013b40:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013b44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b4a:	d102      	bne.n	8013b52 <f_open+0x2fe>
 8013b4c:	2301      	movs	r3, #1
 8013b4e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013b52:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b56:	1ad3      	subs	r3, r2, r3
 8013b58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013b5a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d103      	bne.n	8013b6a <f_open+0x316>
 8013b62:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013b64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b66:	429a      	cmp	r2, r3
 8013b68:	d8e0      	bhi.n	8013b2c <f_open+0x2d8>
				}
				fp->clust = clst;
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013b6e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013b70:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d127      	bne.n	8013bc8 <f_open+0x374>
 8013b78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d022      	beq.n	8013bc8 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013b82:	693b      	ldr	r3, [r7, #16]
 8013b84:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8013b86:	4618      	mov	r0, r3
 8013b88:	f7fe f8f0 	bl	8011d6c <clust2sect>
 8013b8c:	64b8      	str	r0, [r7, #72]	@ 0x48
 8013b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d103      	bne.n	8013b9c <f_open+0x348>
						res = FR_INT_ERR;
 8013b94:	2302      	movs	r3, #2
 8013b96:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8013b9a:	e015      	b.n	8013bc8 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013b9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013b9e:	0a5a      	lsrs	r2, r3, #9
 8013ba0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ba2:	441a      	add	r2, r3
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013ba8:	693b      	ldr	r3, [r7, #16]
 8013baa:	7858      	ldrb	r0, [r3, #1]
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	6a1a      	ldr	r2, [r3, #32]
 8013bb6:	2301      	movs	r3, #1
 8013bb8:	f7fd fd2c 	bl	8011614 <disk_read>
 8013bbc:	4603      	mov	r3, r0
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d002      	beq.n	8013bc8 <f_open+0x374>
 8013bc2:	2301      	movs	r3, #1
 8013bc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8013bc8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8013bca:	f000 fe17 	bl	80147fc <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013bce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d002      	beq.n	8013bdc <f_open+0x388>
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	2200      	movs	r2, #0
 8013bda:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8013bdc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8013be0:	4618      	mov	r0, r3
 8013be2:	3768      	adds	r7, #104	@ 0x68
 8013be4:	46bd      	mov	sp, r7
 8013be6:	bd80      	pop	{r7, pc}

08013be8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013be8:	b580      	push	{r7, lr}
 8013bea:	b08c      	sub	sp, #48	@ 0x30
 8013bec:	af00      	add	r7, sp, #0
 8013bee:	60f8      	str	r0, [r7, #12]
 8013bf0:	60b9      	str	r1, [r7, #8]
 8013bf2:	607a      	str	r2, [r7, #4]
 8013bf4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013bf6:	68bb      	ldr	r3, [r7, #8]
 8013bf8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013bfa:	683b      	ldr	r3, [r7, #0]
 8013bfc:	2200      	movs	r2, #0
 8013bfe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	f107 0210 	add.w	r2, r7, #16
 8013c06:	4611      	mov	r1, r2
 8013c08:	4618      	mov	r0, r3
 8013c0a:	f7ff fda7 	bl	801375c <validate>
 8013c0e:	4603      	mov	r3, r0
 8013c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013c14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d107      	bne.n	8013c2c <f_write+0x44>
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	7d5b      	ldrb	r3, [r3, #21]
 8013c20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013c24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	d002      	beq.n	8013c32 <f_write+0x4a>
 8013c2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013c30:	e14b      	b.n	8013eca <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	7d1b      	ldrb	r3, [r3, #20]
 8013c36:	f003 0302 	and.w	r3, r3, #2
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d101      	bne.n	8013c42 <f_write+0x5a>
 8013c3e:	2307      	movs	r3, #7
 8013c40:	e143      	b.n	8013eca <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	699a      	ldr	r2, [r3, #24]
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	441a      	add	r2, r3
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	699b      	ldr	r3, [r3, #24]
 8013c4e:	429a      	cmp	r2, r3
 8013c50:	f080 812d 	bcs.w	8013eae <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013c54:	68fb      	ldr	r3, [r7, #12]
 8013c56:	699b      	ldr	r3, [r3, #24]
 8013c58:	43db      	mvns	r3, r3
 8013c5a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013c5c:	e127      	b.n	8013eae <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	699b      	ldr	r3, [r3, #24]
 8013c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	f040 80e3 	bne.w	8013e32 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	699b      	ldr	r3, [r3, #24]
 8013c70:	0a5b      	lsrs	r3, r3, #9
 8013c72:	693a      	ldr	r2, [r7, #16]
 8013c74:	8952      	ldrh	r2, [r2, #10]
 8013c76:	3a01      	subs	r2, #1
 8013c78:	4013      	ands	r3, r2
 8013c7a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013c7c:	69bb      	ldr	r3, [r7, #24]
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d143      	bne.n	8013d0a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	699b      	ldr	r3, [r3, #24]
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d10c      	bne.n	8013ca4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	689b      	ldr	r3, [r3, #8]
 8013c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d11a      	bne.n	8013ccc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	2100      	movs	r1, #0
 8013c9a:	4618      	mov	r0, r3
 8013c9c:	f7fe fa7b 	bl	8012196 <create_chain>
 8013ca0:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013ca2:	e013      	b.n	8013ccc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d007      	beq.n	8013cbc <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	699b      	ldr	r3, [r3, #24]
 8013cb0:	4619      	mov	r1, r3
 8013cb2:	68f8      	ldr	r0, [r7, #12]
 8013cb4:	f7fe fb07 	bl	80122c6 <clmt_clust>
 8013cb8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013cba:	e007      	b.n	8013ccc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013cbc:	68fa      	ldr	r2, [r7, #12]
 8013cbe:	68fb      	ldr	r3, [r7, #12]
 8013cc0:	69db      	ldr	r3, [r3, #28]
 8013cc2:	4619      	mov	r1, r3
 8013cc4:	4610      	mov	r0, r2
 8013cc6:	f7fe fa66 	bl	8012196 <create_chain>
 8013cca:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	f000 80f2 	beq.w	8013eb8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cd6:	2b01      	cmp	r3, #1
 8013cd8:	d104      	bne.n	8013ce4 <f_write+0xfc>
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	2202      	movs	r2, #2
 8013cde:	755a      	strb	r2, [r3, #21]
 8013ce0:	2302      	movs	r3, #2
 8013ce2:	e0f2      	b.n	8013eca <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013cea:	d104      	bne.n	8013cf6 <f_write+0x10e>
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	2201      	movs	r2, #1
 8013cf0:	755a      	strb	r2, [r3, #21]
 8013cf2:	2301      	movs	r3, #1
 8013cf4:	e0e9      	b.n	8013eca <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013cfa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013cfc:	68fb      	ldr	r3, [r7, #12]
 8013cfe:	689b      	ldr	r3, [r3, #8]
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d102      	bne.n	8013d0a <f_write+0x122>
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013d08:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	7d1b      	ldrb	r3, [r3, #20]
 8013d0e:	b25b      	sxtb	r3, r3
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	da18      	bge.n	8013d46 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013d14:	693b      	ldr	r3, [r7, #16]
 8013d16:	7858      	ldrb	r0, [r3, #1]
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013d1e:	68fb      	ldr	r3, [r7, #12]
 8013d20:	6a1a      	ldr	r2, [r3, #32]
 8013d22:	2301      	movs	r3, #1
 8013d24:	f7fd fc96 	bl	8011654 <disk_write>
 8013d28:	4603      	mov	r3, r0
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d004      	beq.n	8013d38 <f_write+0x150>
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	2201      	movs	r2, #1
 8013d32:	755a      	strb	r2, [r3, #21]
 8013d34:	2301      	movs	r3, #1
 8013d36:	e0c8      	b.n	8013eca <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013d38:	68fb      	ldr	r3, [r7, #12]
 8013d3a:	7d1b      	ldrb	r3, [r3, #20]
 8013d3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013d40:	b2da      	uxtb	r2, r3
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013d46:	693a      	ldr	r2, [r7, #16]
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	69db      	ldr	r3, [r3, #28]
 8013d4c:	4619      	mov	r1, r3
 8013d4e:	4610      	mov	r0, r2
 8013d50:	f7fe f80c 	bl	8011d6c <clust2sect>
 8013d54:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013d56:	697b      	ldr	r3, [r7, #20]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d104      	bne.n	8013d66 <f_write+0x17e>
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	2202      	movs	r2, #2
 8013d60:	755a      	strb	r2, [r3, #21]
 8013d62:	2302      	movs	r3, #2
 8013d64:	e0b1      	b.n	8013eca <f_write+0x2e2>
			sect += csect;
 8013d66:	697a      	ldr	r2, [r7, #20]
 8013d68:	69bb      	ldr	r3, [r7, #24]
 8013d6a:	4413      	add	r3, r2
 8013d6c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	0a5b      	lsrs	r3, r3, #9
 8013d72:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013d74:	6a3b      	ldr	r3, [r7, #32]
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d03c      	beq.n	8013df4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013d7a:	69ba      	ldr	r2, [r7, #24]
 8013d7c:	6a3b      	ldr	r3, [r7, #32]
 8013d7e:	4413      	add	r3, r2
 8013d80:	693a      	ldr	r2, [r7, #16]
 8013d82:	8952      	ldrh	r2, [r2, #10]
 8013d84:	4293      	cmp	r3, r2
 8013d86:	d905      	bls.n	8013d94 <f_write+0x1ac>
					cc = fs->csize - csect;
 8013d88:	693b      	ldr	r3, [r7, #16]
 8013d8a:	895b      	ldrh	r3, [r3, #10]
 8013d8c:	461a      	mov	r2, r3
 8013d8e:	69bb      	ldr	r3, [r7, #24]
 8013d90:	1ad3      	subs	r3, r2, r3
 8013d92:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013d94:	693b      	ldr	r3, [r7, #16]
 8013d96:	7858      	ldrb	r0, [r3, #1]
 8013d98:	6a3b      	ldr	r3, [r7, #32]
 8013d9a:	697a      	ldr	r2, [r7, #20]
 8013d9c:	69f9      	ldr	r1, [r7, #28]
 8013d9e:	f7fd fc59 	bl	8011654 <disk_write>
 8013da2:	4603      	mov	r3, r0
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d004      	beq.n	8013db2 <f_write+0x1ca>
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	2201      	movs	r2, #1
 8013dac:	755a      	strb	r2, [r3, #21]
 8013dae:	2301      	movs	r3, #1
 8013db0:	e08b      	b.n	8013eca <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	6a1a      	ldr	r2, [r3, #32]
 8013db6:	697b      	ldr	r3, [r7, #20]
 8013db8:	1ad3      	subs	r3, r2, r3
 8013dba:	6a3a      	ldr	r2, [r7, #32]
 8013dbc:	429a      	cmp	r2, r3
 8013dbe:	d915      	bls.n	8013dec <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	6a1a      	ldr	r2, [r3, #32]
 8013dca:	697b      	ldr	r3, [r7, #20]
 8013dcc:	1ad3      	subs	r3, r2, r3
 8013dce:	025b      	lsls	r3, r3, #9
 8013dd0:	69fa      	ldr	r2, [r7, #28]
 8013dd2:	4413      	add	r3, r2
 8013dd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013dd8:	4619      	mov	r1, r3
 8013dda:	f7fd fcfc 	bl	80117d6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	7d1b      	ldrb	r3, [r3, #20]
 8013de2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013de6:	b2da      	uxtb	r2, r3
 8013de8:	68fb      	ldr	r3, [r7, #12]
 8013dea:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013dec:	6a3b      	ldr	r3, [r7, #32]
 8013dee:	025b      	lsls	r3, r3, #9
 8013df0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8013df2:	e03f      	b.n	8013e74 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	6a1b      	ldr	r3, [r3, #32]
 8013df8:	697a      	ldr	r2, [r7, #20]
 8013dfa:	429a      	cmp	r2, r3
 8013dfc:	d016      	beq.n	8013e2c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8013dfe:	68fb      	ldr	r3, [r7, #12]
 8013e00:	699a      	ldr	r2, [r3, #24]
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013e06:	429a      	cmp	r2, r3
 8013e08:	d210      	bcs.n	8013e2c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013e0a:	693b      	ldr	r3, [r7, #16]
 8013e0c:	7858      	ldrb	r0, [r3, #1]
 8013e0e:	68fb      	ldr	r3, [r7, #12]
 8013e10:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013e14:	2301      	movs	r3, #1
 8013e16:	697a      	ldr	r2, [r7, #20]
 8013e18:	f7fd fbfc 	bl	8011614 <disk_read>
 8013e1c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d004      	beq.n	8013e2c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	2201      	movs	r2, #1
 8013e26:	755a      	strb	r2, [r3, #21]
 8013e28:	2301      	movs	r3, #1
 8013e2a:	e04e      	b.n	8013eca <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	697a      	ldr	r2, [r7, #20]
 8013e30:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	699b      	ldr	r3, [r3, #24]
 8013e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013e3a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8013e3e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	429a      	cmp	r2, r3
 8013e46:	d901      	bls.n	8013e4c <f_write+0x264>
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013e52:	68fb      	ldr	r3, [r7, #12]
 8013e54:	699b      	ldr	r3, [r3, #24]
 8013e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013e5a:	4413      	add	r3, r2
 8013e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013e5e:	69f9      	ldr	r1, [r7, #28]
 8013e60:	4618      	mov	r0, r3
 8013e62:	f7fd fcb8 	bl	80117d6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	7d1b      	ldrb	r3, [r3, #20]
 8013e6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013e6e:	b2da      	uxtb	r2, r3
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013e74:	69fa      	ldr	r2, [r7, #28]
 8013e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e78:	4413      	add	r3, r2
 8013e7a:	61fb      	str	r3, [r7, #28]
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	699a      	ldr	r2, [r3, #24]
 8013e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e82:	441a      	add	r2, r3
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	619a      	str	r2, [r3, #24]
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	68da      	ldr	r2, [r3, #12]
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	699b      	ldr	r3, [r3, #24]
 8013e90:	429a      	cmp	r2, r3
 8013e92:	bf38      	it	cc
 8013e94:	461a      	movcc	r2, r3
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	60da      	str	r2, [r3, #12]
 8013e9a:	683b      	ldr	r3, [r7, #0]
 8013e9c:	681a      	ldr	r2, [r3, #0]
 8013e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ea0:	441a      	add	r2, r3
 8013ea2:	683b      	ldr	r3, [r7, #0]
 8013ea4:	601a      	str	r2, [r3, #0]
 8013ea6:	687a      	ldr	r2, [r7, #4]
 8013ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eaa:	1ad3      	subs	r3, r2, r3
 8013eac:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	f47f aed4 	bne.w	8013c5e <f_write+0x76>
 8013eb6:	e000      	b.n	8013eba <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013eb8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	7d1b      	ldrb	r3, [r3, #20]
 8013ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ec2:	b2da      	uxtb	r2, r3
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013ec8:	2300      	movs	r3, #0
}
 8013eca:	4618      	mov	r0, r3
 8013ecc:	3730      	adds	r7, #48	@ 0x30
 8013ece:	46bd      	mov	sp, r7
 8013ed0:	bd80      	pop	{r7, pc}

08013ed2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013ed2:	b580      	push	{r7, lr}
 8013ed4:	b086      	sub	sp, #24
 8013ed6:	af00      	add	r7, sp, #0
 8013ed8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	f107 0208 	add.w	r2, r7, #8
 8013ee0:	4611      	mov	r1, r2
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	f7ff fc3a 	bl	801375c <validate>
 8013ee8:	4603      	mov	r3, r0
 8013eea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013eec:	7dfb      	ldrb	r3, [r7, #23]
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d168      	bne.n	8013fc4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	7d1b      	ldrb	r3, [r3, #20]
 8013ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d062      	beq.n	8013fc4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	7d1b      	ldrb	r3, [r3, #20]
 8013f02:	b25b      	sxtb	r3, r3
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	da15      	bge.n	8013f34 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	7858      	ldrb	r0, [r3, #1]
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	6a1a      	ldr	r2, [r3, #32]
 8013f16:	2301      	movs	r3, #1
 8013f18:	f7fd fb9c 	bl	8011654 <disk_write>
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d001      	beq.n	8013f26 <f_sync+0x54>
 8013f22:	2301      	movs	r3, #1
 8013f24:	e04f      	b.n	8013fc6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	7d1b      	ldrb	r3, [r3, #20]
 8013f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013f2e:	b2da      	uxtb	r2, r3
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013f34:	f7fd f896 	bl	8011064 <get_fattime>
 8013f38:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013f3a:	68ba      	ldr	r2, [r7, #8]
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f40:	4619      	mov	r1, r3
 8013f42:	4610      	mov	r0, r2
 8013f44:	f7fd fe76 	bl	8011c34 <move_window>
 8013f48:	4603      	mov	r3, r0
 8013f4a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013f4c:	7dfb      	ldrb	r3, [r7, #23]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d138      	bne.n	8013fc4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f56:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013f58:	68fb      	ldr	r3, [r7, #12]
 8013f5a:	330b      	adds	r3, #11
 8013f5c:	781a      	ldrb	r2, [r3, #0]
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	330b      	adds	r3, #11
 8013f62:	f042 0220 	orr.w	r2, r2, #32
 8013f66:	b2d2      	uxtb	r2, r2
 8013f68:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	6818      	ldr	r0, [r3, #0]
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	689b      	ldr	r3, [r3, #8]
 8013f72:	461a      	mov	r2, r3
 8013f74:	68f9      	ldr	r1, [r7, #12]
 8013f76:	f7fe fb80 	bl	801267a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013f7a:	68fb      	ldr	r3, [r7, #12]
 8013f7c:	f103 021c 	add.w	r2, r3, #28
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	68db      	ldr	r3, [r3, #12]
 8013f84:	4619      	mov	r1, r3
 8013f86:	4610      	mov	r0, r2
 8013f88:	f7fd fbf9 	bl	801177e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	3316      	adds	r3, #22
 8013f90:	6939      	ldr	r1, [r7, #16]
 8013f92:	4618      	mov	r0, r3
 8013f94:	f7fd fbf3 	bl	801177e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	3312      	adds	r3, #18
 8013f9c:	2100      	movs	r1, #0
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f7fd fbd2 	bl	8011748 <st_word>
					fs->wflag = 1;
 8013fa4:	68bb      	ldr	r3, [r7, #8]
 8013fa6:	2201      	movs	r2, #1
 8013fa8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013faa:	68bb      	ldr	r3, [r7, #8]
 8013fac:	4618      	mov	r0, r3
 8013fae:	f7fd fe6f 	bl	8011c90 <sync_fs>
 8013fb2:	4603      	mov	r3, r0
 8013fb4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	7d1b      	ldrb	r3, [r3, #20]
 8013fba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013fbe:	b2da      	uxtb	r2, r3
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013fc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	3718      	adds	r7, #24
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	bd80      	pop	{r7, pc}

08013fce <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013fce:	b580      	push	{r7, lr}
 8013fd0:	b084      	sub	sp, #16
 8013fd2:	af00      	add	r7, sp, #0
 8013fd4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013fd6:	6878      	ldr	r0, [r7, #4]
 8013fd8:	f7ff ff7b 	bl	8013ed2 <f_sync>
 8013fdc:	4603      	mov	r3, r0
 8013fde:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013fe0:	7bfb      	ldrb	r3, [r7, #15]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d118      	bne.n	8014018 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	f107 0208 	add.w	r2, r7, #8
 8013fec:	4611      	mov	r1, r2
 8013fee:	4618      	mov	r0, r3
 8013ff0:	f7ff fbb4 	bl	801375c <validate>
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013ff8:	7bfb      	ldrb	r3, [r7, #15]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d10c      	bne.n	8014018 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	691b      	ldr	r3, [r3, #16]
 8014002:	4618      	mov	r0, r3
 8014004:	f7fd fd72 	bl	8011aec <dec_lock>
 8014008:	4603      	mov	r3, r0
 801400a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801400c:	7bfb      	ldrb	r3, [r7, #15]
 801400e:	2b00      	cmp	r3, #0
 8014010:	d102      	bne.n	8014018 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	2200      	movs	r2, #0
 8014016:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8014018:	7bfb      	ldrb	r3, [r7, #15]
}
 801401a:	4618      	mov	r0, r3
 801401c:	3710      	adds	r7, #16
 801401e:	46bd      	mov	sp, r7
 8014020:	bd80      	pop	{r7, pc}

08014022 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8014022:	b580      	push	{r7, lr}
 8014024:	b090      	sub	sp, #64	@ 0x40
 8014026:	af00      	add	r7, sp, #0
 8014028:	6078      	str	r0, [r7, #4]
 801402a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	f107 0208 	add.w	r2, r7, #8
 8014032:	4611      	mov	r1, r2
 8014034:	4618      	mov	r0, r3
 8014036:	f7ff fb91 	bl	801375c <validate>
 801403a:	4603      	mov	r3, r0
 801403c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8014040:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014044:	2b00      	cmp	r3, #0
 8014046:	d103      	bne.n	8014050 <f_lseek+0x2e>
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	7d5b      	ldrb	r3, [r3, #21]
 801404c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8014050:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8014054:	2b00      	cmp	r3, #0
 8014056:	d002      	beq.n	801405e <f_lseek+0x3c>
 8014058:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801405c:	e1e6      	b.n	801442c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014062:	2b00      	cmp	r3, #0
 8014064:	f000 80d1 	beq.w	801420a <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8014068:	683b      	ldr	r3, [r7, #0]
 801406a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801406e:	d15a      	bne.n	8014126 <f_lseek+0x104>
			tbl = fp->cltbl;
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014074:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8014076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014078:	1d1a      	adds	r2, r3, #4
 801407a:	627a      	str	r2, [r7, #36]	@ 0x24
 801407c:	681b      	ldr	r3, [r3, #0]
 801407e:	617b      	str	r3, [r7, #20]
 8014080:	2302      	movs	r3, #2
 8014082:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	689b      	ldr	r3, [r3, #8]
 8014088:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801408a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801408c:	2b00      	cmp	r3, #0
 801408e:	d03a      	beq.n	8014106 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8014090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014092:	613b      	str	r3, [r7, #16]
 8014094:	2300      	movs	r3, #0
 8014096:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801409a:	3302      	adds	r3, #2
 801409c:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 801409e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140a0:	60fb      	str	r3, [r7, #12]
 80140a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140a4:	3301      	adds	r3, #1
 80140a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80140ac:	4618      	mov	r0, r3
 80140ae:	f7fd fe7c 	bl	8011daa <get_fat>
 80140b2:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80140b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140b6:	2b01      	cmp	r3, #1
 80140b8:	d804      	bhi.n	80140c4 <f_lseek+0xa2>
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	2202      	movs	r2, #2
 80140be:	755a      	strb	r2, [r3, #21]
 80140c0:	2302      	movs	r3, #2
 80140c2:	e1b3      	b.n	801442c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80140c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140ca:	d104      	bne.n	80140d6 <f_lseek+0xb4>
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	2201      	movs	r2, #1
 80140d0:	755a      	strb	r2, [r3, #21]
 80140d2:	2301      	movs	r3, #1
 80140d4:	e1aa      	b.n	801442c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80140d6:	68fb      	ldr	r3, [r7, #12]
 80140d8:	3301      	adds	r3, #1
 80140da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80140dc:	429a      	cmp	r2, r3
 80140de:	d0de      	beq.n	801409e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80140e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80140e2:	697b      	ldr	r3, [r7, #20]
 80140e4:	429a      	cmp	r2, r3
 80140e6:	d809      	bhi.n	80140fc <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80140e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140ea:	1d1a      	adds	r2, r3, #4
 80140ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80140ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80140f0:	601a      	str	r2, [r3, #0]
 80140f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140f4:	1d1a      	adds	r2, r3, #4
 80140f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80140f8:	693a      	ldr	r2, [r7, #16]
 80140fa:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	699b      	ldr	r3, [r3, #24]
 8014100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014102:	429a      	cmp	r2, r3
 8014104:	d3c4      	bcc.n	8014090 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801410a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801410c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801410e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014110:	697b      	ldr	r3, [r7, #20]
 8014112:	429a      	cmp	r2, r3
 8014114:	d803      	bhi.n	801411e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8014116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014118:	2200      	movs	r2, #0
 801411a:	601a      	str	r2, [r3, #0]
 801411c:	e184      	b.n	8014428 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801411e:	2311      	movs	r3, #17
 8014120:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014124:	e180      	b.n	8014428 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	68db      	ldr	r3, [r3, #12]
 801412a:	683a      	ldr	r2, [r7, #0]
 801412c:	429a      	cmp	r2, r3
 801412e:	d902      	bls.n	8014136 <f_lseek+0x114>
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	68db      	ldr	r3, [r3, #12]
 8014134:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8014136:	687b      	ldr	r3, [r7, #4]
 8014138:	683a      	ldr	r2, [r7, #0]
 801413a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801413c:	683b      	ldr	r3, [r7, #0]
 801413e:	2b00      	cmp	r3, #0
 8014140:	f000 8172 	beq.w	8014428 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8014144:	683b      	ldr	r3, [r7, #0]
 8014146:	3b01      	subs	r3, #1
 8014148:	4619      	mov	r1, r3
 801414a:	6878      	ldr	r0, [r7, #4]
 801414c:	f7fe f8bb 	bl	80122c6 <clmt_clust>
 8014150:	4602      	mov	r2, r0
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8014156:	68ba      	ldr	r2, [r7, #8]
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	69db      	ldr	r3, [r3, #28]
 801415c:	4619      	mov	r1, r3
 801415e:	4610      	mov	r0, r2
 8014160:	f7fd fe04 	bl	8011d6c <clust2sect>
 8014164:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8014166:	69bb      	ldr	r3, [r7, #24]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d104      	bne.n	8014176 <f_lseek+0x154>
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	2202      	movs	r2, #2
 8014170:	755a      	strb	r2, [r3, #21]
 8014172:	2302      	movs	r3, #2
 8014174:	e15a      	b.n	801442c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8014176:	683b      	ldr	r3, [r7, #0]
 8014178:	3b01      	subs	r3, #1
 801417a:	0a5b      	lsrs	r3, r3, #9
 801417c:	68ba      	ldr	r2, [r7, #8]
 801417e:	8952      	ldrh	r2, [r2, #10]
 8014180:	3a01      	subs	r2, #1
 8014182:	4013      	ands	r3, r2
 8014184:	69ba      	ldr	r2, [r7, #24]
 8014186:	4413      	add	r3, r2
 8014188:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	699b      	ldr	r3, [r3, #24]
 801418e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014192:	2b00      	cmp	r3, #0
 8014194:	f000 8148 	beq.w	8014428 <f_lseek+0x406>
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6a1b      	ldr	r3, [r3, #32]
 801419c:	69ba      	ldr	r2, [r7, #24]
 801419e:	429a      	cmp	r2, r3
 80141a0:	f000 8142 	beq.w	8014428 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	7d1b      	ldrb	r3, [r3, #20]
 80141a8:	b25b      	sxtb	r3, r3
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	da18      	bge.n	80141e0 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80141ae:	68bb      	ldr	r3, [r7, #8]
 80141b0:	7858      	ldrb	r0, [r3, #1]
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	6a1a      	ldr	r2, [r3, #32]
 80141bc:	2301      	movs	r3, #1
 80141be:	f7fd fa49 	bl	8011654 <disk_write>
 80141c2:	4603      	mov	r3, r0
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d004      	beq.n	80141d2 <f_lseek+0x1b0>
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2201      	movs	r2, #1
 80141cc:	755a      	strb	r2, [r3, #21]
 80141ce:	2301      	movs	r3, #1
 80141d0:	e12c      	b.n	801442c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	7d1b      	ldrb	r3, [r3, #20]
 80141d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80141da:	b2da      	uxtb	r2, r3
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80141e0:	68bb      	ldr	r3, [r7, #8]
 80141e2:	7858      	ldrb	r0, [r3, #1]
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80141ea:	2301      	movs	r3, #1
 80141ec:	69ba      	ldr	r2, [r7, #24]
 80141ee:	f7fd fa11 	bl	8011614 <disk_read>
 80141f2:	4603      	mov	r3, r0
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d004      	beq.n	8014202 <f_lseek+0x1e0>
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	2201      	movs	r2, #1
 80141fc:	755a      	strb	r2, [r3, #21]
 80141fe:	2301      	movs	r3, #1
 8014200:	e114      	b.n	801442c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	69ba      	ldr	r2, [r7, #24]
 8014206:	621a      	str	r2, [r3, #32]
 8014208:	e10e      	b.n	8014428 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	68db      	ldr	r3, [r3, #12]
 801420e:	683a      	ldr	r2, [r7, #0]
 8014210:	429a      	cmp	r2, r3
 8014212:	d908      	bls.n	8014226 <f_lseek+0x204>
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	7d1b      	ldrb	r3, [r3, #20]
 8014218:	f003 0302 	and.w	r3, r3, #2
 801421c:	2b00      	cmp	r3, #0
 801421e:	d102      	bne.n	8014226 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	68db      	ldr	r3, [r3, #12]
 8014224:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	699b      	ldr	r3, [r3, #24]
 801422a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 801422c:	2300      	movs	r3, #0
 801422e:	637b      	str	r3, [r7, #52]	@ 0x34
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014234:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8014236:	683b      	ldr	r3, [r7, #0]
 8014238:	2b00      	cmp	r3, #0
 801423a:	f000 80a7 	beq.w	801438c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801423e:	68bb      	ldr	r3, [r7, #8]
 8014240:	895b      	ldrh	r3, [r3, #10]
 8014242:	025b      	lsls	r3, r3, #9
 8014244:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8014246:	6a3b      	ldr	r3, [r7, #32]
 8014248:	2b00      	cmp	r3, #0
 801424a:	d01b      	beq.n	8014284 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801424c:	683b      	ldr	r3, [r7, #0]
 801424e:	1e5a      	subs	r2, r3, #1
 8014250:	69fb      	ldr	r3, [r7, #28]
 8014252:	fbb2 f2f3 	udiv	r2, r2, r3
 8014256:	6a3b      	ldr	r3, [r7, #32]
 8014258:	1e59      	subs	r1, r3, #1
 801425a:	69fb      	ldr	r3, [r7, #28]
 801425c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8014260:	429a      	cmp	r2, r3
 8014262:	d30f      	bcc.n	8014284 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8014264:	6a3b      	ldr	r3, [r7, #32]
 8014266:	1e5a      	subs	r2, r3, #1
 8014268:	69fb      	ldr	r3, [r7, #28]
 801426a:	425b      	negs	r3, r3
 801426c:	401a      	ands	r2, r3
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	699b      	ldr	r3, [r3, #24]
 8014276:	683a      	ldr	r2, [r7, #0]
 8014278:	1ad3      	subs	r3, r2, r3
 801427a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	69db      	ldr	r3, [r3, #28]
 8014280:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014282:	e022      	b.n	80142ca <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	689b      	ldr	r3, [r3, #8]
 8014288:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801428a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801428c:	2b00      	cmp	r3, #0
 801428e:	d119      	bne.n	80142c4 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	2100      	movs	r1, #0
 8014294:	4618      	mov	r0, r3
 8014296:	f7fd ff7e 	bl	8012196 <create_chain>
 801429a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801429c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801429e:	2b01      	cmp	r3, #1
 80142a0:	d104      	bne.n	80142ac <f_lseek+0x28a>
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	2202      	movs	r2, #2
 80142a6:	755a      	strb	r2, [r3, #21]
 80142a8:	2302      	movs	r3, #2
 80142aa:	e0bf      	b.n	801442c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80142ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142b2:	d104      	bne.n	80142be <f_lseek+0x29c>
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	2201      	movs	r2, #1
 80142b8:	755a      	strb	r2, [r3, #21]
 80142ba:	2301      	movs	r3, #1
 80142bc:	e0b6      	b.n	801442c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80142c2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80142c8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80142ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d05d      	beq.n	801438c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80142d0:	e03a      	b.n	8014348 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80142d2:	683a      	ldr	r2, [r7, #0]
 80142d4:	69fb      	ldr	r3, [r7, #28]
 80142d6:	1ad3      	subs	r3, r2, r3
 80142d8:	603b      	str	r3, [r7, #0]
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	699a      	ldr	r2, [r3, #24]
 80142de:	69fb      	ldr	r3, [r7, #28]
 80142e0:	441a      	add	r2, r3
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	7d1b      	ldrb	r3, [r3, #20]
 80142ea:	f003 0302 	and.w	r3, r3, #2
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d00b      	beq.n	801430a <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80142f6:	4618      	mov	r0, r3
 80142f8:	f7fd ff4d 	bl	8012196 <create_chain>
 80142fc:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80142fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014300:	2b00      	cmp	r3, #0
 8014302:	d108      	bne.n	8014316 <f_lseek+0x2f4>
							ofs = 0; break;
 8014304:	2300      	movs	r3, #0
 8014306:	603b      	str	r3, [r7, #0]
 8014308:	e022      	b.n	8014350 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801430e:	4618      	mov	r0, r3
 8014310:	f7fd fd4b 	bl	8011daa <get_fat>
 8014314:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014318:	f1b3 3fff 	cmp.w	r3, #4294967295
 801431c:	d104      	bne.n	8014328 <f_lseek+0x306>
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	2201      	movs	r2, #1
 8014322:	755a      	strb	r2, [r3, #21]
 8014324:	2301      	movs	r3, #1
 8014326:	e081      	b.n	801442c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8014328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801432a:	2b01      	cmp	r3, #1
 801432c:	d904      	bls.n	8014338 <f_lseek+0x316>
 801432e:	68bb      	ldr	r3, [r7, #8]
 8014330:	699b      	ldr	r3, [r3, #24]
 8014332:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014334:	429a      	cmp	r2, r3
 8014336:	d304      	bcc.n	8014342 <f_lseek+0x320>
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	2202      	movs	r2, #2
 801433c:	755a      	strb	r2, [r3, #21]
 801433e:	2302      	movs	r3, #2
 8014340:	e074      	b.n	801442c <f_lseek+0x40a>
					fp->clust = clst;
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014346:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8014348:	683a      	ldr	r2, [r7, #0]
 801434a:	69fb      	ldr	r3, [r7, #28]
 801434c:	429a      	cmp	r2, r3
 801434e:	d8c0      	bhi.n	80142d2 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	699a      	ldr	r2, [r3, #24]
 8014354:	683b      	ldr	r3, [r7, #0]
 8014356:	441a      	add	r2, r3
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801435c:	683b      	ldr	r3, [r7, #0]
 801435e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014362:	2b00      	cmp	r3, #0
 8014364:	d012      	beq.n	801438c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8014366:	68bb      	ldr	r3, [r7, #8]
 8014368:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801436a:	4618      	mov	r0, r3
 801436c:	f7fd fcfe 	bl	8011d6c <clust2sect>
 8014370:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8014372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014374:	2b00      	cmp	r3, #0
 8014376:	d104      	bne.n	8014382 <f_lseek+0x360>
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	2202      	movs	r2, #2
 801437c:	755a      	strb	r2, [r3, #21]
 801437e:	2302      	movs	r3, #2
 8014380:	e054      	b.n	801442c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8014382:	683b      	ldr	r3, [r7, #0]
 8014384:	0a5b      	lsrs	r3, r3, #9
 8014386:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014388:	4413      	add	r3, r2
 801438a:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	699a      	ldr	r2, [r3, #24]
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	68db      	ldr	r3, [r3, #12]
 8014394:	429a      	cmp	r2, r3
 8014396:	d90a      	bls.n	80143ae <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	699a      	ldr	r2, [r3, #24]
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	7d1b      	ldrb	r3, [r3, #20]
 80143a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143a8:	b2da      	uxtb	r2, r3
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	699b      	ldr	r3, [r3, #24]
 80143b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d036      	beq.n	8014428 <f_lseek+0x406>
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	6a1b      	ldr	r3, [r3, #32]
 80143be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80143c0:	429a      	cmp	r2, r3
 80143c2:	d031      	beq.n	8014428 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	7d1b      	ldrb	r3, [r3, #20]
 80143c8:	b25b      	sxtb	r3, r3
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	da18      	bge.n	8014400 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80143ce:	68bb      	ldr	r3, [r7, #8]
 80143d0:	7858      	ldrb	r0, [r3, #1]
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	6a1a      	ldr	r2, [r3, #32]
 80143dc:	2301      	movs	r3, #1
 80143de:	f7fd f939 	bl	8011654 <disk_write>
 80143e2:	4603      	mov	r3, r0
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d004      	beq.n	80143f2 <f_lseek+0x3d0>
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	2201      	movs	r2, #1
 80143ec:	755a      	strb	r2, [r3, #21]
 80143ee:	2301      	movs	r3, #1
 80143f0:	e01c      	b.n	801442c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	7d1b      	ldrb	r3, [r3, #20]
 80143f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80143fa:	b2da      	uxtb	r2, r3
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8014400:	68bb      	ldr	r3, [r7, #8]
 8014402:	7858      	ldrb	r0, [r3, #1]
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801440a:	2301      	movs	r3, #1
 801440c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801440e:	f7fd f901 	bl	8011614 <disk_read>
 8014412:	4603      	mov	r3, r0
 8014414:	2b00      	cmp	r3, #0
 8014416:	d004      	beq.n	8014422 <f_lseek+0x400>
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	2201      	movs	r2, #1
 801441c:	755a      	strb	r2, [r3, #21]
 801441e:	2301      	movs	r3, #1
 8014420:	e004      	b.n	801442c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014426:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8014428:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801442c:	4618      	mov	r0, r3
 801442e:	3740      	adds	r7, #64	@ 0x40
 8014430:	46bd      	mov	sp, r7
 8014432:	bd80      	pop	{r7, pc}

08014434 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8014434:	b580      	push	{r7, lr}
 8014436:	b092      	sub	sp, #72	@ 0x48
 8014438:	af00      	add	r7, sp, #0
 801443a:	60f8      	str	r0, [r7, #12]
 801443c:	60b9      	str	r1, [r7, #8]
 801443e:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8014440:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8014444:	f107 030c 	add.w	r3, r7, #12
 8014448:	2200      	movs	r2, #0
 801444a:	4618      	mov	r0, r3
 801444c:	f7fe ff3a 	bl	80132c4 <find_volume>
 8014450:	4603      	mov	r3, r0
 8014452:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8014456:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801445a:	2b00      	cmp	r3, #0
 801445c:	f040 8099 	bne.w	8014592 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8014460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8014466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014468:	695a      	ldr	r2, [r3, #20]
 801446a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801446c:	699b      	ldr	r3, [r3, #24]
 801446e:	3b02      	subs	r3, #2
 8014470:	429a      	cmp	r2, r3
 8014472:	d804      	bhi.n	801447e <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8014474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014476:	695a      	ldr	r2, [r3, #20]
 8014478:	68bb      	ldr	r3, [r7, #8]
 801447a:	601a      	str	r2, [r3, #0]
 801447c:	e089      	b.n	8014592 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 801447e:	2300      	movs	r3, #0
 8014480:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8014482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014484:	781b      	ldrb	r3, [r3, #0]
 8014486:	2b01      	cmp	r3, #1
 8014488:	d128      	bne.n	80144dc <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801448a:	2302      	movs	r3, #2
 801448c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014490:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8014492:	f107 0314 	add.w	r3, r7, #20
 8014496:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014498:	4618      	mov	r0, r3
 801449a:	f7fd fc86 	bl	8011daa <get_fat>
 801449e:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80144a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144a6:	d103      	bne.n	80144b0 <f_getfree+0x7c>
 80144a8:	2301      	movs	r3, #1
 80144aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80144ae:	e063      	b.n	8014578 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80144b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144b2:	2b01      	cmp	r3, #1
 80144b4:	d103      	bne.n	80144be <f_getfree+0x8a>
 80144b6:	2302      	movs	r3, #2
 80144b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80144bc:	e05c      	b.n	8014578 <f_getfree+0x144>
					if (stat == 0) nfree++;
 80144be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d102      	bne.n	80144ca <f_getfree+0x96>
 80144c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80144c6:	3301      	adds	r3, #1
 80144c8:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80144ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144cc:	3301      	adds	r3, #1
 80144ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80144d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144d2:	699b      	ldr	r3, [r3, #24]
 80144d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80144d6:	429a      	cmp	r2, r3
 80144d8:	d3db      	bcc.n	8014492 <f_getfree+0x5e>
 80144da:	e04d      	b.n	8014578 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80144dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144de:	699b      	ldr	r3, [r3, #24]
 80144e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80144e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144e6:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 80144e8:	2300      	movs	r3, #0
 80144ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80144ec:	2300      	movs	r3, #0
 80144ee:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 80144f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d113      	bne.n	801451e <f_getfree+0xea>
							res = move_window(fs, sect++);
 80144f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80144f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144fa:	1c5a      	adds	r2, r3, #1
 80144fc:	63ba      	str	r2, [r7, #56]	@ 0x38
 80144fe:	4619      	mov	r1, r3
 8014500:	f7fd fb98 	bl	8011c34 <move_window>
 8014504:	4603      	mov	r3, r0
 8014506:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 801450a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801450e:	2b00      	cmp	r3, #0
 8014510:	d131      	bne.n	8014576 <f_getfree+0x142>
							p = fs->win;
 8014512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014514:	3334      	adds	r3, #52	@ 0x34
 8014516:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8014518:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801451c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 801451e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014520:	781b      	ldrb	r3, [r3, #0]
 8014522:	2b02      	cmp	r3, #2
 8014524:	d10f      	bne.n	8014546 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8014526:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014528:	f7fd f8d2 	bl	80116d0 <ld_word>
 801452c:	4603      	mov	r3, r0
 801452e:	2b00      	cmp	r3, #0
 8014530:	d102      	bne.n	8014538 <f_getfree+0x104>
 8014532:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014534:	3301      	adds	r3, #1
 8014536:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8014538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801453a:	3302      	adds	r3, #2
 801453c:	633b      	str	r3, [r7, #48]	@ 0x30
 801453e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014540:	3b02      	subs	r3, #2
 8014542:	637b      	str	r3, [r7, #52]	@ 0x34
 8014544:	e010      	b.n	8014568 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8014546:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014548:	f7fd f8db 	bl	8011702 <ld_dword>
 801454c:	4603      	mov	r3, r0
 801454e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014552:	2b00      	cmp	r3, #0
 8014554:	d102      	bne.n	801455c <f_getfree+0x128>
 8014556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014558:	3301      	adds	r3, #1
 801455a:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 801455c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801455e:	3304      	adds	r3, #4
 8014560:	633b      	str	r3, [r7, #48]	@ 0x30
 8014562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014564:	3b04      	subs	r3, #4
 8014566:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8014568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801456a:	3b01      	subs	r3, #1
 801456c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801456e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014570:	2b00      	cmp	r3, #0
 8014572:	d1bd      	bne.n	80144f0 <f_getfree+0xbc>
 8014574:	e000      	b.n	8014578 <f_getfree+0x144>
							if (res != FR_OK) break;
 8014576:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8014578:	68bb      	ldr	r3, [r7, #8]
 801457a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801457c:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 801457e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014580:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014582:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8014584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014586:	791a      	ldrb	r2, [r3, #4]
 8014588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801458a:	f042 0201 	orr.w	r2, r2, #1
 801458e:	b2d2      	uxtb	r2, r2
 8014590:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8014592:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8014596:	4618      	mov	r0, r3
 8014598:	3748      	adds	r7, #72	@ 0x48
 801459a:	46bd      	mov	sp, r7
 801459c:	bd80      	pop	{r7, pc}
	...

080145a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80145a0:	b480      	push	{r7}
 80145a2:	b087      	sub	sp, #28
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	60f8      	str	r0, [r7, #12]
 80145a8:	60b9      	str	r1, [r7, #8]
 80145aa:	4613      	mov	r3, r2
 80145ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80145ae:	2301      	movs	r3, #1
 80145b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80145b2:	2300      	movs	r3, #0
 80145b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80145b6:	4b1f      	ldr	r3, [pc, #124]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145b8:	7a5b      	ldrb	r3, [r3, #9]
 80145ba:	b2db      	uxtb	r3, r3
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d131      	bne.n	8014624 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80145c0:	4b1c      	ldr	r3, [pc, #112]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145c2:	7a5b      	ldrb	r3, [r3, #9]
 80145c4:	b2db      	uxtb	r3, r3
 80145c6:	461a      	mov	r2, r3
 80145c8:	4b1a      	ldr	r3, [pc, #104]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145ca:	2100      	movs	r1, #0
 80145cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80145ce:	4b19      	ldr	r3, [pc, #100]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145d0:	7a5b      	ldrb	r3, [r3, #9]
 80145d2:	b2db      	uxtb	r3, r3
 80145d4:	4a17      	ldr	r2, [pc, #92]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145d6:	009b      	lsls	r3, r3, #2
 80145d8:	4413      	add	r3, r2
 80145da:	68fa      	ldr	r2, [r7, #12]
 80145dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80145de:	4b15      	ldr	r3, [pc, #84]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145e0:	7a5b      	ldrb	r3, [r3, #9]
 80145e2:	b2db      	uxtb	r3, r3
 80145e4:	461a      	mov	r2, r3
 80145e6:	4b13      	ldr	r3, [pc, #76]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145e8:	4413      	add	r3, r2
 80145ea:	79fa      	ldrb	r2, [r7, #7]
 80145ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80145ee:	4b11      	ldr	r3, [pc, #68]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145f0:	7a5b      	ldrb	r3, [r3, #9]
 80145f2:	b2db      	uxtb	r3, r3
 80145f4:	1c5a      	adds	r2, r3, #1
 80145f6:	b2d1      	uxtb	r1, r2
 80145f8:	4a0e      	ldr	r2, [pc, #56]	@ (8014634 <FATFS_LinkDriverEx+0x94>)
 80145fa:	7251      	strb	r1, [r2, #9]
 80145fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80145fe:	7dbb      	ldrb	r3, [r7, #22]
 8014600:	3330      	adds	r3, #48	@ 0x30
 8014602:	b2da      	uxtb	r2, r3
 8014604:	68bb      	ldr	r3, [r7, #8]
 8014606:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	3301      	adds	r3, #1
 801460c:	223a      	movs	r2, #58	@ 0x3a
 801460e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014610:	68bb      	ldr	r3, [r7, #8]
 8014612:	3302      	adds	r3, #2
 8014614:	222f      	movs	r2, #47	@ 0x2f
 8014616:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014618:	68bb      	ldr	r3, [r7, #8]
 801461a:	3303      	adds	r3, #3
 801461c:	2200      	movs	r2, #0
 801461e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014620:	2300      	movs	r3, #0
 8014622:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014624:	7dfb      	ldrb	r3, [r7, #23]
}
 8014626:	4618      	mov	r0, r3
 8014628:	371c      	adds	r7, #28
 801462a:	46bd      	mov	sp, r7
 801462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014630:	4770      	bx	lr
 8014632:	bf00      	nop
 8014634:	20001070 	.word	0x20001070

08014638 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014638:	b580      	push	{r7, lr}
 801463a:	b082      	sub	sp, #8
 801463c:	af00      	add	r7, sp, #0
 801463e:	6078      	str	r0, [r7, #4]
 8014640:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014642:	2200      	movs	r2, #0
 8014644:	6839      	ldr	r1, [r7, #0]
 8014646:	6878      	ldr	r0, [r7, #4]
 8014648:	f7ff ffaa 	bl	80145a0 <FATFS_LinkDriverEx>
 801464c:	4603      	mov	r3, r0
}
 801464e:	4618      	mov	r0, r3
 8014650:	3708      	adds	r7, #8
 8014652:	46bd      	mov	sp, r7
 8014654:	bd80      	pop	{r7, pc}
	...

08014658 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8014658:	b480      	push	{r7}
 801465a:	b085      	sub	sp, #20
 801465c:	af00      	add	r7, sp, #0
 801465e:	4603      	mov	r3, r0
 8014660:	6039      	str	r1, [r7, #0]
 8014662:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8014664:	88fb      	ldrh	r3, [r7, #6]
 8014666:	2b7f      	cmp	r3, #127	@ 0x7f
 8014668:	d802      	bhi.n	8014670 <ff_convert+0x18>
		c = chr;
 801466a:	88fb      	ldrh	r3, [r7, #6]
 801466c:	81fb      	strh	r3, [r7, #14]
 801466e:	e025      	b.n	80146bc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8014670:	683b      	ldr	r3, [r7, #0]
 8014672:	2b00      	cmp	r3, #0
 8014674:	d00b      	beq.n	801468e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8014676:	88fb      	ldrh	r3, [r7, #6]
 8014678:	2bff      	cmp	r3, #255	@ 0xff
 801467a:	d805      	bhi.n	8014688 <ff_convert+0x30>
 801467c:	88fb      	ldrh	r3, [r7, #6]
 801467e:	3b80      	subs	r3, #128	@ 0x80
 8014680:	4a12      	ldr	r2, [pc, #72]	@ (80146cc <ff_convert+0x74>)
 8014682:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014686:	e000      	b.n	801468a <ff_convert+0x32>
 8014688:	2300      	movs	r3, #0
 801468a:	81fb      	strh	r3, [r7, #14]
 801468c:	e016      	b.n	80146bc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801468e:	2300      	movs	r3, #0
 8014690:	81fb      	strh	r3, [r7, #14]
 8014692:	e009      	b.n	80146a8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8014694:	89fb      	ldrh	r3, [r7, #14]
 8014696:	4a0d      	ldr	r2, [pc, #52]	@ (80146cc <ff_convert+0x74>)
 8014698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801469c:	88fa      	ldrh	r2, [r7, #6]
 801469e:	429a      	cmp	r2, r3
 80146a0:	d006      	beq.n	80146b0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80146a2:	89fb      	ldrh	r3, [r7, #14]
 80146a4:	3301      	adds	r3, #1
 80146a6:	81fb      	strh	r3, [r7, #14]
 80146a8:	89fb      	ldrh	r3, [r7, #14]
 80146aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80146ac:	d9f2      	bls.n	8014694 <ff_convert+0x3c>
 80146ae:	e000      	b.n	80146b2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80146b0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80146b2:	89fb      	ldrh	r3, [r7, #14]
 80146b4:	3380      	adds	r3, #128	@ 0x80
 80146b6:	b29b      	uxth	r3, r3
 80146b8:	b2db      	uxtb	r3, r3
 80146ba:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80146bc:	89fb      	ldrh	r3, [r7, #14]
}
 80146be:	4618      	mov	r0, r3
 80146c0:	3714      	adds	r7, #20
 80146c2:	46bd      	mov	sp, r7
 80146c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146c8:	4770      	bx	lr
 80146ca:	bf00      	nop
 80146cc:	08017468 	.word	0x08017468

080146d0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80146d0:	b480      	push	{r7}
 80146d2:	b087      	sub	sp, #28
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	4603      	mov	r3, r0
 80146d8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80146da:	88fb      	ldrh	r3, [r7, #6]
 80146dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80146e0:	d201      	bcs.n	80146e6 <ff_wtoupper+0x16>
 80146e2:	4b3e      	ldr	r3, [pc, #248]	@ (80147dc <ff_wtoupper+0x10c>)
 80146e4:	e000      	b.n	80146e8 <ff_wtoupper+0x18>
 80146e6:	4b3e      	ldr	r3, [pc, #248]	@ (80147e0 <ff_wtoupper+0x110>)
 80146e8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80146ea:	697b      	ldr	r3, [r7, #20]
 80146ec:	1c9a      	adds	r2, r3, #2
 80146ee:	617a      	str	r2, [r7, #20]
 80146f0:	881b      	ldrh	r3, [r3, #0]
 80146f2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80146f4:	8a7b      	ldrh	r3, [r7, #18]
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d068      	beq.n	80147cc <ff_wtoupper+0xfc>
 80146fa:	88fa      	ldrh	r2, [r7, #6]
 80146fc:	8a7b      	ldrh	r3, [r7, #18]
 80146fe:	429a      	cmp	r2, r3
 8014700:	d364      	bcc.n	80147cc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8014702:	697b      	ldr	r3, [r7, #20]
 8014704:	1c9a      	adds	r2, r3, #2
 8014706:	617a      	str	r2, [r7, #20]
 8014708:	881b      	ldrh	r3, [r3, #0]
 801470a:	823b      	strh	r3, [r7, #16]
 801470c:	8a3b      	ldrh	r3, [r7, #16]
 801470e:	0a1b      	lsrs	r3, r3, #8
 8014710:	81fb      	strh	r3, [r7, #14]
 8014712:	8a3b      	ldrh	r3, [r7, #16]
 8014714:	b2db      	uxtb	r3, r3
 8014716:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8014718:	88fa      	ldrh	r2, [r7, #6]
 801471a:	8a79      	ldrh	r1, [r7, #18]
 801471c:	8a3b      	ldrh	r3, [r7, #16]
 801471e:	440b      	add	r3, r1
 8014720:	429a      	cmp	r2, r3
 8014722:	da49      	bge.n	80147b8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8014724:	89fb      	ldrh	r3, [r7, #14]
 8014726:	2b08      	cmp	r3, #8
 8014728:	d84f      	bhi.n	80147ca <ff_wtoupper+0xfa>
 801472a:	a201      	add	r2, pc, #4	@ (adr r2, 8014730 <ff_wtoupper+0x60>)
 801472c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014730:	08014755 	.word	0x08014755
 8014734:	08014767 	.word	0x08014767
 8014738:	0801477d 	.word	0x0801477d
 801473c:	08014785 	.word	0x08014785
 8014740:	0801478d 	.word	0x0801478d
 8014744:	08014795 	.word	0x08014795
 8014748:	0801479d 	.word	0x0801479d
 801474c:	080147a5 	.word	0x080147a5
 8014750:	080147ad 	.word	0x080147ad
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8014754:	88fa      	ldrh	r2, [r7, #6]
 8014756:	8a7b      	ldrh	r3, [r7, #18]
 8014758:	1ad3      	subs	r3, r2, r3
 801475a:	005b      	lsls	r3, r3, #1
 801475c:	697a      	ldr	r2, [r7, #20]
 801475e:	4413      	add	r3, r2
 8014760:	881b      	ldrh	r3, [r3, #0]
 8014762:	80fb      	strh	r3, [r7, #6]
 8014764:	e027      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8014766:	88fa      	ldrh	r2, [r7, #6]
 8014768:	8a7b      	ldrh	r3, [r7, #18]
 801476a:	1ad3      	subs	r3, r2, r3
 801476c:	b29b      	uxth	r3, r3
 801476e:	f003 0301 	and.w	r3, r3, #1
 8014772:	b29b      	uxth	r3, r3
 8014774:	88fa      	ldrh	r2, [r7, #6]
 8014776:	1ad3      	subs	r3, r2, r3
 8014778:	80fb      	strh	r3, [r7, #6]
 801477a:	e01c      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801477c:	88fb      	ldrh	r3, [r7, #6]
 801477e:	3b10      	subs	r3, #16
 8014780:	80fb      	strh	r3, [r7, #6]
 8014782:	e018      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8014784:	88fb      	ldrh	r3, [r7, #6]
 8014786:	3b20      	subs	r3, #32
 8014788:	80fb      	strh	r3, [r7, #6]
 801478a:	e014      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801478c:	88fb      	ldrh	r3, [r7, #6]
 801478e:	3b30      	subs	r3, #48	@ 0x30
 8014790:	80fb      	strh	r3, [r7, #6]
 8014792:	e010      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8014794:	88fb      	ldrh	r3, [r7, #6]
 8014796:	3b1a      	subs	r3, #26
 8014798:	80fb      	strh	r3, [r7, #6]
 801479a:	e00c      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801479c:	88fb      	ldrh	r3, [r7, #6]
 801479e:	3308      	adds	r3, #8
 80147a0:	80fb      	strh	r3, [r7, #6]
 80147a2:	e008      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80147a4:	88fb      	ldrh	r3, [r7, #6]
 80147a6:	3b50      	subs	r3, #80	@ 0x50
 80147a8:	80fb      	strh	r3, [r7, #6]
 80147aa:	e004      	b.n	80147b6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80147ac:	88fb      	ldrh	r3, [r7, #6]
 80147ae:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80147b2:	80fb      	strh	r3, [r7, #6]
 80147b4:	bf00      	nop
			}
			break;
 80147b6:	e008      	b.n	80147ca <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80147b8:	89fb      	ldrh	r3, [r7, #14]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d195      	bne.n	80146ea <ff_wtoupper+0x1a>
 80147be:	8a3b      	ldrh	r3, [r7, #16]
 80147c0:	005b      	lsls	r3, r3, #1
 80147c2:	697a      	ldr	r2, [r7, #20]
 80147c4:	4413      	add	r3, r2
 80147c6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80147c8:	e78f      	b.n	80146ea <ff_wtoupper+0x1a>
			break;
 80147ca:	bf00      	nop
	}

	return chr;
 80147cc:	88fb      	ldrh	r3, [r7, #6]
}
 80147ce:	4618      	mov	r0, r3
 80147d0:	371c      	adds	r7, #28
 80147d2:	46bd      	mov	sp, r7
 80147d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d8:	4770      	bx	lr
 80147da:	bf00      	nop
 80147dc:	08017568 	.word	0x08017568
 80147e0:	0801775c 	.word	0x0801775c

080147e4 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 80147e4:	b580      	push	{r7, lr}
 80147e6:	b082      	sub	sp, #8
 80147e8:	af00      	add	r7, sp, #0
 80147ea:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 80147ec:	6878      	ldr	r0, [r7, #4]
 80147ee:	f000 f811 	bl	8014814 <malloc>
 80147f2:	4603      	mov	r3, r0
}
 80147f4:	4618      	mov	r0, r3
 80147f6:	3708      	adds	r7, #8
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bd80      	pop	{r7, pc}

080147fc <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	b082      	sub	sp, #8
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 8014804:	6878      	ldr	r0, [r7, #4]
 8014806:	f000 f80d 	bl	8014824 <free>
}
 801480a:	bf00      	nop
 801480c:	3708      	adds	r7, #8
 801480e:	46bd      	mov	sp, r7
 8014810:	bd80      	pop	{r7, pc}
	...

08014814 <malloc>:
 8014814:	4b02      	ldr	r3, [pc, #8]	@ (8014820 <malloc+0xc>)
 8014816:	4601      	mov	r1, r0
 8014818:	6818      	ldr	r0, [r3, #0]
 801481a:	f000 b82d 	b.w	8014878 <_malloc_r>
 801481e:	bf00      	nop
 8014820:	20000234 	.word	0x20000234

08014824 <free>:
 8014824:	4b02      	ldr	r3, [pc, #8]	@ (8014830 <free+0xc>)
 8014826:	4601      	mov	r1, r0
 8014828:	6818      	ldr	r0, [r3, #0]
 801482a:	f000 bb7d 	b.w	8014f28 <_free_r>
 801482e:	bf00      	nop
 8014830:	20000234 	.word	0x20000234

08014834 <sbrk_aligned>:
 8014834:	b570      	push	{r4, r5, r6, lr}
 8014836:	4e0f      	ldr	r6, [pc, #60]	@ (8014874 <sbrk_aligned+0x40>)
 8014838:	460c      	mov	r4, r1
 801483a:	6831      	ldr	r1, [r6, #0]
 801483c:	4605      	mov	r5, r0
 801483e:	b911      	cbnz	r1, 8014846 <sbrk_aligned+0x12>
 8014840:	f000 fb22 	bl	8014e88 <_sbrk_r>
 8014844:	6030      	str	r0, [r6, #0]
 8014846:	4621      	mov	r1, r4
 8014848:	4628      	mov	r0, r5
 801484a:	f000 fb1d 	bl	8014e88 <_sbrk_r>
 801484e:	1c43      	adds	r3, r0, #1
 8014850:	d103      	bne.n	801485a <sbrk_aligned+0x26>
 8014852:	f04f 34ff 	mov.w	r4, #4294967295
 8014856:	4620      	mov	r0, r4
 8014858:	bd70      	pop	{r4, r5, r6, pc}
 801485a:	1cc4      	adds	r4, r0, #3
 801485c:	f024 0403 	bic.w	r4, r4, #3
 8014860:	42a0      	cmp	r0, r4
 8014862:	d0f8      	beq.n	8014856 <sbrk_aligned+0x22>
 8014864:	1a21      	subs	r1, r4, r0
 8014866:	4628      	mov	r0, r5
 8014868:	f000 fb0e 	bl	8014e88 <_sbrk_r>
 801486c:	3001      	adds	r0, #1
 801486e:	d1f2      	bne.n	8014856 <sbrk_aligned+0x22>
 8014870:	e7ef      	b.n	8014852 <sbrk_aligned+0x1e>
 8014872:	bf00      	nop
 8014874:	2000107c 	.word	0x2000107c

08014878 <_malloc_r>:
 8014878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801487c:	1ccd      	adds	r5, r1, #3
 801487e:	f025 0503 	bic.w	r5, r5, #3
 8014882:	3508      	adds	r5, #8
 8014884:	2d0c      	cmp	r5, #12
 8014886:	bf38      	it	cc
 8014888:	250c      	movcc	r5, #12
 801488a:	2d00      	cmp	r5, #0
 801488c:	4606      	mov	r6, r0
 801488e:	db01      	blt.n	8014894 <_malloc_r+0x1c>
 8014890:	42a9      	cmp	r1, r5
 8014892:	d904      	bls.n	801489e <_malloc_r+0x26>
 8014894:	230c      	movs	r3, #12
 8014896:	6033      	str	r3, [r6, #0]
 8014898:	2000      	movs	r0, #0
 801489a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801489e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014974 <_malloc_r+0xfc>
 80148a2:	f000 f869 	bl	8014978 <__malloc_lock>
 80148a6:	f8d8 3000 	ldr.w	r3, [r8]
 80148aa:	461c      	mov	r4, r3
 80148ac:	bb44      	cbnz	r4, 8014900 <_malloc_r+0x88>
 80148ae:	4629      	mov	r1, r5
 80148b0:	4630      	mov	r0, r6
 80148b2:	f7ff ffbf 	bl	8014834 <sbrk_aligned>
 80148b6:	1c43      	adds	r3, r0, #1
 80148b8:	4604      	mov	r4, r0
 80148ba:	d158      	bne.n	801496e <_malloc_r+0xf6>
 80148bc:	f8d8 4000 	ldr.w	r4, [r8]
 80148c0:	4627      	mov	r7, r4
 80148c2:	2f00      	cmp	r7, #0
 80148c4:	d143      	bne.n	801494e <_malloc_r+0xd6>
 80148c6:	2c00      	cmp	r4, #0
 80148c8:	d04b      	beq.n	8014962 <_malloc_r+0xea>
 80148ca:	6823      	ldr	r3, [r4, #0]
 80148cc:	4639      	mov	r1, r7
 80148ce:	4630      	mov	r0, r6
 80148d0:	eb04 0903 	add.w	r9, r4, r3
 80148d4:	f000 fad8 	bl	8014e88 <_sbrk_r>
 80148d8:	4581      	cmp	r9, r0
 80148da:	d142      	bne.n	8014962 <_malloc_r+0xea>
 80148dc:	6821      	ldr	r1, [r4, #0]
 80148de:	1a6d      	subs	r5, r5, r1
 80148e0:	4629      	mov	r1, r5
 80148e2:	4630      	mov	r0, r6
 80148e4:	f7ff ffa6 	bl	8014834 <sbrk_aligned>
 80148e8:	3001      	adds	r0, #1
 80148ea:	d03a      	beq.n	8014962 <_malloc_r+0xea>
 80148ec:	6823      	ldr	r3, [r4, #0]
 80148ee:	442b      	add	r3, r5
 80148f0:	6023      	str	r3, [r4, #0]
 80148f2:	f8d8 3000 	ldr.w	r3, [r8]
 80148f6:	685a      	ldr	r2, [r3, #4]
 80148f8:	bb62      	cbnz	r2, 8014954 <_malloc_r+0xdc>
 80148fa:	f8c8 7000 	str.w	r7, [r8]
 80148fe:	e00f      	b.n	8014920 <_malloc_r+0xa8>
 8014900:	6822      	ldr	r2, [r4, #0]
 8014902:	1b52      	subs	r2, r2, r5
 8014904:	d420      	bmi.n	8014948 <_malloc_r+0xd0>
 8014906:	2a0b      	cmp	r2, #11
 8014908:	d917      	bls.n	801493a <_malloc_r+0xc2>
 801490a:	1961      	adds	r1, r4, r5
 801490c:	42a3      	cmp	r3, r4
 801490e:	6025      	str	r5, [r4, #0]
 8014910:	bf18      	it	ne
 8014912:	6059      	strne	r1, [r3, #4]
 8014914:	6863      	ldr	r3, [r4, #4]
 8014916:	bf08      	it	eq
 8014918:	f8c8 1000 	streq.w	r1, [r8]
 801491c:	5162      	str	r2, [r4, r5]
 801491e:	604b      	str	r3, [r1, #4]
 8014920:	4630      	mov	r0, r6
 8014922:	f000 f82f 	bl	8014984 <__malloc_unlock>
 8014926:	f104 000b 	add.w	r0, r4, #11
 801492a:	1d23      	adds	r3, r4, #4
 801492c:	f020 0007 	bic.w	r0, r0, #7
 8014930:	1ac2      	subs	r2, r0, r3
 8014932:	bf1c      	itt	ne
 8014934:	1a1b      	subne	r3, r3, r0
 8014936:	50a3      	strne	r3, [r4, r2]
 8014938:	e7af      	b.n	801489a <_malloc_r+0x22>
 801493a:	6862      	ldr	r2, [r4, #4]
 801493c:	42a3      	cmp	r3, r4
 801493e:	bf0c      	ite	eq
 8014940:	f8c8 2000 	streq.w	r2, [r8]
 8014944:	605a      	strne	r2, [r3, #4]
 8014946:	e7eb      	b.n	8014920 <_malloc_r+0xa8>
 8014948:	4623      	mov	r3, r4
 801494a:	6864      	ldr	r4, [r4, #4]
 801494c:	e7ae      	b.n	80148ac <_malloc_r+0x34>
 801494e:	463c      	mov	r4, r7
 8014950:	687f      	ldr	r7, [r7, #4]
 8014952:	e7b6      	b.n	80148c2 <_malloc_r+0x4a>
 8014954:	461a      	mov	r2, r3
 8014956:	685b      	ldr	r3, [r3, #4]
 8014958:	42a3      	cmp	r3, r4
 801495a:	d1fb      	bne.n	8014954 <_malloc_r+0xdc>
 801495c:	2300      	movs	r3, #0
 801495e:	6053      	str	r3, [r2, #4]
 8014960:	e7de      	b.n	8014920 <_malloc_r+0xa8>
 8014962:	230c      	movs	r3, #12
 8014964:	6033      	str	r3, [r6, #0]
 8014966:	4630      	mov	r0, r6
 8014968:	f000 f80c 	bl	8014984 <__malloc_unlock>
 801496c:	e794      	b.n	8014898 <_malloc_r+0x20>
 801496e:	6005      	str	r5, [r0, #0]
 8014970:	e7d6      	b.n	8014920 <_malloc_r+0xa8>
 8014972:	bf00      	nop
 8014974:	20001080 	.word	0x20001080

08014978 <__malloc_lock>:
 8014978:	4801      	ldr	r0, [pc, #4]	@ (8014980 <__malloc_lock+0x8>)
 801497a:	f000 bad2 	b.w	8014f22 <__retarget_lock_acquire_recursive>
 801497e:	bf00      	nop
 8014980:	200011c4 	.word	0x200011c4

08014984 <__malloc_unlock>:
 8014984:	4801      	ldr	r0, [pc, #4]	@ (801498c <__malloc_unlock+0x8>)
 8014986:	f000 bacd 	b.w	8014f24 <__retarget_lock_release_recursive>
 801498a:	bf00      	nop
 801498c:	200011c4 	.word	0x200011c4

08014990 <std>:
 8014990:	2300      	movs	r3, #0
 8014992:	b510      	push	{r4, lr}
 8014994:	4604      	mov	r4, r0
 8014996:	e9c0 3300 	strd	r3, r3, [r0]
 801499a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801499e:	6083      	str	r3, [r0, #8]
 80149a0:	8181      	strh	r1, [r0, #12]
 80149a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80149a4:	81c2      	strh	r2, [r0, #14]
 80149a6:	6183      	str	r3, [r0, #24]
 80149a8:	4619      	mov	r1, r3
 80149aa:	2208      	movs	r2, #8
 80149ac:	305c      	adds	r0, #92	@ 0x5c
 80149ae:	f000 fa2f 	bl	8014e10 <memset>
 80149b2:	4b0d      	ldr	r3, [pc, #52]	@ (80149e8 <std+0x58>)
 80149b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80149b6:	4b0d      	ldr	r3, [pc, #52]	@ (80149ec <std+0x5c>)
 80149b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80149ba:	4b0d      	ldr	r3, [pc, #52]	@ (80149f0 <std+0x60>)
 80149bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80149be:	4b0d      	ldr	r3, [pc, #52]	@ (80149f4 <std+0x64>)
 80149c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80149c2:	4b0d      	ldr	r3, [pc, #52]	@ (80149f8 <std+0x68>)
 80149c4:	6224      	str	r4, [r4, #32]
 80149c6:	429c      	cmp	r4, r3
 80149c8:	d006      	beq.n	80149d8 <std+0x48>
 80149ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80149ce:	4294      	cmp	r4, r2
 80149d0:	d002      	beq.n	80149d8 <std+0x48>
 80149d2:	33d0      	adds	r3, #208	@ 0xd0
 80149d4:	429c      	cmp	r4, r3
 80149d6:	d105      	bne.n	80149e4 <std+0x54>
 80149d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80149dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80149e0:	f000 ba9e 	b.w	8014f20 <__retarget_lock_init_recursive>
 80149e4:	bd10      	pop	{r4, pc}
 80149e6:	bf00      	nop
 80149e8:	08014c61 	.word	0x08014c61
 80149ec:	08014c83 	.word	0x08014c83
 80149f0:	08014cbb 	.word	0x08014cbb
 80149f4:	08014cdf 	.word	0x08014cdf
 80149f8:	20001084 	.word	0x20001084

080149fc <stdio_exit_handler>:
 80149fc:	4a02      	ldr	r2, [pc, #8]	@ (8014a08 <stdio_exit_handler+0xc>)
 80149fe:	4903      	ldr	r1, [pc, #12]	@ (8014a0c <stdio_exit_handler+0x10>)
 8014a00:	4803      	ldr	r0, [pc, #12]	@ (8014a10 <stdio_exit_handler+0x14>)
 8014a02:	f000 b869 	b.w	8014ad8 <_fwalk_sglue>
 8014a06:	bf00      	nop
 8014a08:	20000228 	.word	0x20000228
 8014a0c:	08015911 	.word	0x08015911
 8014a10:	20000238 	.word	0x20000238

08014a14 <cleanup_stdio>:
 8014a14:	6841      	ldr	r1, [r0, #4]
 8014a16:	4b0c      	ldr	r3, [pc, #48]	@ (8014a48 <cleanup_stdio+0x34>)
 8014a18:	4299      	cmp	r1, r3
 8014a1a:	b510      	push	{r4, lr}
 8014a1c:	4604      	mov	r4, r0
 8014a1e:	d001      	beq.n	8014a24 <cleanup_stdio+0x10>
 8014a20:	f000 ff76 	bl	8015910 <_fflush_r>
 8014a24:	68a1      	ldr	r1, [r4, #8]
 8014a26:	4b09      	ldr	r3, [pc, #36]	@ (8014a4c <cleanup_stdio+0x38>)
 8014a28:	4299      	cmp	r1, r3
 8014a2a:	d002      	beq.n	8014a32 <cleanup_stdio+0x1e>
 8014a2c:	4620      	mov	r0, r4
 8014a2e:	f000 ff6f 	bl	8015910 <_fflush_r>
 8014a32:	68e1      	ldr	r1, [r4, #12]
 8014a34:	4b06      	ldr	r3, [pc, #24]	@ (8014a50 <cleanup_stdio+0x3c>)
 8014a36:	4299      	cmp	r1, r3
 8014a38:	d004      	beq.n	8014a44 <cleanup_stdio+0x30>
 8014a3a:	4620      	mov	r0, r4
 8014a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014a40:	f000 bf66 	b.w	8015910 <_fflush_r>
 8014a44:	bd10      	pop	{r4, pc}
 8014a46:	bf00      	nop
 8014a48:	20001084 	.word	0x20001084
 8014a4c:	200010ec 	.word	0x200010ec
 8014a50:	20001154 	.word	0x20001154

08014a54 <global_stdio_init.part.0>:
 8014a54:	b510      	push	{r4, lr}
 8014a56:	4b0b      	ldr	r3, [pc, #44]	@ (8014a84 <global_stdio_init.part.0+0x30>)
 8014a58:	4c0b      	ldr	r4, [pc, #44]	@ (8014a88 <global_stdio_init.part.0+0x34>)
 8014a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8014a8c <global_stdio_init.part.0+0x38>)
 8014a5c:	601a      	str	r2, [r3, #0]
 8014a5e:	4620      	mov	r0, r4
 8014a60:	2200      	movs	r2, #0
 8014a62:	2104      	movs	r1, #4
 8014a64:	f7ff ff94 	bl	8014990 <std>
 8014a68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014a6c:	2201      	movs	r2, #1
 8014a6e:	2109      	movs	r1, #9
 8014a70:	f7ff ff8e 	bl	8014990 <std>
 8014a74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014a78:	2202      	movs	r2, #2
 8014a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014a7e:	2112      	movs	r1, #18
 8014a80:	f7ff bf86 	b.w	8014990 <std>
 8014a84:	200011bc 	.word	0x200011bc
 8014a88:	20001084 	.word	0x20001084
 8014a8c:	080149fd 	.word	0x080149fd

08014a90 <__sfp_lock_acquire>:
 8014a90:	4801      	ldr	r0, [pc, #4]	@ (8014a98 <__sfp_lock_acquire+0x8>)
 8014a92:	f000 ba46 	b.w	8014f22 <__retarget_lock_acquire_recursive>
 8014a96:	bf00      	nop
 8014a98:	200011c5 	.word	0x200011c5

08014a9c <__sfp_lock_release>:
 8014a9c:	4801      	ldr	r0, [pc, #4]	@ (8014aa4 <__sfp_lock_release+0x8>)
 8014a9e:	f000 ba41 	b.w	8014f24 <__retarget_lock_release_recursive>
 8014aa2:	bf00      	nop
 8014aa4:	200011c5 	.word	0x200011c5

08014aa8 <__sinit>:
 8014aa8:	b510      	push	{r4, lr}
 8014aaa:	4604      	mov	r4, r0
 8014aac:	f7ff fff0 	bl	8014a90 <__sfp_lock_acquire>
 8014ab0:	6a23      	ldr	r3, [r4, #32]
 8014ab2:	b11b      	cbz	r3, 8014abc <__sinit+0x14>
 8014ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014ab8:	f7ff bff0 	b.w	8014a9c <__sfp_lock_release>
 8014abc:	4b04      	ldr	r3, [pc, #16]	@ (8014ad0 <__sinit+0x28>)
 8014abe:	6223      	str	r3, [r4, #32]
 8014ac0:	4b04      	ldr	r3, [pc, #16]	@ (8014ad4 <__sinit+0x2c>)
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d1f5      	bne.n	8014ab4 <__sinit+0xc>
 8014ac8:	f7ff ffc4 	bl	8014a54 <global_stdio_init.part.0>
 8014acc:	e7f2      	b.n	8014ab4 <__sinit+0xc>
 8014ace:	bf00      	nop
 8014ad0:	08014a15 	.word	0x08014a15
 8014ad4:	200011bc 	.word	0x200011bc

08014ad8 <_fwalk_sglue>:
 8014ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014adc:	4607      	mov	r7, r0
 8014ade:	4688      	mov	r8, r1
 8014ae0:	4614      	mov	r4, r2
 8014ae2:	2600      	movs	r6, #0
 8014ae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014ae8:	f1b9 0901 	subs.w	r9, r9, #1
 8014aec:	d505      	bpl.n	8014afa <_fwalk_sglue+0x22>
 8014aee:	6824      	ldr	r4, [r4, #0]
 8014af0:	2c00      	cmp	r4, #0
 8014af2:	d1f7      	bne.n	8014ae4 <_fwalk_sglue+0xc>
 8014af4:	4630      	mov	r0, r6
 8014af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014afa:	89ab      	ldrh	r3, [r5, #12]
 8014afc:	2b01      	cmp	r3, #1
 8014afe:	d907      	bls.n	8014b10 <_fwalk_sglue+0x38>
 8014b00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014b04:	3301      	adds	r3, #1
 8014b06:	d003      	beq.n	8014b10 <_fwalk_sglue+0x38>
 8014b08:	4629      	mov	r1, r5
 8014b0a:	4638      	mov	r0, r7
 8014b0c:	47c0      	blx	r8
 8014b0e:	4306      	orrs	r6, r0
 8014b10:	3568      	adds	r5, #104	@ 0x68
 8014b12:	e7e9      	b.n	8014ae8 <_fwalk_sglue+0x10>

08014b14 <iprintf>:
 8014b14:	b40f      	push	{r0, r1, r2, r3}
 8014b16:	b507      	push	{r0, r1, r2, lr}
 8014b18:	4906      	ldr	r1, [pc, #24]	@ (8014b34 <iprintf+0x20>)
 8014b1a:	ab04      	add	r3, sp, #16
 8014b1c:	6808      	ldr	r0, [r1, #0]
 8014b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014b22:	6881      	ldr	r1, [r0, #8]
 8014b24:	9301      	str	r3, [sp, #4]
 8014b26:	f000 fbcb 	bl	80152c0 <_vfiprintf_r>
 8014b2a:	b003      	add	sp, #12
 8014b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014b30:	b004      	add	sp, #16
 8014b32:	4770      	bx	lr
 8014b34:	20000234 	.word	0x20000234

08014b38 <_puts_r>:
 8014b38:	6a03      	ldr	r3, [r0, #32]
 8014b3a:	b570      	push	{r4, r5, r6, lr}
 8014b3c:	6884      	ldr	r4, [r0, #8]
 8014b3e:	4605      	mov	r5, r0
 8014b40:	460e      	mov	r6, r1
 8014b42:	b90b      	cbnz	r3, 8014b48 <_puts_r+0x10>
 8014b44:	f7ff ffb0 	bl	8014aa8 <__sinit>
 8014b48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014b4a:	07db      	lsls	r3, r3, #31
 8014b4c:	d405      	bmi.n	8014b5a <_puts_r+0x22>
 8014b4e:	89a3      	ldrh	r3, [r4, #12]
 8014b50:	0598      	lsls	r0, r3, #22
 8014b52:	d402      	bmi.n	8014b5a <_puts_r+0x22>
 8014b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b56:	f000 f9e4 	bl	8014f22 <__retarget_lock_acquire_recursive>
 8014b5a:	89a3      	ldrh	r3, [r4, #12]
 8014b5c:	0719      	lsls	r1, r3, #28
 8014b5e:	d502      	bpl.n	8014b66 <_puts_r+0x2e>
 8014b60:	6923      	ldr	r3, [r4, #16]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	d135      	bne.n	8014bd2 <_puts_r+0x9a>
 8014b66:	4621      	mov	r1, r4
 8014b68:	4628      	mov	r0, r5
 8014b6a:	f000 f8fb 	bl	8014d64 <__swsetup_r>
 8014b6e:	b380      	cbz	r0, 8014bd2 <_puts_r+0x9a>
 8014b70:	f04f 35ff 	mov.w	r5, #4294967295
 8014b74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014b76:	07da      	lsls	r2, r3, #31
 8014b78:	d405      	bmi.n	8014b86 <_puts_r+0x4e>
 8014b7a:	89a3      	ldrh	r3, [r4, #12]
 8014b7c:	059b      	lsls	r3, r3, #22
 8014b7e:	d402      	bmi.n	8014b86 <_puts_r+0x4e>
 8014b80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b82:	f000 f9cf 	bl	8014f24 <__retarget_lock_release_recursive>
 8014b86:	4628      	mov	r0, r5
 8014b88:	bd70      	pop	{r4, r5, r6, pc}
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	da04      	bge.n	8014b98 <_puts_r+0x60>
 8014b8e:	69a2      	ldr	r2, [r4, #24]
 8014b90:	429a      	cmp	r2, r3
 8014b92:	dc17      	bgt.n	8014bc4 <_puts_r+0x8c>
 8014b94:	290a      	cmp	r1, #10
 8014b96:	d015      	beq.n	8014bc4 <_puts_r+0x8c>
 8014b98:	6823      	ldr	r3, [r4, #0]
 8014b9a:	1c5a      	adds	r2, r3, #1
 8014b9c:	6022      	str	r2, [r4, #0]
 8014b9e:	7019      	strb	r1, [r3, #0]
 8014ba0:	68a3      	ldr	r3, [r4, #8]
 8014ba2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8014ba6:	3b01      	subs	r3, #1
 8014ba8:	60a3      	str	r3, [r4, #8]
 8014baa:	2900      	cmp	r1, #0
 8014bac:	d1ed      	bne.n	8014b8a <_puts_r+0x52>
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	da11      	bge.n	8014bd6 <_puts_r+0x9e>
 8014bb2:	4622      	mov	r2, r4
 8014bb4:	210a      	movs	r1, #10
 8014bb6:	4628      	mov	r0, r5
 8014bb8:	f000 f895 	bl	8014ce6 <__swbuf_r>
 8014bbc:	3001      	adds	r0, #1
 8014bbe:	d0d7      	beq.n	8014b70 <_puts_r+0x38>
 8014bc0:	250a      	movs	r5, #10
 8014bc2:	e7d7      	b.n	8014b74 <_puts_r+0x3c>
 8014bc4:	4622      	mov	r2, r4
 8014bc6:	4628      	mov	r0, r5
 8014bc8:	f000 f88d 	bl	8014ce6 <__swbuf_r>
 8014bcc:	3001      	adds	r0, #1
 8014bce:	d1e7      	bne.n	8014ba0 <_puts_r+0x68>
 8014bd0:	e7ce      	b.n	8014b70 <_puts_r+0x38>
 8014bd2:	3e01      	subs	r6, #1
 8014bd4:	e7e4      	b.n	8014ba0 <_puts_r+0x68>
 8014bd6:	6823      	ldr	r3, [r4, #0]
 8014bd8:	1c5a      	adds	r2, r3, #1
 8014bda:	6022      	str	r2, [r4, #0]
 8014bdc:	220a      	movs	r2, #10
 8014bde:	701a      	strb	r2, [r3, #0]
 8014be0:	e7ee      	b.n	8014bc0 <_puts_r+0x88>
	...

08014be4 <puts>:
 8014be4:	4b02      	ldr	r3, [pc, #8]	@ (8014bf0 <puts+0xc>)
 8014be6:	4601      	mov	r1, r0
 8014be8:	6818      	ldr	r0, [r3, #0]
 8014bea:	f7ff bfa5 	b.w	8014b38 <_puts_r>
 8014bee:	bf00      	nop
 8014bf0:	20000234 	.word	0x20000234

08014bf4 <sniprintf>:
 8014bf4:	b40c      	push	{r2, r3}
 8014bf6:	b530      	push	{r4, r5, lr}
 8014bf8:	4b18      	ldr	r3, [pc, #96]	@ (8014c5c <sniprintf+0x68>)
 8014bfa:	1e0c      	subs	r4, r1, #0
 8014bfc:	681d      	ldr	r5, [r3, #0]
 8014bfe:	b09d      	sub	sp, #116	@ 0x74
 8014c00:	da08      	bge.n	8014c14 <sniprintf+0x20>
 8014c02:	238b      	movs	r3, #139	@ 0x8b
 8014c04:	602b      	str	r3, [r5, #0]
 8014c06:	f04f 30ff 	mov.w	r0, #4294967295
 8014c0a:	b01d      	add	sp, #116	@ 0x74
 8014c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014c10:	b002      	add	sp, #8
 8014c12:	4770      	bx	lr
 8014c14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014c18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014c1c:	f04f 0300 	mov.w	r3, #0
 8014c20:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014c22:	bf14      	ite	ne
 8014c24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014c28:	4623      	moveq	r3, r4
 8014c2a:	9304      	str	r3, [sp, #16]
 8014c2c:	9307      	str	r3, [sp, #28]
 8014c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014c32:	9002      	str	r0, [sp, #8]
 8014c34:	9006      	str	r0, [sp, #24]
 8014c36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014c3a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014c3c:	ab21      	add	r3, sp, #132	@ 0x84
 8014c3e:	a902      	add	r1, sp, #8
 8014c40:	4628      	mov	r0, r5
 8014c42:	9301      	str	r3, [sp, #4]
 8014c44:	f000 fa16 	bl	8015074 <_svfiprintf_r>
 8014c48:	1c43      	adds	r3, r0, #1
 8014c4a:	bfbc      	itt	lt
 8014c4c:	238b      	movlt	r3, #139	@ 0x8b
 8014c4e:	602b      	strlt	r3, [r5, #0]
 8014c50:	2c00      	cmp	r4, #0
 8014c52:	d0da      	beq.n	8014c0a <sniprintf+0x16>
 8014c54:	9b02      	ldr	r3, [sp, #8]
 8014c56:	2200      	movs	r2, #0
 8014c58:	701a      	strb	r2, [r3, #0]
 8014c5a:	e7d6      	b.n	8014c0a <sniprintf+0x16>
 8014c5c:	20000234 	.word	0x20000234

08014c60 <__sread>:
 8014c60:	b510      	push	{r4, lr}
 8014c62:	460c      	mov	r4, r1
 8014c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c68:	f000 f8fc 	bl	8014e64 <_read_r>
 8014c6c:	2800      	cmp	r0, #0
 8014c6e:	bfab      	itete	ge
 8014c70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014c72:	89a3      	ldrhlt	r3, [r4, #12]
 8014c74:	181b      	addge	r3, r3, r0
 8014c76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014c7a:	bfac      	ite	ge
 8014c7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014c7e:	81a3      	strhlt	r3, [r4, #12]
 8014c80:	bd10      	pop	{r4, pc}

08014c82 <__swrite>:
 8014c82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c86:	461f      	mov	r7, r3
 8014c88:	898b      	ldrh	r3, [r1, #12]
 8014c8a:	05db      	lsls	r3, r3, #23
 8014c8c:	4605      	mov	r5, r0
 8014c8e:	460c      	mov	r4, r1
 8014c90:	4616      	mov	r6, r2
 8014c92:	d505      	bpl.n	8014ca0 <__swrite+0x1e>
 8014c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c98:	2302      	movs	r3, #2
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	f000 f8d0 	bl	8014e40 <_lseek_r>
 8014ca0:	89a3      	ldrh	r3, [r4, #12]
 8014ca2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014ca6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014caa:	81a3      	strh	r3, [r4, #12]
 8014cac:	4632      	mov	r2, r6
 8014cae:	463b      	mov	r3, r7
 8014cb0:	4628      	mov	r0, r5
 8014cb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014cb6:	f000 b8f7 	b.w	8014ea8 <_write_r>

08014cba <__sseek>:
 8014cba:	b510      	push	{r4, lr}
 8014cbc:	460c      	mov	r4, r1
 8014cbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014cc2:	f000 f8bd 	bl	8014e40 <_lseek_r>
 8014cc6:	1c43      	adds	r3, r0, #1
 8014cc8:	89a3      	ldrh	r3, [r4, #12]
 8014cca:	bf15      	itete	ne
 8014ccc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014cce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014cd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014cd6:	81a3      	strheq	r3, [r4, #12]
 8014cd8:	bf18      	it	ne
 8014cda:	81a3      	strhne	r3, [r4, #12]
 8014cdc:	bd10      	pop	{r4, pc}

08014cde <__sclose>:
 8014cde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ce2:	f000 b89d 	b.w	8014e20 <_close_r>

08014ce6 <__swbuf_r>:
 8014ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ce8:	460e      	mov	r6, r1
 8014cea:	4614      	mov	r4, r2
 8014cec:	4605      	mov	r5, r0
 8014cee:	b118      	cbz	r0, 8014cf8 <__swbuf_r+0x12>
 8014cf0:	6a03      	ldr	r3, [r0, #32]
 8014cf2:	b90b      	cbnz	r3, 8014cf8 <__swbuf_r+0x12>
 8014cf4:	f7ff fed8 	bl	8014aa8 <__sinit>
 8014cf8:	69a3      	ldr	r3, [r4, #24]
 8014cfa:	60a3      	str	r3, [r4, #8]
 8014cfc:	89a3      	ldrh	r3, [r4, #12]
 8014cfe:	071a      	lsls	r2, r3, #28
 8014d00:	d501      	bpl.n	8014d06 <__swbuf_r+0x20>
 8014d02:	6923      	ldr	r3, [r4, #16]
 8014d04:	b943      	cbnz	r3, 8014d18 <__swbuf_r+0x32>
 8014d06:	4621      	mov	r1, r4
 8014d08:	4628      	mov	r0, r5
 8014d0a:	f000 f82b 	bl	8014d64 <__swsetup_r>
 8014d0e:	b118      	cbz	r0, 8014d18 <__swbuf_r+0x32>
 8014d10:	f04f 37ff 	mov.w	r7, #4294967295
 8014d14:	4638      	mov	r0, r7
 8014d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d18:	6823      	ldr	r3, [r4, #0]
 8014d1a:	6922      	ldr	r2, [r4, #16]
 8014d1c:	1a98      	subs	r0, r3, r2
 8014d1e:	6963      	ldr	r3, [r4, #20]
 8014d20:	b2f6      	uxtb	r6, r6
 8014d22:	4283      	cmp	r3, r0
 8014d24:	4637      	mov	r7, r6
 8014d26:	dc05      	bgt.n	8014d34 <__swbuf_r+0x4e>
 8014d28:	4621      	mov	r1, r4
 8014d2a:	4628      	mov	r0, r5
 8014d2c:	f000 fdf0 	bl	8015910 <_fflush_r>
 8014d30:	2800      	cmp	r0, #0
 8014d32:	d1ed      	bne.n	8014d10 <__swbuf_r+0x2a>
 8014d34:	68a3      	ldr	r3, [r4, #8]
 8014d36:	3b01      	subs	r3, #1
 8014d38:	60a3      	str	r3, [r4, #8]
 8014d3a:	6823      	ldr	r3, [r4, #0]
 8014d3c:	1c5a      	adds	r2, r3, #1
 8014d3e:	6022      	str	r2, [r4, #0]
 8014d40:	701e      	strb	r6, [r3, #0]
 8014d42:	6962      	ldr	r2, [r4, #20]
 8014d44:	1c43      	adds	r3, r0, #1
 8014d46:	429a      	cmp	r2, r3
 8014d48:	d004      	beq.n	8014d54 <__swbuf_r+0x6e>
 8014d4a:	89a3      	ldrh	r3, [r4, #12]
 8014d4c:	07db      	lsls	r3, r3, #31
 8014d4e:	d5e1      	bpl.n	8014d14 <__swbuf_r+0x2e>
 8014d50:	2e0a      	cmp	r6, #10
 8014d52:	d1df      	bne.n	8014d14 <__swbuf_r+0x2e>
 8014d54:	4621      	mov	r1, r4
 8014d56:	4628      	mov	r0, r5
 8014d58:	f000 fdda 	bl	8015910 <_fflush_r>
 8014d5c:	2800      	cmp	r0, #0
 8014d5e:	d0d9      	beq.n	8014d14 <__swbuf_r+0x2e>
 8014d60:	e7d6      	b.n	8014d10 <__swbuf_r+0x2a>
	...

08014d64 <__swsetup_r>:
 8014d64:	b538      	push	{r3, r4, r5, lr}
 8014d66:	4b29      	ldr	r3, [pc, #164]	@ (8014e0c <__swsetup_r+0xa8>)
 8014d68:	4605      	mov	r5, r0
 8014d6a:	6818      	ldr	r0, [r3, #0]
 8014d6c:	460c      	mov	r4, r1
 8014d6e:	b118      	cbz	r0, 8014d78 <__swsetup_r+0x14>
 8014d70:	6a03      	ldr	r3, [r0, #32]
 8014d72:	b90b      	cbnz	r3, 8014d78 <__swsetup_r+0x14>
 8014d74:	f7ff fe98 	bl	8014aa8 <__sinit>
 8014d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d7c:	0719      	lsls	r1, r3, #28
 8014d7e:	d422      	bmi.n	8014dc6 <__swsetup_r+0x62>
 8014d80:	06da      	lsls	r2, r3, #27
 8014d82:	d407      	bmi.n	8014d94 <__swsetup_r+0x30>
 8014d84:	2209      	movs	r2, #9
 8014d86:	602a      	str	r2, [r5, #0]
 8014d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d8c:	81a3      	strh	r3, [r4, #12]
 8014d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8014d92:	e033      	b.n	8014dfc <__swsetup_r+0x98>
 8014d94:	0758      	lsls	r0, r3, #29
 8014d96:	d512      	bpl.n	8014dbe <__swsetup_r+0x5a>
 8014d98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014d9a:	b141      	cbz	r1, 8014dae <__swsetup_r+0x4a>
 8014d9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014da0:	4299      	cmp	r1, r3
 8014da2:	d002      	beq.n	8014daa <__swsetup_r+0x46>
 8014da4:	4628      	mov	r0, r5
 8014da6:	f000 f8bf 	bl	8014f28 <_free_r>
 8014daa:	2300      	movs	r3, #0
 8014dac:	6363      	str	r3, [r4, #52]	@ 0x34
 8014dae:	89a3      	ldrh	r3, [r4, #12]
 8014db0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014db4:	81a3      	strh	r3, [r4, #12]
 8014db6:	2300      	movs	r3, #0
 8014db8:	6063      	str	r3, [r4, #4]
 8014dba:	6923      	ldr	r3, [r4, #16]
 8014dbc:	6023      	str	r3, [r4, #0]
 8014dbe:	89a3      	ldrh	r3, [r4, #12]
 8014dc0:	f043 0308 	orr.w	r3, r3, #8
 8014dc4:	81a3      	strh	r3, [r4, #12]
 8014dc6:	6923      	ldr	r3, [r4, #16]
 8014dc8:	b94b      	cbnz	r3, 8014dde <__swsetup_r+0x7a>
 8014dca:	89a3      	ldrh	r3, [r4, #12]
 8014dcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014dd4:	d003      	beq.n	8014dde <__swsetup_r+0x7a>
 8014dd6:	4621      	mov	r1, r4
 8014dd8:	4628      	mov	r0, r5
 8014dda:	f000 fde7 	bl	80159ac <__smakebuf_r>
 8014dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014de2:	f013 0201 	ands.w	r2, r3, #1
 8014de6:	d00a      	beq.n	8014dfe <__swsetup_r+0x9a>
 8014de8:	2200      	movs	r2, #0
 8014dea:	60a2      	str	r2, [r4, #8]
 8014dec:	6962      	ldr	r2, [r4, #20]
 8014dee:	4252      	negs	r2, r2
 8014df0:	61a2      	str	r2, [r4, #24]
 8014df2:	6922      	ldr	r2, [r4, #16]
 8014df4:	b942      	cbnz	r2, 8014e08 <__swsetup_r+0xa4>
 8014df6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014dfa:	d1c5      	bne.n	8014d88 <__swsetup_r+0x24>
 8014dfc:	bd38      	pop	{r3, r4, r5, pc}
 8014dfe:	0799      	lsls	r1, r3, #30
 8014e00:	bf58      	it	pl
 8014e02:	6962      	ldrpl	r2, [r4, #20]
 8014e04:	60a2      	str	r2, [r4, #8]
 8014e06:	e7f4      	b.n	8014df2 <__swsetup_r+0x8e>
 8014e08:	2000      	movs	r0, #0
 8014e0a:	e7f7      	b.n	8014dfc <__swsetup_r+0x98>
 8014e0c:	20000234 	.word	0x20000234

08014e10 <memset>:
 8014e10:	4402      	add	r2, r0
 8014e12:	4603      	mov	r3, r0
 8014e14:	4293      	cmp	r3, r2
 8014e16:	d100      	bne.n	8014e1a <memset+0xa>
 8014e18:	4770      	bx	lr
 8014e1a:	f803 1b01 	strb.w	r1, [r3], #1
 8014e1e:	e7f9      	b.n	8014e14 <memset+0x4>

08014e20 <_close_r>:
 8014e20:	b538      	push	{r3, r4, r5, lr}
 8014e22:	4d06      	ldr	r5, [pc, #24]	@ (8014e3c <_close_r+0x1c>)
 8014e24:	2300      	movs	r3, #0
 8014e26:	4604      	mov	r4, r0
 8014e28:	4608      	mov	r0, r1
 8014e2a:	602b      	str	r3, [r5, #0]
 8014e2c:	f7ed fcc7 	bl	80027be <_close>
 8014e30:	1c43      	adds	r3, r0, #1
 8014e32:	d102      	bne.n	8014e3a <_close_r+0x1a>
 8014e34:	682b      	ldr	r3, [r5, #0]
 8014e36:	b103      	cbz	r3, 8014e3a <_close_r+0x1a>
 8014e38:	6023      	str	r3, [r4, #0]
 8014e3a:	bd38      	pop	{r3, r4, r5, pc}
 8014e3c:	200011c0 	.word	0x200011c0

08014e40 <_lseek_r>:
 8014e40:	b538      	push	{r3, r4, r5, lr}
 8014e42:	4d07      	ldr	r5, [pc, #28]	@ (8014e60 <_lseek_r+0x20>)
 8014e44:	4604      	mov	r4, r0
 8014e46:	4608      	mov	r0, r1
 8014e48:	4611      	mov	r1, r2
 8014e4a:	2200      	movs	r2, #0
 8014e4c:	602a      	str	r2, [r5, #0]
 8014e4e:	461a      	mov	r2, r3
 8014e50:	f7ed fcdc 	bl	800280c <_lseek>
 8014e54:	1c43      	adds	r3, r0, #1
 8014e56:	d102      	bne.n	8014e5e <_lseek_r+0x1e>
 8014e58:	682b      	ldr	r3, [r5, #0]
 8014e5a:	b103      	cbz	r3, 8014e5e <_lseek_r+0x1e>
 8014e5c:	6023      	str	r3, [r4, #0]
 8014e5e:	bd38      	pop	{r3, r4, r5, pc}
 8014e60:	200011c0 	.word	0x200011c0

08014e64 <_read_r>:
 8014e64:	b538      	push	{r3, r4, r5, lr}
 8014e66:	4d07      	ldr	r5, [pc, #28]	@ (8014e84 <_read_r+0x20>)
 8014e68:	4604      	mov	r4, r0
 8014e6a:	4608      	mov	r0, r1
 8014e6c:	4611      	mov	r1, r2
 8014e6e:	2200      	movs	r2, #0
 8014e70:	602a      	str	r2, [r5, #0]
 8014e72:	461a      	mov	r2, r3
 8014e74:	f7ed fc86 	bl	8002784 <_read>
 8014e78:	1c43      	adds	r3, r0, #1
 8014e7a:	d102      	bne.n	8014e82 <_read_r+0x1e>
 8014e7c:	682b      	ldr	r3, [r5, #0]
 8014e7e:	b103      	cbz	r3, 8014e82 <_read_r+0x1e>
 8014e80:	6023      	str	r3, [r4, #0]
 8014e82:	bd38      	pop	{r3, r4, r5, pc}
 8014e84:	200011c0 	.word	0x200011c0

08014e88 <_sbrk_r>:
 8014e88:	b538      	push	{r3, r4, r5, lr}
 8014e8a:	4d06      	ldr	r5, [pc, #24]	@ (8014ea4 <_sbrk_r+0x1c>)
 8014e8c:	2300      	movs	r3, #0
 8014e8e:	4604      	mov	r4, r0
 8014e90:	4608      	mov	r0, r1
 8014e92:	602b      	str	r3, [r5, #0]
 8014e94:	f7ed fcc8 	bl	8002828 <_sbrk>
 8014e98:	1c43      	adds	r3, r0, #1
 8014e9a:	d102      	bne.n	8014ea2 <_sbrk_r+0x1a>
 8014e9c:	682b      	ldr	r3, [r5, #0]
 8014e9e:	b103      	cbz	r3, 8014ea2 <_sbrk_r+0x1a>
 8014ea0:	6023      	str	r3, [r4, #0]
 8014ea2:	bd38      	pop	{r3, r4, r5, pc}
 8014ea4:	200011c0 	.word	0x200011c0

08014ea8 <_write_r>:
 8014ea8:	b538      	push	{r3, r4, r5, lr}
 8014eaa:	4d07      	ldr	r5, [pc, #28]	@ (8014ec8 <_write_r+0x20>)
 8014eac:	4604      	mov	r4, r0
 8014eae:	4608      	mov	r0, r1
 8014eb0:	4611      	mov	r1, r2
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	602a      	str	r2, [r5, #0]
 8014eb6:	461a      	mov	r2, r3
 8014eb8:	f7ec f88b 	bl	8000fd2 <_write>
 8014ebc:	1c43      	adds	r3, r0, #1
 8014ebe:	d102      	bne.n	8014ec6 <_write_r+0x1e>
 8014ec0:	682b      	ldr	r3, [r5, #0]
 8014ec2:	b103      	cbz	r3, 8014ec6 <_write_r+0x1e>
 8014ec4:	6023      	str	r3, [r4, #0]
 8014ec6:	bd38      	pop	{r3, r4, r5, pc}
 8014ec8:	200011c0 	.word	0x200011c0

08014ecc <__errno>:
 8014ecc:	4b01      	ldr	r3, [pc, #4]	@ (8014ed4 <__errno+0x8>)
 8014ece:	6818      	ldr	r0, [r3, #0]
 8014ed0:	4770      	bx	lr
 8014ed2:	bf00      	nop
 8014ed4:	20000234 	.word	0x20000234

08014ed8 <__libc_init_array>:
 8014ed8:	b570      	push	{r4, r5, r6, lr}
 8014eda:	4d0d      	ldr	r5, [pc, #52]	@ (8014f10 <__libc_init_array+0x38>)
 8014edc:	4c0d      	ldr	r4, [pc, #52]	@ (8014f14 <__libc_init_array+0x3c>)
 8014ede:	1b64      	subs	r4, r4, r5
 8014ee0:	10a4      	asrs	r4, r4, #2
 8014ee2:	2600      	movs	r6, #0
 8014ee4:	42a6      	cmp	r6, r4
 8014ee6:	d109      	bne.n	8014efc <__libc_init_array+0x24>
 8014ee8:	4d0b      	ldr	r5, [pc, #44]	@ (8014f18 <__libc_init_array+0x40>)
 8014eea:	4c0c      	ldr	r4, [pc, #48]	@ (8014f1c <__libc_init_array+0x44>)
 8014eec:	f001 fdb2 	bl	8016a54 <_init>
 8014ef0:	1b64      	subs	r4, r4, r5
 8014ef2:	10a4      	asrs	r4, r4, #2
 8014ef4:	2600      	movs	r6, #0
 8014ef6:	42a6      	cmp	r6, r4
 8014ef8:	d105      	bne.n	8014f06 <__libc_init_array+0x2e>
 8014efa:	bd70      	pop	{r4, r5, r6, pc}
 8014efc:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f00:	4798      	blx	r3
 8014f02:	3601      	adds	r6, #1
 8014f04:	e7ee      	b.n	8014ee4 <__libc_init_array+0xc>
 8014f06:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f0a:	4798      	blx	r3
 8014f0c:	3601      	adds	r6, #1
 8014f0e:	e7f2      	b.n	8014ef6 <__libc_init_array+0x1e>
 8014f10:	08017898 	.word	0x08017898
 8014f14:	08017898 	.word	0x08017898
 8014f18:	08017898 	.word	0x08017898
 8014f1c:	0801789c 	.word	0x0801789c

08014f20 <__retarget_lock_init_recursive>:
 8014f20:	4770      	bx	lr

08014f22 <__retarget_lock_acquire_recursive>:
 8014f22:	4770      	bx	lr

08014f24 <__retarget_lock_release_recursive>:
 8014f24:	4770      	bx	lr
	...

08014f28 <_free_r>:
 8014f28:	b538      	push	{r3, r4, r5, lr}
 8014f2a:	4605      	mov	r5, r0
 8014f2c:	2900      	cmp	r1, #0
 8014f2e:	d041      	beq.n	8014fb4 <_free_r+0x8c>
 8014f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f34:	1f0c      	subs	r4, r1, #4
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	bfb8      	it	lt
 8014f3a:	18e4      	addlt	r4, r4, r3
 8014f3c:	f7ff fd1c 	bl	8014978 <__malloc_lock>
 8014f40:	4a1d      	ldr	r2, [pc, #116]	@ (8014fb8 <_free_r+0x90>)
 8014f42:	6813      	ldr	r3, [r2, #0]
 8014f44:	b933      	cbnz	r3, 8014f54 <_free_r+0x2c>
 8014f46:	6063      	str	r3, [r4, #4]
 8014f48:	6014      	str	r4, [r2, #0]
 8014f4a:	4628      	mov	r0, r5
 8014f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f50:	f7ff bd18 	b.w	8014984 <__malloc_unlock>
 8014f54:	42a3      	cmp	r3, r4
 8014f56:	d908      	bls.n	8014f6a <_free_r+0x42>
 8014f58:	6820      	ldr	r0, [r4, #0]
 8014f5a:	1821      	adds	r1, r4, r0
 8014f5c:	428b      	cmp	r3, r1
 8014f5e:	bf01      	itttt	eq
 8014f60:	6819      	ldreq	r1, [r3, #0]
 8014f62:	685b      	ldreq	r3, [r3, #4]
 8014f64:	1809      	addeq	r1, r1, r0
 8014f66:	6021      	streq	r1, [r4, #0]
 8014f68:	e7ed      	b.n	8014f46 <_free_r+0x1e>
 8014f6a:	461a      	mov	r2, r3
 8014f6c:	685b      	ldr	r3, [r3, #4]
 8014f6e:	b10b      	cbz	r3, 8014f74 <_free_r+0x4c>
 8014f70:	42a3      	cmp	r3, r4
 8014f72:	d9fa      	bls.n	8014f6a <_free_r+0x42>
 8014f74:	6811      	ldr	r1, [r2, #0]
 8014f76:	1850      	adds	r0, r2, r1
 8014f78:	42a0      	cmp	r0, r4
 8014f7a:	d10b      	bne.n	8014f94 <_free_r+0x6c>
 8014f7c:	6820      	ldr	r0, [r4, #0]
 8014f7e:	4401      	add	r1, r0
 8014f80:	1850      	adds	r0, r2, r1
 8014f82:	4283      	cmp	r3, r0
 8014f84:	6011      	str	r1, [r2, #0]
 8014f86:	d1e0      	bne.n	8014f4a <_free_r+0x22>
 8014f88:	6818      	ldr	r0, [r3, #0]
 8014f8a:	685b      	ldr	r3, [r3, #4]
 8014f8c:	6053      	str	r3, [r2, #4]
 8014f8e:	4408      	add	r0, r1
 8014f90:	6010      	str	r0, [r2, #0]
 8014f92:	e7da      	b.n	8014f4a <_free_r+0x22>
 8014f94:	d902      	bls.n	8014f9c <_free_r+0x74>
 8014f96:	230c      	movs	r3, #12
 8014f98:	602b      	str	r3, [r5, #0]
 8014f9a:	e7d6      	b.n	8014f4a <_free_r+0x22>
 8014f9c:	6820      	ldr	r0, [r4, #0]
 8014f9e:	1821      	adds	r1, r4, r0
 8014fa0:	428b      	cmp	r3, r1
 8014fa2:	bf04      	itt	eq
 8014fa4:	6819      	ldreq	r1, [r3, #0]
 8014fa6:	685b      	ldreq	r3, [r3, #4]
 8014fa8:	6063      	str	r3, [r4, #4]
 8014faa:	bf04      	itt	eq
 8014fac:	1809      	addeq	r1, r1, r0
 8014fae:	6021      	streq	r1, [r4, #0]
 8014fb0:	6054      	str	r4, [r2, #4]
 8014fb2:	e7ca      	b.n	8014f4a <_free_r+0x22>
 8014fb4:	bd38      	pop	{r3, r4, r5, pc}
 8014fb6:	bf00      	nop
 8014fb8:	20001080 	.word	0x20001080

08014fbc <__ssputs_r>:
 8014fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014fc0:	688e      	ldr	r6, [r1, #8]
 8014fc2:	461f      	mov	r7, r3
 8014fc4:	42be      	cmp	r6, r7
 8014fc6:	680b      	ldr	r3, [r1, #0]
 8014fc8:	4682      	mov	sl, r0
 8014fca:	460c      	mov	r4, r1
 8014fcc:	4690      	mov	r8, r2
 8014fce:	d82d      	bhi.n	801502c <__ssputs_r+0x70>
 8014fd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014fd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014fd8:	d026      	beq.n	8015028 <__ssputs_r+0x6c>
 8014fda:	6965      	ldr	r5, [r4, #20]
 8014fdc:	6909      	ldr	r1, [r1, #16]
 8014fde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014fe2:	eba3 0901 	sub.w	r9, r3, r1
 8014fe6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014fea:	1c7b      	adds	r3, r7, #1
 8014fec:	444b      	add	r3, r9
 8014fee:	106d      	asrs	r5, r5, #1
 8014ff0:	429d      	cmp	r5, r3
 8014ff2:	bf38      	it	cc
 8014ff4:	461d      	movcc	r5, r3
 8014ff6:	0553      	lsls	r3, r2, #21
 8014ff8:	d527      	bpl.n	801504a <__ssputs_r+0x8e>
 8014ffa:	4629      	mov	r1, r5
 8014ffc:	f7ff fc3c 	bl	8014878 <_malloc_r>
 8015000:	4606      	mov	r6, r0
 8015002:	b360      	cbz	r0, 801505e <__ssputs_r+0xa2>
 8015004:	6921      	ldr	r1, [r4, #16]
 8015006:	464a      	mov	r2, r9
 8015008:	f000 fd48 	bl	8015a9c <memcpy>
 801500c:	89a3      	ldrh	r3, [r4, #12]
 801500e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015012:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015016:	81a3      	strh	r3, [r4, #12]
 8015018:	6126      	str	r6, [r4, #16]
 801501a:	6165      	str	r5, [r4, #20]
 801501c:	444e      	add	r6, r9
 801501e:	eba5 0509 	sub.w	r5, r5, r9
 8015022:	6026      	str	r6, [r4, #0]
 8015024:	60a5      	str	r5, [r4, #8]
 8015026:	463e      	mov	r6, r7
 8015028:	42be      	cmp	r6, r7
 801502a:	d900      	bls.n	801502e <__ssputs_r+0x72>
 801502c:	463e      	mov	r6, r7
 801502e:	6820      	ldr	r0, [r4, #0]
 8015030:	4632      	mov	r2, r6
 8015032:	4641      	mov	r1, r8
 8015034:	f000 fcf6 	bl	8015a24 <memmove>
 8015038:	68a3      	ldr	r3, [r4, #8]
 801503a:	1b9b      	subs	r3, r3, r6
 801503c:	60a3      	str	r3, [r4, #8]
 801503e:	6823      	ldr	r3, [r4, #0]
 8015040:	4433      	add	r3, r6
 8015042:	6023      	str	r3, [r4, #0]
 8015044:	2000      	movs	r0, #0
 8015046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801504a:	462a      	mov	r2, r5
 801504c:	f000 fd34 	bl	8015ab8 <_realloc_r>
 8015050:	4606      	mov	r6, r0
 8015052:	2800      	cmp	r0, #0
 8015054:	d1e0      	bne.n	8015018 <__ssputs_r+0x5c>
 8015056:	6921      	ldr	r1, [r4, #16]
 8015058:	4650      	mov	r0, sl
 801505a:	f7ff ff65 	bl	8014f28 <_free_r>
 801505e:	230c      	movs	r3, #12
 8015060:	f8ca 3000 	str.w	r3, [sl]
 8015064:	89a3      	ldrh	r3, [r4, #12]
 8015066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801506a:	81a3      	strh	r3, [r4, #12]
 801506c:	f04f 30ff 	mov.w	r0, #4294967295
 8015070:	e7e9      	b.n	8015046 <__ssputs_r+0x8a>
	...

08015074 <_svfiprintf_r>:
 8015074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015078:	4698      	mov	r8, r3
 801507a:	898b      	ldrh	r3, [r1, #12]
 801507c:	061b      	lsls	r3, r3, #24
 801507e:	b09d      	sub	sp, #116	@ 0x74
 8015080:	4607      	mov	r7, r0
 8015082:	460d      	mov	r5, r1
 8015084:	4614      	mov	r4, r2
 8015086:	d510      	bpl.n	80150aa <_svfiprintf_r+0x36>
 8015088:	690b      	ldr	r3, [r1, #16]
 801508a:	b973      	cbnz	r3, 80150aa <_svfiprintf_r+0x36>
 801508c:	2140      	movs	r1, #64	@ 0x40
 801508e:	f7ff fbf3 	bl	8014878 <_malloc_r>
 8015092:	6028      	str	r0, [r5, #0]
 8015094:	6128      	str	r0, [r5, #16]
 8015096:	b930      	cbnz	r0, 80150a6 <_svfiprintf_r+0x32>
 8015098:	230c      	movs	r3, #12
 801509a:	603b      	str	r3, [r7, #0]
 801509c:	f04f 30ff 	mov.w	r0, #4294967295
 80150a0:	b01d      	add	sp, #116	@ 0x74
 80150a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150a6:	2340      	movs	r3, #64	@ 0x40
 80150a8:	616b      	str	r3, [r5, #20]
 80150aa:	2300      	movs	r3, #0
 80150ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80150ae:	2320      	movs	r3, #32
 80150b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80150b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80150b8:	2330      	movs	r3, #48	@ 0x30
 80150ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015258 <_svfiprintf_r+0x1e4>
 80150be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80150c2:	f04f 0901 	mov.w	r9, #1
 80150c6:	4623      	mov	r3, r4
 80150c8:	469a      	mov	sl, r3
 80150ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80150ce:	b10a      	cbz	r2, 80150d4 <_svfiprintf_r+0x60>
 80150d0:	2a25      	cmp	r2, #37	@ 0x25
 80150d2:	d1f9      	bne.n	80150c8 <_svfiprintf_r+0x54>
 80150d4:	ebba 0b04 	subs.w	fp, sl, r4
 80150d8:	d00b      	beq.n	80150f2 <_svfiprintf_r+0x7e>
 80150da:	465b      	mov	r3, fp
 80150dc:	4622      	mov	r2, r4
 80150de:	4629      	mov	r1, r5
 80150e0:	4638      	mov	r0, r7
 80150e2:	f7ff ff6b 	bl	8014fbc <__ssputs_r>
 80150e6:	3001      	adds	r0, #1
 80150e8:	f000 80a7 	beq.w	801523a <_svfiprintf_r+0x1c6>
 80150ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80150ee:	445a      	add	r2, fp
 80150f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80150f2:	f89a 3000 	ldrb.w	r3, [sl]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	f000 809f 	beq.w	801523a <_svfiprintf_r+0x1c6>
 80150fc:	2300      	movs	r3, #0
 80150fe:	f04f 32ff 	mov.w	r2, #4294967295
 8015102:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015106:	f10a 0a01 	add.w	sl, sl, #1
 801510a:	9304      	str	r3, [sp, #16]
 801510c:	9307      	str	r3, [sp, #28]
 801510e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015112:	931a      	str	r3, [sp, #104]	@ 0x68
 8015114:	4654      	mov	r4, sl
 8015116:	2205      	movs	r2, #5
 8015118:	f814 1b01 	ldrb.w	r1, [r4], #1
 801511c:	484e      	ldr	r0, [pc, #312]	@ (8015258 <_svfiprintf_r+0x1e4>)
 801511e:	f7eb f867 	bl	80001f0 <memchr>
 8015122:	9a04      	ldr	r2, [sp, #16]
 8015124:	b9d8      	cbnz	r0, 801515e <_svfiprintf_r+0xea>
 8015126:	06d0      	lsls	r0, r2, #27
 8015128:	bf44      	itt	mi
 801512a:	2320      	movmi	r3, #32
 801512c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015130:	0711      	lsls	r1, r2, #28
 8015132:	bf44      	itt	mi
 8015134:	232b      	movmi	r3, #43	@ 0x2b
 8015136:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801513a:	f89a 3000 	ldrb.w	r3, [sl]
 801513e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015140:	d015      	beq.n	801516e <_svfiprintf_r+0xfa>
 8015142:	9a07      	ldr	r2, [sp, #28]
 8015144:	4654      	mov	r4, sl
 8015146:	2000      	movs	r0, #0
 8015148:	f04f 0c0a 	mov.w	ip, #10
 801514c:	4621      	mov	r1, r4
 801514e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015152:	3b30      	subs	r3, #48	@ 0x30
 8015154:	2b09      	cmp	r3, #9
 8015156:	d94b      	bls.n	80151f0 <_svfiprintf_r+0x17c>
 8015158:	b1b0      	cbz	r0, 8015188 <_svfiprintf_r+0x114>
 801515a:	9207      	str	r2, [sp, #28]
 801515c:	e014      	b.n	8015188 <_svfiprintf_r+0x114>
 801515e:	eba0 0308 	sub.w	r3, r0, r8
 8015162:	fa09 f303 	lsl.w	r3, r9, r3
 8015166:	4313      	orrs	r3, r2
 8015168:	9304      	str	r3, [sp, #16]
 801516a:	46a2      	mov	sl, r4
 801516c:	e7d2      	b.n	8015114 <_svfiprintf_r+0xa0>
 801516e:	9b03      	ldr	r3, [sp, #12]
 8015170:	1d19      	adds	r1, r3, #4
 8015172:	681b      	ldr	r3, [r3, #0]
 8015174:	9103      	str	r1, [sp, #12]
 8015176:	2b00      	cmp	r3, #0
 8015178:	bfbb      	ittet	lt
 801517a:	425b      	neglt	r3, r3
 801517c:	f042 0202 	orrlt.w	r2, r2, #2
 8015180:	9307      	strge	r3, [sp, #28]
 8015182:	9307      	strlt	r3, [sp, #28]
 8015184:	bfb8      	it	lt
 8015186:	9204      	strlt	r2, [sp, #16]
 8015188:	7823      	ldrb	r3, [r4, #0]
 801518a:	2b2e      	cmp	r3, #46	@ 0x2e
 801518c:	d10a      	bne.n	80151a4 <_svfiprintf_r+0x130>
 801518e:	7863      	ldrb	r3, [r4, #1]
 8015190:	2b2a      	cmp	r3, #42	@ 0x2a
 8015192:	d132      	bne.n	80151fa <_svfiprintf_r+0x186>
 8015194:	9b03      	ldr	r3, [sp, #12]
 8015196:	1d1a      	adds	r2, r3, #4
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	9203      	str	r2, [sp, #12]
 801519c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80151a0:	3402      	adds	r4, #2
 80151a2:	9305      	str	r3, [sp, #20]
 80151a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015268 <_svfiprintf_r+0x1f4>
 80151a8:	7821      	ldrb	r1, [r4, #0]
 80151aa:	2203      	movs	r2, #3
 80151ac:	4650      	mov	r0, sl
 80151ae:	f7eb f81f 	bl	80001f0 <memchr>
 80151b2:	b138      	cbz	r0, 80151c4 <_svfiprintf_r+0x150>
 80151b4:	9b04      	ldr	r3, [sp, #16]
 80151b6:	eba0 000a 	sub.w	r0, r0, sl
 80151ba:	2240      	movs	r2, #64	@ 0x40
 80151bc:	4082      	lsls	r2, r0
 80151be:	4313      	orrs	r3, r2
 80151c0:	3401      	adds	r4, #1
 80151c2:	9304      	str	r3, [sp, #16]
 80151c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151c8:	4824      	ldr	r0, [pc, #144]	@ (801525c <_svfiprintf_r+0x1e8>)
 80151ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80151ce:	2206      	movs	r2, #6
 80151d0:	f7eb f80e 	bl	80001f0 <memchr>
 80151d4:	2800      	cmp	r0, #0
 80151d6:	d036      	beq.n	8015246 <_svfiprintf_r+0x1d2>
 80151d8:	4b21      	ldr	r3, [pc, #132]	@ (8015260 <_svfiprintf_r+0x1ec>)
 80151da:	bb1b      	cbnz	r3, 8015224 <_svfiprintf_r+0x1b0>
 80151dc:	9b03      	ldr	r3, [sp, #12]
 80151de:	3307      	adds	r3, #7
 80151e0:	f023 0307 	bic.w	r3, r3, #7
 80151e4:	3308      	adds	r3, #8
 80151e6:	9303      	str	r3, [sp, #12]
 80151e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151ea:	4433      	add	r3, r6
 80151ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80151ee:	e76a      	b.n	80150c6 <_svfiprintf_r+0x52>
 80151f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80151f4:	460c      	mov	r4, r1
 80151f6:	2001      	movs	r0, #1
 80151f8:	e7a8      	b.n	801514c <_svfiprintf_r+0xd8>
 80151fa:	2300      	movs	r3, #0
 80151fc:	3401      	adds	r4, #1
 80151fe:	9305      	str	r3, [sp, #20]
 8015200:	4619      	mov	r1, r3
 8015202:	f04f 0c0a 	mov.w	ip, #10
 8015206:	4620      	mov	r0, r4
 8015208:	f810 2b01 	ldrb.w	r2, [r0], #1
 801520c:	3a30      	subs	r2, #48	@ 0x30
 801520e:	2a09      	cmp	r2, #9
 8015210:	d903      	bls.n	801521a <_svfiprintf_r+0x1a6>
 8015212:	2b00      	cmp	r3, #0
 8015214:	d0c6      	beq.n	80151a4 <_svfiprintf_r+0x130>
 8015216:	9105      	str	r1, [sp, #20]
 8015218:	e7c4      	b.n	80151a4 <_svfiprintf_r+0x130>
 801521a:	fb0c 2101 	mla	r1, ip, r1, r2
 801521e:	4604      	mov	r4, r0
 8015220:	2301      	movs	r3, #1
 8015222:	e7f0      	b.n	8015206 <_svfiprintf_r+0x192>
 8015224:	ab03      	add	r3, sp, #12
 8015226:	9300      	str	r3, [sp, #0]
 8015228:	462a      	mov	r2, r5
 801522a:	4b0e      	ldr	r3, [pc, #56]	@ (8015264 <_svfiprintf_r+0x1f0>)
 801522c:	a904      	add	r1, sp, #16
 801522e:	4638      	mov	r0, r7
 8015230:	f3af 8000 	nop.w
 8015234:	1c42      	adds	r2, r0, #1
 8015236:	4606      	mov	r6, r0
 8015238:	d1d6      	bne.n	80151e8 <_svfiprintf_r+0x174>
 801523a:	89ab      	ldrh	r3, [r5, #12]
 801523c:	065b      	lsls	r3, r3, #25
 801523e:	f53f af2d 	bmi.w	801509c <_svfiprintf_r+0x28>
 8015242:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015244:	e72c      	b.n	80150a0 <_svfiprintf_r+0x2c>
 8015246:	ab03      	add	r3, sp, #12
 8015248:	9300      	str	r3, [sp, #0]
 801524a:	462a      	mov	r2, r5
 801524c:	4b05      	ldr	r3, [pc, #20]	@ (8015264 <_svfiprintf_r+0x1f0>)
 801524e:	a904      	add	r1, sp, #16
 8015250:	4638      	mov	r0, r7
 8015252:	f000 f9bb 	bl	80155cc <_printf_i>
 8015256:	e7ed      	b.n	8015234 <_svfiprintf_r+0x1c0>
 8015258:	08017818 	.word	0x08017818
 801525c:	08017822 	.word	0x08017822
 8015260:	00000000 	.word	0x00000000
 8015264:	08014fbd 	.word	0x08014fbd
 8015268:	0801781e 	.word	0x0801781e

0801526c <__sfputc_r>:
 801526c:	6893      	ldr	r3, [r2, #8]
 801526e:	3b01      	subs	r3, #1
 8015270:	2b00      	cmp	r3, #0
 8015272:	b410      	push	{r4}
 8015274:	6093      	str	r3, [r2, #8]
 8015276:	da08      	bge.n	801528a <__sfputc_r+0x1e>
 8015278:	6994      	ldr	r4, [r2, #24]
 801527a:	42a3      	cmp	r3, r4
 801527c:	db01      	blt.n	8015282 <__sfputc_r+0x16>
 801527e:	290a      	cmp	r1, #10
 8015280:	d103      	bne.n	801528a <__sfputc_r+0x1e>
 8015282:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015286:	f7ff bd2e 	b.w	8014ce6 <__swbuf_r>
 801528a:	6813      	ldr	r3, [r2, #0]
 801528c:	1c58      	adds	r0, r3, #1
 801528e:	6010      	str	r0, [r2, #0]
 8015290:	7019      	strb	r1, [r3, #0]
 8015292:	4608      	mov	r0, r1
 8015294:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015298:	4770      	bx	lr

0801529a <__sfputs_r>:
 801529a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801529c:	4606      	mov	r6, r0
 801529e:	460f      	mov	r7, r1
 80152a0:	4614      	mov	r4, r2
 80152a2:	18d5      	adds	r5, r2, r3
 80152a4:	42ac      	cmp	r4, r5
 80152a6:	d101      	bne.n	80152ac <__sfputs_r+0x12>
 80152a8:	2000      	movs	r0, #0
 80152aa:	e007      	b.n	80152bc <__sfputs_r+0x22>
 80152ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152b0:	463a      	mov	r2, r7
 80152b2:	4630      	mov	r0, r6
 80152b4:	f7ff ffda 	bl	801526c <__sfputc_r>
 80152b8:	1c43      	adds	r3, r0, #1
 80152ba:	d1f3      	bne.n	80152a4 <__sfputs_r+0xa>
 80152bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080152c0 <_vfiprintf_r>:
 80152c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152c4:	460d      	mov	r5, r1
 80152c6:	b09d      	sub	sp, #116	@ 0x74
 80152c8:	4614      	mov	r4, r2
 80152ca:	4698      	mov	r8, r3
 80152cc:	4606      	mov	r6, r0
 80152ce:	b118      	cbz	r0, 80152d8 <_vfiprintf_r+0x18>
 80152d0:	6a03      	ldr	r3, [r0, #32]
 80152d2:	b90b      	cbnz	r3, 80152d8 <_vfiprintf_r+0x18>
 80152d4:	f7ff fbe8 	bl	8014aa8 <__sinit>
 80152d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152da:	07d9      	lsls	r1, r3, #31
 80152dc:	d405      	bmi.n	80152ea <_vfiprintf_r+0x2a>
 80152de:	89ab      	ldrh	r3, [r5, #12]
 80152e0:	059a      	lsls	r2, r3, #22
 80152e2:	d402      	bmi.n	80152ea <_vfiprintf_r+0x2a>
 80152e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80152e6:	f7ff fe1c 	bl	8014f22 <__retarget_lock_acquire_recursive>
 80152ea:	89ab      	ldrh	r3, [r5, #12]
 80152ec:	071b      	lsls	r3, r3, #28
 80152ee:	d501      	bpl.n	80152f4 <_vfiprintf_r+0x34>
 80152f0:	692b      	ldr	r3, [r5, #16]
 80152f2:	b99b      	cbnz	r3, 801531c <_vfiprintf_r+0x5c>
 80152f4:	4629      	mov	r1, r5
 80152f6:	4630      	mov	r0, r6
 80152f8:	f7ff fd34 	bl	8014d64 <__swsetup_r>
 80152fc:	b170      	cbz	r0, 801531c <_vfiprintf_r+0x5c>
 80152fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015300:	07dc      	lsls	r4, r3, #31
 8015302:	d504      	bpl.n	801530e <_vfiprintf_r+0x4e>
 8015304:	f04f 30ff 	mov.w	r0, #4294967295
 8015308:	b01d      	add	sp, #116	@ 0x74
 801530a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801530e:	89ab      	ldrh	r3, [r5, #12]
 8015310:	0598      	lsls	r0, r3, #22
 8015312:	d4f7      	bmi.n	8015304 <_vfiprintf_r+0x44>
 8015314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015316:	f7ff fe05 	bl	8014f24 <__retarget_lock_release_recursive>
 801531a:	e7f3      	b.n	8015304 <_vfiprintf_r+0x44>
 801531c:	2300      	movs	r3, #0
 801531e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015320:	2320      	movs	r3, #32
 8015322:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015326:	f8cd 800c 	str.w	r8, [sp, #12]
 801532a:	2330      	movs	r3, #48	@ 0x30
 801532c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80154dc <_vfiprintf_r+0x21c>
 8015330:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015334:	f04f 0901 	mov.w	r9, #1
 8015338:	4623      	mov	r3, r4
 801533a:	469a      	mov	sl, r3
 801533c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015340:	b10a      	cbz	r2, 8015346 <_vfiprintf_r+0x86>
 8015342:	2a25      	cmp	r2, #37	@ 0x25
 8015344:	d1f9      	bne.n	801533a <_vfiprintf_r+0x7a>
 8015346:	ebba 0b04 	subs.w	fp, sl, r4
 801534a:	d00b      	beq.n	8015364 <_vfiprintf_r+0xa4>
 801534c:	465b      	mov	r3, fp
 801534e:	4622      	mov	r2, r4
 8015350:	4629      	mov	r1, r5
 8015352:	4630      	mov	r0, r6
 8015354:	f7ff ffa1 	bl	801529a <__sfputs_r>
 8015358:	3001      	adds	r0, #1
 801535a:	f000 80a7 	beq.w	80154ac <_vfiprintf_r+0x1ec>
 801535e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015360:	445a      	add	r2, fp
 8015362:	9209      	str	r2, [sp, #36]	@ 0x24
 8015364:	f89a 3000 	ldrb.w	r3, [sl]
 8015368:	2b00      	cmp	r3, #0
 801536a:	f000 809f 	beq.w	80154ac <_vfiprintf_r+0x1ec>
 801536e:	2300      	movs	r3, #0
 8015370:	f04f 32ff 	mov.w	r2, #4294967295
 8015374:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015378:	f10a 0a01 	add.w	sl, sl, #1
 801537c:	9304      	str	r3, [sp, #16]
 801537e:	9307      	str	r3, [sp, #28]
 8015380:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015384:	931a      	str	r3, [sp, #104]	@ 0x68
 8015386:	4654      	mov	r4, sl
 8015388:	2205      	movs	r2, #5
 801538a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801538e:	4853      	ldr	r0, [pc, #332]	@ (80154dc <_vfiprintf_r+0x21c>)
 8015390:	f7ea ff2e 	bl	80001f0 <memchr>
 8015394:	9a04      	ldr	r2, [sp, #16]
 8015396:	b9d8      	cbnz	r0, 80153d0 <_vfiprintf_r+0x110>
 8015398:	06d1      	lsls	r1, r2, #27
 801539a:	bf44      	itt	mi
 801539c:	2320      	movmi	r3, #32
 801539e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80153a2:	0713      	lsls	r3, r2, #28
 80153a4:	bf44      	itt	mi
 80153a6:	232b      	movmi	r3, #43	@ 0x2b
 80153a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80153ac:	f89a 3000 	ldrb.w	r3, [sl]
 80153b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80153b2:	d015      	beq.n	80153e0 <_vfiprintf_r+0x120>
 80153b4:	9a07      	ldr	r2, [sp, #28]
 80153b6:	4654      	mov	r4, sl
 80153b8:	2000      	movs	r0, #0
 80153ba:	f04f 0c0a 	mov.w	ip, #10
 80153be:	4621      	mov	r1, r4
 80153c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80153c4:	3b30      	subs	r3, #48	@ 0x30
 80153c6:	2b09      	cmp	r3, #9
 80153c8:	d94b      	bls.n	8015462 <_vfiprintf_r+0x1a2>
 80153ca:	b1b0      	cbz	r0, 80153fa <_vfiprintf_r+0x13a>
 80153cc:	9207      	str	r2, [sp, #28]
 80153ce:	e014      	b.n	80153fa <_vfiprintf_r+0x13a>
 80153d0:	eba0 0308 	sub.w	r3, r0, r8
 80153d4:	fa09 f303 	lsl.w	r3, r9, r3
 80153d8:	4313      	orrs	r3, r2
 80153da:	9304      	str	r3, [sp, #16]
 80153dc:	46a2      	mov	sl, r4
 80153de:	e7d2      	b.n	8015386 <_vfiprintf_r+0xc6>
 80153e0:	9b03      	ldr	r3, [sp, #12]
 80153e2:	1d19      	adds	r1, r3, #4
 80153e4:	681b      	ldr	r3, [r3, #0]
 80153e6:	9103      	str	r1, [sp, #12]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	bfbb      	ittet	lt
 80153ec:	425b      	neglt	r3, r3
 80153ee:	f042 0202 	orrlt.w	r2, r2, #2
 80153f2:	9307      	strge	r3, [sp, #28]
 80153f4:	9307      	strlt	r3, [sp, #28]
 80153f6:	bfb8      	it	lt
 80153f8:	9204      	strlt	r2, [sp, #16]
 80153fa:	7823      	ldrb	r3, [r4, #0]
 80153fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80153fe:	d10a      	bne.n	8015416 <_vfiprintf_r+0x156>
 8015400:	7863      	ldrb	r3, [r4, #1]
 8015402:	2b2a      	cmp	r3, #42	@ 0x2a
 8015404:	d132      	bne.n	801546c <_vfiprintf_r+0x1ac>
 8015406:	9b03      	ldr	r3, [sp, #12]
 8015408:	1d1a      	adds	r2, r3, #4
 801540a:	681b      	ldr	r3, [r3, #0]
 801540c:	9203      	str	r2, [sp, #12]
 801540e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015412:	3402      	adds	r4, #2
 8015414:	9305      	str	r3, [sp, #20]
 8015416:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80154ec <_vfiprintf_r+0x22c>
 801541a:	7821      	ldrb	r1, [r4, #0]
 801541c:	2203      	movs	r2, #3
 801541e:	4650      	mov	r0, sl
 8015420:	f7ea fee6 	bl	80001f0 <memchr>
 8015424:	b138      	cbz	r0, 8015436 <_vfiprintf_r+0x176>
 8015426:	9b04      	ldr	r3, [sp, #16]
 8015428:	eba0 000a 	sub.w	r0, r0, sl
 801542c:	2240      	movs	r2, #64	@ 0x40
 801542e:	4082      	lsls	r2, r0
 8015430:	4313      	orrs	r3, r2
 8015432:	3401      	adds	r4, #1
 8015434:	9304      	str	r3, [sp, #16]
 8015436:	f814 1b01 	ldrb.w	r1, [r4], #1
 801543a:	4829      	ldr	r0, [pc, #164]	@ (80154e0 <_vfiprintf_r+0x220>)
 801543c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015440:	2206      	movs	r2, #6
 8015442:	f7ea fed5 	bl	80001f0 <memchr>
 8015446:	2800      	cmp	r0, #0
 8015448:	d03f      	beq.n	80154ca <_vfiprintf_r+0x20a>
 801544a:	4b26      	ldr	r3, [pc, #152]	@ (80154e4 <_vfiprintf_r+0x224>)
 801544c:	bb1b      	cbnz	r3, 8015496 <_vfiprintf_r+0x1d6>
 801544e:	9b03      	ldr	r3, [sp, #12]
 8015450:	3307      	adds	r3, #7
 8015452:	f023 0307 	bic.w	r3, r3, #7
 8015456:	3308      	adds	r3, #8
 8015458:	9303      	str	r3, [sp, #12]
 801545a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801545c:	443b      	add	r3, r7
 801545e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015460:	e76a      	b.n	8015338 <_vfiprintf_r+0x78>
 8015462:	fb0c 3202 	mla	r2, ip, r2, r3
 8015466:	460c      	mov	r4, r1
 8015468:	2001      	movs	r0, #1
 801546a:	e7a8      	b.n	80153be <_vfiprintf_r+0xfe>
 801546c:	2300      	movs	r3, #0
 801546e:	3401      	adds	r4, #1
 8015470:	9305      	str	r3, [sp, #20]
 8015472:	4619      	mov	r1, r3
 8015474:	f04f 0c0a 	mov.w	ip, #10
 8015478:	4620      	mov	r0, r4
 801547a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801547e:	3a30      	subs	r2, #48	@ 0x30
 8015480:	2a09      	cmp	r2, #9
 8015482:	d903      	bls.n	801548c <_vfiprintf_r+0x1cc>
 8015484:	2b00      	cmp	r3, #0
 8015486:	d0c6      	beq.n	8015416 <_vfiprintf_r+0x156>
 8015488:	9105      	str	r1, [sp, #20]
 801548a:	e7c4      	b.n	8015416 <_vfiprintf_r+0x156>
 801548c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015490:	4604      	mov	r4, r0
 8015492:	2301      	movs	r3, #1
 8015494:	e7f0      	b.n	8015478 <_vfiprintf_r+0x1b8>
 8015496:	ab03      	add	r3, sp, #12
 8015498:	9300      	str	r3, [sp, #0]
 801549a:	462a      	mov	r2, r5
 801549c:	4b12      	ldr	r3, [pc, #72]	@ (80154e8 <_vfiprintf_r+0x228>)
 801549e:	a904      	add	r1, sp, #16
 80154a0:	4630      	mov	r0, r6
 80154a2:	f3af 8000 	nop.w
 80154a6:	4607      	mov	r7, r0
 80154a8:	1c78      	adds	r0, r7, #1
 80154aa:	d1d6      	bne.n	801545a <_vfiprintf_r+0x19a>
 80154ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80154ae:	07d9      	lsls	r1, r3, #31
 80154b0:	d405      	bmi.n	80154be <_vfiprintf_r+0x1fe>
 80154b2:	89ab      	ldrh	r3, [r5, #12]
 80154b4:	059a      	lsls	r2, r3, #22
 80154b6:	d402      	bmi.n	80154be <_vfiprintf_r+0x1fe>
 80154b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154ba:	f7ff fd33 	bl	8014f24 <__retarget_lock_release_recursive>
 80154be:	89ab      	ldrh	r3, [r5, #12]
 80154c0:	065b      	lsls	r3, r3, #25
 80154c2:	f53f af1f 	bmi.w	8015304 <_vfiprintf_r+0x44>
 80154c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80154c8:	e71e      	b.n	8015308 <_vfiprintf_r+0x48>
 80154ca:	ab03      	add	r3, sp, #12
 80154cc:	9300      	str	r3, [sp, #0]
 80154ce:	462a      	mov	r2, r5
 80154d0:	4b05      	ldr	r3, [pc, #20]	@ (80154e8 <_vfiprintf_r+0x228>)
 80154d2:	a904      	add	r1, sp, #16
 80154d4:	4630      	mov	r0, r6
 80154d6:	f000 f879 	bl	80155cc <_printf_i>
 80154da:	e7e4      	b.n	80154a6 <_vfiprintf_r+0x1e6>
 80154dc:	08017818 	.word	0x08017818
 80154e0:	08017822 	.word	0x08017822
 80154e4:	00000000 	.word	0x00000000
 80154e8:	0801529b 	.word	0x0801529b
 80154ec:	0801781e 	.word	0x0801781e

080154f0 <_printf_common>:
 80154f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80154f4:	4616      	mov	r6, r2
 80154f6:	4698      	mov	r8, r3
 80154f8:	688a      	ldr	r2, [r1, #8]
 80154fa:	690b      	ldr	r3, [r1, #16]
 80154fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015500:	4293      	cmp	r3, r2
 8015502:	bfb8      	it	lt
 8015504:	4613      	movlt	r3, r2
 8015506:	6033      	str	r3, [r6, #0]
 8015508:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801550c:	4607      	mov	r7, r0
 801550e:	460c      	mov	r4, r1
 8015510:	b10a      	cbz	r2, 8015516 <_printf_common+0x26>
 8015512:	3301      	adds	r3, #1
 8015514:	6033      	str	r3, [r6, #0]
 8015516:	6823      	ldr	r3, [r4, #0]
 8015518:	0699      	lsls	r1, r3, #26
 801551a:	bf42      	ittt	mi
 801551c:	6833      	ldrmi	r3, [r6, #0]
 801551e:	3302      	addmi	r3, #2
 8015520:	6033      	strmi	r3, [r6, #0]
 8015522:	6825      	ldr	r5, [r4, #0]
 8015524:	f015 0506 	ands.w	r5, r5, #6
 8015528:	d106      	bne.n	8015538 <_printf_common+0x48>
 801552a:	f104 0a19 	add.w	sl, r4, #25
 801552e:	68e3      	ldr	r3, [r4, #12]
 8015530:	6832      	ldr	r2, [r6, #0]
 8015532:	1a9b      	subs	r3, r3, r2
 8015534:	42ab      	cmp	r3, r5
 8015536:	dc26      	bgt.n	8015586 <_printf_common+0x96>
 8015538:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801553c:	6822      	ldr	r2, [r4, #0]
 801553e:	3b00      	subs	r3, #0
 8015540:	bf18      	it	ne
 8015542:	2301      	movne	r3, #1
 8015544:	0692      	lsls	r2, r2, #26
 8015546:	d42b      	bmi.n	80155a0 <_printf_common+0xb0>
 8015548:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801554c:	4641      	mov	r1, r8
 801554e:	4638      	mov	r0, r7
 8015550:	47c8      	blx	r9
 8015552:	3001      	adds	r0, #1
 8015554:	d01e      	beq.n	8015594 <_printf_common+0xa4>
 8015556:	6823      	ldr	r3, [r4, #0]
 8015558:	6922      	ldr	r2, [r4, #16]
 801555a:	f003 0306 	and.w	r3, r3, #6
 801555e:	2b04      	cmp	r3, #4
 8015560:	bf02      	ittt	eq
 8015562:	68e5      	ldreq	r5, [r4, #12]
 8015564:	6833      	ldreq	r3, [r6, #0]
 8015566:	1aed      	subeq	r5, r5, r3
 8015568:	68a3      	ldr	r3, [r4, #8]
 801556a:	bf0c      	ite	eq
 801556c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015570:	2500      	movne	r5, #0
 8015572:	4293      	cmp	r3, r2
 8015574:	bfc4      	itt	gt
 8015576:	1a9b      	subgt	r3, r3, r2
 8015578:	18ed      	addgt	r5, r5, r3
 801557a:	2600      	movs	r6, #0
 801557c:	341a      	adds	r4, #26
 801557e:	42b5      	cmp	r5, r6
 8015580:	d11a      	bne.n	80155b8 <_printf_common+0xc8>
 8015582:	2000      	movs	r0, #0
 8015584:	e008      	b.n	8015598 <_printf_common+0xa8>
 8015586:	2301      	movs	r3, #1
 8015588:	4652      	mov	r2, sl
 801558a:	4641      	mov	r1, r8
 801558c:	4638      	mov	r0, r7
 801558e:	47c8      	blx	r9
 8015590:	3001      	adds	r0, #1
 8015592:	d103      	bne.n	801559c <_printf_common+0xac>
 8015594:	f04f 30ff 	mov.w	r0, #4294967295
 8015598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801559c:	3501      	adds	r5, #1
 801559e:	e7c6      	b.n	801552e <_printf_common+0x3e>
 80155a0:	18e1      	adds	r1, r4, r3
 80155a2:	1c5a      	adds	r2, r3, #1
 80155a4:	2030      	movs	r0, #48	@ 0x30
 80155a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80155aa:	4422      	add	r2, r4
 80155ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80155b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80155b4:	3302      	adds	r3, #2
 80155b6:	e7c7      	b.n	8015548 <_printf_common+0x58>
 80155b8:	2301      	movs	r3, #1
 80155ba:	4622      	mov	r2, r4
 80155bc:	4641      	mov	r1, r8
 80155be:	4638      	mov	r0, r7
 80155c0:	47c8      	blx	r9
 80155c2:	3001      	adds	r0, #1
 80155c4:	d0e6      	beq.n	8015594 <_printf_common+0xa4>
 80155c6:	3601      	adds	r6, #1
 80155c8:	e7d9      	b.n	801557e <_printf_common+0x8e>
	...

080155cc <_printf_i>:
 80155cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80155d0:	7e0f      	ldrb	r7, [r1, #24]
 80155d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80155d4:	2f78      	cmp	r7, #120	@ 0x78
 80155d6:	4691      	mov	r9, r2
 80155d8:	4680      	mov	r8, r0
 80155da:	460c      	mov	r4, r1
 80155dc:	469a      	mov	sl, r3
 80155de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80155e2:	d807      	bhi.n	80155f4 <_printf_i+0x28>
 80155e4:	2f62      	cmp	r7, #98	@ 0x62
 80155e6:	d80a      	bhi.n	80155fe <_printf_i+0x32>
 80155e8:	2f00      	cmp	r7, #0
 80155ea:	f000 80d1 	beq.w	8015790 <_printf_i+0x1c4>
 80155ee:	2f58      	cmp	r7, #88	@ 0x58
 80155f0:	f000 80b8 	beq.w	8015764 <_printf_i+0x198>
 80155f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80155f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80155fc:	e03a      	b.n	8015674 <_printf_i+0xa8>
 80155fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015602:	2b15      	cmp	r3, #21
 8015604:	d8f6      	bhi.n	80155f4 <_printf_i+0x28>
 8015606:	a101      	add	r1, pc, #4	@ (adr r1, 801560c <_printf_i+0x40>)
 8015608:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801560c:	08015665 	.word	0x08015665
 8015610:	08015679 	.word	0x08015679
 8015614:	080155f5 	.word	0x080155f5
 8015618:	080155f5 	.word	0x080155f5
 801561c:	080155f5 	.word	0x080155f5
 8015620:	080155f5 	.word	0x080155f5
 8015624:	08015679 	.word	0x08015679
 8015628:	080155f5 	.word	0x080155f5
 801562c:	080155f5 	.word	0x080155f5
 8015630:	080155f5 	.word	0x080155f5
 8015634:	080155f5 	.word	0x080155f5
 8015638:	08015777 	.word	0x08015777
 801563c:	080156a3 	.word	0x080156a3
 8015640:	08015731 	.word	0x08015731
 8015644:	080155f5 	.word	0x080155f5
 8015648:	080155f5 	.word	0x080155f5
 801564c:	08015799 	.word	0x08015799
 8015650:	080155f5 	.word	0x080155f5
 8015654:	080156a3 	.word	0x080156a3
 8015658:	080155f5 	.word	0x080155f5
 801565c:	080155f5 	.word	0x080155f5
 8015660:	08015739 	.word	0x08015739
 8015664:	6833      	ldr	r3, [r6, #0]
 8015666:	1d1a      	adds	r2, r3, #4
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	6032      	str	r2, [r6, #0]
 801566c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015670:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015674:	2301      	movs	r3, #1
 8015676:	e09c      	b.n	80157b2 <_printf_i+0x1e6>
 8015678:	6833      	ldr	r3, [r6, #0]
 801567a:	6820      	ldr	r0, [r4, #0]
 801567c:	1d19      	adds	r1, r3, #4
 801567e:	6031      	str	r1, [r6, #0]
 8015680:	0606      	lsls	r6, r0, #24
 8015682:	d501      	bpl.n	8015688 <_printf_i+0xbc>
 8015684:	681d      	ldr	r5, [r3, #0]
 8015686:	e003      	b.n	8015690 <_printf_i+0xc4>
 8015688:	0645      	lsls	r5, r0, #25
 801568a:	d5fb      	bpl.n	8015684 <_printf_i+0xb8>
 801568c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015690:	2d00      	cmp	r5, #0
 8015692:	da03      	bge.n	801569c <_printf_i+0xd0>
 8015694:	232d      	movs	r3, #45	@ 0x2d
 8015696:	426d      	negs	r5, r5
 8015698:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801569c:	4858      	ldr	r0, [pc, #352]	@ (8015800 <_printf_i+0x234>)
 801569e:	230a      	movs	r3, #10
 80156a0:	e011      	b.n	80156c6 <_printf_i+0xfa>
 80156a2:	6821      	ldr	r1, [r4, #0]
 80156a4:	6833      	ldr	r3, [r6, #0]
 80156a6:	0608      	lsls	r0, r1, #24
 80156a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80156ac:	d402      	bmi.n	80156b4 <_printf_i+0xe8>
 80156ae:	0649      	lsls	r1, r1, #25
 80156b0:	bf48      	it	mi
 80156b2:	b2ad      	uxthmi	r5, r5
 80156b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80156b6:	4852      	ldr	r0, [pc, #328]	@ (8015800 <_printf_i+0x234>)
 80156b8:	6033      	str	r3, [r6, #0]
 80156ba:	bf14      	ite	ne
 80156bc:	230a      	movne	r3, #10
 80156be:	2308      	moveq	r3, #8
 80156c0:	2100      	movs	r1, #0
 80156c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80156c6:	6866      	ldr	r6, [r4, #4]
 80156c8:	60a6      	str	r6, [r4, #8]
 80156ca:	2e00      	cmp	r6, #0
 80156cc:	db05      	blt.n	80156da <_printf_i+0x10e>
 80156ce:	6821      	ldr	r1, [r4, #0]
 80156d0:	432e      	orrs	r6, r5
 80156d2:	f021 0104 	bic.w	r1, r1, #4
 80156d6:	6021      	str	r1, [r4, #0]
 80156d8:	d04b      	beq.n	8015772 <_printf_i+0x1a6>
 80156da:	4616      	mov	r6, r2
 80156dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80156e0:	fb03 5711 	mls	r7, r3, r1, r5
 80156e4:	5dc7      	ldrb	r7, [r0, r7]
 80156e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80156ea:	462f      	mov	r7, r5
 80156ec:	42bb      	cmp	r3, r7
 80156ee:	460d      	mov	r5, r1
 80156f0:	d9f4      	bls.n	80156dc <_printf_i+0x110>
 80156f2:	2b08      	cmp	r3, #8
 80156f4:	d10b      	bne.n	801570e <_printf_i+0x142>
 80156f6:	6823      	ldr	r3, [r4, #0]
 80156f8:	07df      	lsls	r7, r3, #31
 80156fa:	d508      	bpl.n	801570e <_printf_i+0x142>
 80156fc:	6923      	ldr	r3, [r4, #16]
 80156fe:	6861      	ldr	r1, [r4, #4]
 8015700:	4299      	cmp	r1, r3
 8015702:	bfde      	ittt	le
 8015704:	2330      	movle	r3, #48	@ 0x30
 8015706:	f806 3c01 	strble.w	r3, [r6, #-1]
 801570a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801570e:	1b92      	subs	r2, r2, r6
 8015710:	6122      	str	r2, [r4, #16]
 8015712:	f8cd a000 	str.w	sl, [sp]
 8015716:	464b      	mov	r3, r9
 8015718:	aa03      	add	r2, sp, #12
 801571a:	4621      	mov	r1, r4
 801571c:	4640      	mov	r0, r8
 801571e:	f7ff fee7 	bl	80154f0 <_printf_common>
 8015722:	3001      	adds	r0, #1
 8015724:	d14a      	bne.n	80157bc <_printf_i+0x1f0>
 8015726:	f04f 30ff 	mov.w	r0, #4294967295
 801572a:	b004      	add	sp, #16
 801572c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015730:	6823      	ldr	r3, [r4, #0]
 8015732:	f043 0320 	orr.w	r3, r3, #32
 8015736:	6023      	str	r3, [r4, #0]
 8015738:	4832      	ldr	r0, [pc, #200]	@ (8015804 <_printf_i+0x238>)
 801573a:	2778      	movs	r7, #120	@ 0x78
 801573c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015740:	6823      	ldr	r3, [r4, #0]
 8015742:	6831      	ldr	r1, [r6, #0]
 8015744:	061f      	lsls	r7, r3, #24
 8015746:	f851 5b04 	ldr.w	r5, [r1], #4
 801574a:	d402      	bmi.n	8015752 <_printf_i+0x186>
 801574c:	065f      	lsls	r7, r3, #25
 801574e:	bf48      	it	mi
 8015750:	b2ad      	uxthmi	r5, r5
 8015752:	6031      	str	r1, [r6, #0]
 8015754:	07d9      	lsls	r1, r3, #31
 8015756:	bf44      	itt	mi
 8015758:	f043 0320 	orrmi.w	r3, r3, #32
 801575c:	6023      	strmi	r3, [r4, #0]
 801575e:	b11d      	cbz	r5, 8015768 <_printf_i+0x19c>
 8015760:	2310      	movs	r3, #16
 8015762:	e7ad      	b.n	80156c0 <_printf_i+0xf4>
 8015764:	4826      	ldr	r0, [pc, #152]	@ (8015800 <_printf_i+0x234>)
 8015766:	e7e9      	b.n	801573c <_printf_i+0x170>
 8015768:	6823      	ldr	r3, [r4, #0]
 801576a:	f023 0320 	bic.w	r3, r3, #32
 801576e:	6023      	str	r3, [r4, #0]
 8015770:	e7f6      	b.n	8015760 <_printf_i+0x194>
 8015772:	4616      	mov	r6, r2
 8015774:	e7bd      	b.n	80156f2 <_printf_i+0x126>
 8015776:	6833      	ldr	r3, [r6, #0]
 8015778:	6825      	ldr	r5, [r4, #0]
 801577a:	6961      	ldr	r1, [r4, #20]
 801577c:	1d18      	adds	r0, r3, #4
 801577e:	6030      	str	r0, [r6, #0]
 8015780:	062e      	lsls	r6, r5, #24
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	d501      	bpl.n	801578a <_printf_i+0x1be>
 8015786:	6019      	str	r1, [r3, #0]
 8015788:	e002      	b.n	8015790 <_printf_i+0x1c4>
 801578a:	0668      	lsls	r0, r5, #25
 801578c:	d5fb      	bpl.n	8015786 <_printf_i+0x1ba>
 801578e:	8019      	strh	r1, [r3, #0]
 8015790:	2300      	movs	r3, #0
 8015792:	6123      	str	r3, [r4, #16]
 8015794:	4616      	mov	r6, r2
 8015796:	e7bc      	b.n	8015712 <_printf_i+0x146>
 8015798:	6833      	ldr	r3, [r6, #0]
 801579a:	1d1a      	adds	r2, r3, #4
 801579c:	6032      	str	r2, [r6, #0]
 801579e:	681e      	ldr	r6, [r3, #0]
 80157a0:	6862      	ldr	r2, [r4, #4]
 80157a2:	2100      	movs	r1, #0
 80157a4:	4630      	mov	r0, r6
 80157a6:	f7ea fd23 	bl	80001f0 <memchr>
 80157aa:	b108      	cbz	r0, 80157b0 <_printf_i+0x1e4>
 80157ac:	1b80      	subs	r0, r0, r6
 80157ae:	6060      	str	r0, [r4, #4]
 80157b0:	6863      	ldr	r3, [r4, #4]
 80157b2:	6123      	str	r3, [r4, #16]
 80157b4:	2300      	movs	r3, #0
 80157b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80157ba:	e7aa      	b.n	8015712 <_printf_i+0x146>
 80157bc:	6923      	ldr	r3, [r4, #16]
 80157be:	4632      	mov	r2, r6
 80157c0:	4649      	mov	r1, r9
 80157c2:	4640      	mov	r0, r8
 80157c4:	47d0      	blx	sl
 80157c6:	3001      	adds	r0, #1
 80157c8:	d0ad      	beq.n	8015726 <_printf_i+0x15a>
 80157ca:	6823      	ldr	r3, [r4, #0]
 80157cc:	079b      	lsls	r3, r3, #30
 80157ce:	d413      	bmi.n	80157f8 <_printf_i+0x22c>
 80157d0:	68e0      	ldr	r0, [r4, #12]
 80157d2:	9b03      	ldr	r3, [sp, #12]
 80157d4:	4298      	cmp	r0, r3
 80157d6:	bfb8      	it	lt
 80157d8:	4618      	movlt	r0, r3
 80157da:	e7a6      	b.n	801572a <_printf_i+0x15e>
 80157dc:	2301      	movs	r3, #1
 80157de:	4632      	mov	r2, r6
 80157e0:	4649      	mov	r1, r9
 80157e2:	4640      	mov	r0, r8
 80157e4:	47d0      	blx	sl
 80157e6:	3001      	adds	r0, #1
 80157e8:	d09d      	beq.n	8015726 <_printf_i+0x15a>
 80157ea:	3501      	adds	r5, #1
 80157ec:	68e3      	ldr	r3, [r4, #12]
 80157ee:	9903      	ldr	r1, [sp, #12]
 80157f0:	1a5b      	subs	r3, r3, r1
 80157f2:	42ab      	cmp	r3, r5
 80157f4:	dcf2      	bgt.n	80157dc <_printf_i+0x210>
 80157f6:	e7eb      	b.n	80157d0 <_printf_i+0x204>
 80157f8:	2500      	movs	r5, #0
 80157fa:	f104 0619 	add.w	r6, r4, #25
 80157fe:	e7f5      	b.n	80157ec <_printf_i+0x220>
 8015800:	08017829 	.word	0x08017829
 8015804:	0801783a 	.word	0x0801783a

08015808 <__sflush_r>:
 8015808:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801580c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015810:	0716      	lsls	r6, r2, #28
 8015812:	4605      	mov	r5, r0
 8015814:	460c      	mov	r4, r1
 8015816:	d454      	bmi.n	80158c2 <__sflush_r+0xba>
 8015818:	684b      	ldr	r3, [r1, #4]
 801581a:	2b00      	cmp	r3, #0
 801581c:	dc02      	bgt.n	8015824 <__sflush_r+0x1c>
 801581e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015820:	2b00      	cmp	r3, #0
 8015822:	dd48      	ble.n	80158b6 <__sflush_r+0xae>
 8015824:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015826:	2e00      	cmp	r6, #0
 8015828:	d045      	beq.n	80158b6 <__sflush_r+0xae>
 801582a:	2300      	movs	r3, #0
 801582c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015830:	682f      	ldr	r7, [r5, #0]
 8015832:	6a21      	ldr	r1, [r4, #32]
 8015834:	602b      	str	r3, [r5, #0]
 8015836:	d030      	beq.n	801589a <__sflush_r+0x92>
 8015838:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801583a:	89a3      	ldrh	r3, [r4, #12]
 801583c:	0759      	lsls	r1, r3, #29
 801583e:	d505      	bpl.n	801584c <__sflush_r+0x44>
 8015840:	6863      	ldr	r3, [r4, #4]
 8015842:	1ad2      	subs	r2, r2, r3
 8015844:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015846:	b10b      	cbz	r3, 801584c <__sflush_r+0x44>
 8015848:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801584a:	1ad2      	subs	r2, r2, r3
 801584c:	2300      	movs	r3, #0
 801584e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015850:	6a21      	ldr	r1, [r4, #32]
 8015852:	4628      	mov	r0, r5
 8015854:	47b0      	blx	r6
 8015856:	1c43      	adds	r3, r0, #1
 8015858:	89a3      	ldrh	r3, [r4, #12]
 801585a:	d106      	bne.n	801586a <__sflush_r+0x62>
 801585c:	6829      	ldr	r1, [r5, #0]
 801585e:	291d      	cmp	r1, #29
 8015860:	d82b      	bhi.n	80158ba <__sflush_r+0xb2>
 8015862:	4a2a      	ldr	r2, [pc, #168]	@ (801590c <__sflush_r+0x104>)
 8015864:	40ca      	lsrs	r2, r1
 8015866:	07d6      	lsls	r6, r2, #31
 8015868:	d527      	bpl.n	80158ba <__sflush_r+0xb2>
 801586a:	2200      	movs	r2, #0
 801586c:	6062      	str	r2, [r4, #4]
 801586e:	04d9      	lsls	r1, r3, #19
 8015870:	6922      	ldr	r2, [r4, #16]
 8015872:	6022      	str	r2, [r4, #0]
 8015874:	d504      	bpl.n	8015880 <__sflush_r+0x78>
 8015876:	1c42      	adds	r2, r0, #1
 8015878:	d101      	bne.n	801587e <__sflush_r+0x76>
 801587a:	682b      	ldr	r3, [r5, #0]
 801587c:	b903      	cbnz	r3, 8015880 <__sflush_r+0x78>
 801587e:	6560      	str	r0, [r4, #84]	@ 0x54
 8015880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015882:	602f      	str	r7, [r5, #0]
 8015884:	b1b9      	cbz	r1, 80158b6 <__sflush_r+0xae>
 8015886:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801588a:	4299      	cmp	r1, r3
 801588c:	d002      	beq.n	8015894 <__sflush_r+0x8c>
 801588e:	4628      	mov	r0, r5
 8015890:	f7ff fb4a 	bl	8014f28 <_free_r>
 8015894:	2300      	movs	r3, #0
 8015896:	6363      	str	r3, [r4, #52]	@ 0x34
 8015898:	e00d      	b.n	80158b6 <__sflush_r+0xae>
 801589a:	2301      	movs	r3, #1
 801589c:	4628      	mov	r0, r5
 801589e:	47b0      	blx	r6
 80158a0:	4602      	mov	r2, r0
 80158a2:	1c50      	adds	r0, r2, #1
 80158a4:	d1c9      	bne.n	801583a <__sflush_r+0x32>
 80158a6:	682b      	ldr	r3, [r5, #0]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d0c6      	beq.n	801583a <__sflush_r+0x32>
 80158ac:	2b1d      	cmp	r3, #29
 80158ae:	d001      	beq.n	80158b4 <__sflush_r+0xac>
 80158b0:	2b16      	cmp	r3, #22
 80158b2:	d11e      	bne.n	80158f2 <__sflush_r+0xea>
 80158b4:	602f      	str	r7, [r5, #0]
 80158b6:	2000      	movs	r0, #0
 80158b8:	e022      	b.n	8015900 <__sflush_r+0xf8>
 80158ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158be:	b21b      	sxth	r3, r3
 80158c0:	e01b      	b.n	80158fa <__sflush_r+0xf2>
 80158c2:	690f      	ldr	r7, [r1, #16]
 80158c4:	2f00      	cmp	r7, #0
 80158c6:	d0f6      	beq.n	80158b6 <__sflush_r+0xae>
 80158c8:	0793      	lsls	r3, r2, #30
 80158ca:	680e      	ldr	r6, [r1, #0]
 80158cc:	bf08      	it	eq
 80158ce:	694b      	ldreq	r3, [r1, #20]
 80158d0:	600f      	str	r7, [r1, #0]
 80158d2:	bf18      	it	ne
 80158d4:	2300      	movne	r3, #0
 80158d6:	eba6 0807 	sub.w	r8, r6, r7
 80158da:	608b      	str	r3, [r1, #8]
 80158dc:	f1b8 0f00 	cmp.w	r8, #0
 80158e0:	dde9      	ble.n	80158b6 <__sflush_r+0xae>
 80158e2:	6a21      	ldr	r1, [r4, #32]
 80158e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80158e6:	4643      	mov	r3, r8
 80158e8:	463a      	mov	r2, r7
 80158ea:	4628      	mov	r0, r5
 80158ec:	47b0      	blx	r6
 80158ee:	2800      	cmp	r0, #0
 80158f0:	dc08      	bgt.n	8015904 <__sflush_r+0xfc>
 80158f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80158f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158fa:	81a3      	strh	r3, [r4, #12]
 80158fc:	f04f 30ff 	mov.w	r0, #4294967295
 8015900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015904:	4407      	add	r7, r0
 8015906:	eba8 0800 	sub.w	r8, r8, r0
 801590a:	e7e7      	b.n	80158dc <__sflush_r+0xd4>
 801590c:	20400001 	.word	0x20400001

08015910 <_fflush_r>:
 8015910:	b538      	push	{r3, r4, r5, lr}
 8015912:	690b      	ldr	r3, [r1, #16]
 8015914:	4605      	mov	r5, r0
 8015916:	460c      	mov	r4, r1
 8015918:	b913      	cbnz	r3, 8015920 <_fflush_r+0x10>
 801591a:	2500      	movs	r5, #0
 801591c:	4628      	mov	r0, r5
 801591e:	bd38      	pop	{r3, r4, r5, pc}
 8015920:	b118      	cbz	r0, 801592a <_fflush_r+0x1a>
 8015922:	6a03      	ldr	r3, [r0, #32]
 8015924:	b90b      	cbnz	r3, 801592a <_fflush_r+0x1a>
 8015926:	f7ff f8bf 	bl	8014aa8 <__sinit>
 801592a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d0f3      	beq.n	801591a <_fflush_r+0xa>
 8015932:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015934:	07d0      	lsls	r0, r2, #31
 8015936:	d404      	bmi.n	8015942 <_fflush_r+0x32>
 8015938:	0599      	lsls	r1, r3, #22
 801593a:	d402      	bmi.n	8015942 <_fflush_r+0x32>
 801593c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801593e:	f7ff faf0 	bl	8014f22 <__retarget_lock_acquire_recursive>
 8015942:	4628      	mov	r0, r5
 8015944:	4621      	mov	r1, r4
 8015946:	f7ff ff5f 	bl	8015808 <__sflush_r>
 801594a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801594c:	07da      	lsls	r2, r3, #31
 801594e:	4605      	mov	r5, r0
 8015950:	d4e4      	bmi.n	801591c <_fflush_r+0xc>
 8015952:	89a3      	ldrh	r3, [r4, #12]
 8015954:	059b      	lsls	r3, r3, #22
 8015956:	d4e1      	bmi.n	801591c <_fflush_r+0xc>
 8015958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801595a:	f7ff fae3 	bl	8014f24 <__retarget_lock_release_recursive>
 801595e:	e7dd      	b.n	801591c <_fflush_r+0xc>

08015960 <__swhatbuf_r>:
 8015960:	b570      	push	{r4, r5, r6, lr}
 8015962:	460c      	mov	r4, r1
 8015964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015968:	2900      	cmp	r1, #0
 801596a:	b096      	sub	sp, #88	@ 0x58
 801596c:	4615      	mov	r5, r2
 801596e:	461e      	mov	r6, r3
 8015970:	da0d      	bge.n	801598e <__swhatbuf_r+0x2e>
 8015972:	89a3      	ldrh	r3, [r4, #12]
 8015974:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015978:	f04f 0100 	mov.w	r1, #0
 801597c:	bf14      	ite	ne
 801597e:	2340      	movne	r3, #64	@ 0x40
 8015980:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015984:	2000      	movs	r0, #0
 8015986:	6031      	str	r1, [r6, #0]
 8015988:	602b      	str	r3, [r5, #0]
 801598a:	b016      	add	sp, #88	@ 0x58
 801598c:	bd70      	pop	{r4, r5, r6, pc}
 801598e:	466a      	mov	r2, sp
 8015990:	f000 f862 	bl	8015a58 <_fstat_r>
 8015994:	2800      	cmp	r0, #0
 8015996:	dbec      	blt.n	8015972 <__swhatbuf_r+0x12>
 8015998:	9901      	ldr	r1, [sp, #4]
 801599a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801599e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80159a2:	4259      	negs	r1, r3
 80159a4:	4159      	adcs	r1, r3
 80159a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80159aa:	e7eb      	b.n	8015984 <__swhatbuf_r+0x24>

080159ac <__smakebuf_r>:
 80159ac:	898b      	ldrh	r3, [r1, #12]
 80159ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80159b0:	079d      	lsls	r5, r3, #30
 80159b2:	4606      	mov	r6, r0
 80159b4:	460c      	mov	r4, r1
 80159b6:	d507      	bpl.n	80159c8 <__smakebuf_r+0x1c>
 80159b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80159bc:	6023      	str	r3, [r4, #0]
 80159be:	6123      	str	r3, [r4, #16]
 80159c0:	2301      	movs	r3, #1
 80159c2:	6163      	str	r3, [r4, #20]
 80159c4:	b003      	add	sp, #12
 80159c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159c8:	ab01      	add	r3, sp, #4
 80159ca:	466a      	mov	r2, sp
 80159cc:	f7ff ffc8 	bl	8015960 <__swhatbuf_r>
 80159d0:	9f00      	ldr	r7, [sp, #0]
 80159d2:	4605      	mov	r5, r0
 80159d4:	4639      	mov	r1, r7
 80159d6:	4630      	mov	r0, r6
 80159d8:	f7fe ff4e 	bl	8014878 <_malloc_r>
 80159dc:	b948      	cbnz	r0, 80159f2 <__smakebuf_r+0x46>
 80159de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80159e2:	059a      	lsls	r2, r3, #22
 80159e4:	d4ee      	bmi.n	80159c4 <__smakebuf_r+0x18>
 80159e6:	f023 0303 	bic.w	r3, r3, #3
 80159ea:	f043 0302 	orr.w	r3, r3, #2
 80159ee:	81a3      	strh	r3, [r4, #12]
 80159f0:	e7e2      	b.n	80159b8 <__smakebuf_r+0xc>
 80159f2:	89a3      	ldrh	r3, [r4, #12]
 80159f4:	6020      	str	r0, [r4, #0]
 80159f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80159fa:	81a3      	strh	r3, [r4, #12]
 80159fc:	9b01      	ldr	r3, [sp, #4]
 80159fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015a02:	b15b      	cbz	r3, 8015a1c <__smakebuf_r+0x70>
 8015a04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015a08:	4630      	mov	r0, r6
 8015a0a:	f000 f837 	bl	8015a7c <_isatty_r>
 8015a0e:	b128      	cbz	r0, 8015a1c <__smakebuf_r+0x70>
 8015a10:	89a3      	ldrh	r3, [r4, #12]
 8015a12:	f023 0303 	bic.w	r3, r3, #3
 8015a16:	f043 0301 	orr.w	r3, r3, #1
 8015a1a:	81a3      	strh	r3, [r4, #12]
 8015a1c:	89a3      	ldrh	r3, [r4, #12]
 8015a1e:	431d      	orrs	r5, r3
 8015a20:	81a5      	strh	r5, [r4, #12]
 8015a22:	e7cf      	b.n	80159c4 <__smakebuf_r+0x18>

08015a24 <memmove>:
 8015a24:	4288      	cmp	r0, r1
 8015a26:	b510      	push	{r4, lr}
 8015a28:	eb01 0402 	add.w	r4, r1, r2
 8015a2c:	d902      	bls.n	8015a34 <memmove+0x10>
 8015a2e:	4284      	cmp	r4, r0
 8015a30:	4623      	mov	r3, r4
 8015a32:	d807      	bhi.n	8015a44 <memmove+0x20>
 8015a34:	1e43      	subs	r3, r0, #1
 8015a36:	42a1      	cmp	r1, r4
 8015a38:	d008      	beq.n	8015a4c <memmove+0x28>
 8015a3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015a3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015a42:	e7f8      	b.n	8015a36 <memmove+0x12>
 8015a44:	4402      	add	r2, r0
 8015a46:	4601      	mov	r1, r0
 8015a48:	428a      	cmp	r2, r1
 8015a4a:	d100      	bne.n	8015a4e <memmove+0x2a>
 8015a4c:	bd10      	pop	{r4, pc}
 8015a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015a52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015a56:	e7f7      	b.n	8015a48 <memmove+0x24>

08015a58 <_fstat_r>:
 8015a58:	b538      	push	{r3, r4, r5, lr}
 8015a5a:	4d07      	ldr	r5, [pc, #28]	@ (8015a78 <_fstat_r+0x20>)
 8015a5c:	2300      	movs	r3, #0
 8015a5e:	4604      	mov	r4, r0
 8015a60:	4608      	mov	r0, r1
 8015a62:	4611      	mov	r1, r2
 8015a64:	602b      	str	r3, [r5, #0]
 8015a66:	f7ec feb6 	bl	80027d6 <_fstat>
 8015a6a:	1c43      	adds	r3, r0, #1
 8015a6c:	d102      	bne.n	8015a74 <_fstat_r+0x1c>
 8015a6e:	682b      	ldr	r3, [r5, #0]
 8015a70:	b103      	cbz	r3, 8015a74 <_fstat_r+0x1c>
 8015a72:	6023      	str	r3, [r4, #0]
 8015a74:	bd38      	pop	{r3, r4, r5, pc}
 8015a76:	bf00      	nop
 8015a78:	200011c0 	.word	0x200011c0

08015a7c <_isatty_r>:
 8015a7c:	b538      	push	{r3, r4, r5, lr}
 8015a7e:	4d06      	ldr	r5, [pc, #24]	@ (8015a98 <_isatty_r+0x1c>)
 8015a80:	2300      	movs	r3, #0
 8015a82:	4604      	mov	r4, r0
 8015a84:	4608      	mov	r0, r1
 8015a86:	602b      	str	r3, [r5, #0]
 8015a88:	f7ec feb5 	bl	80027f6 <_isatty>
 8015a8c:	1c43      	adds	r3, r0, #1
 8015a8e:	d102      	bne.n	8015a96 <_isatty_r+0x1a>
 8015a90:	682b      	ldr	r3, [r5, #0]
 8015a92:	b103      	cbz	r3, 8015a96 <_isatty_r+0x1a>
 8015a94:	6023      	str	r3, [r4, #0]
 8015a96:	bd38      	pop	{r3, r4, r5, pc}
 8015a98:	200011c0 	.word	0x200011c0

08015a9c <memcpy>:
 8015a9c:	440a      	add	r2, r1
 8015a9e:	4291      	cmp	r1, r2
 8015aa0:	f100 33ff 	add.w	r3, r0, #4294967295
 8015aa4:	d100      	bne.n	8015aa8 <memcpy+0xc>
 8015aa6:	4770      	bx	lr
 8015aa8:	b510      	push	{r4, lr}
 8015aaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015aae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015ab2:	4291      	cmp	r1, r2
 8015ab4:	d1f9      	bne.n	8015aaa <memcpy+0xe>
 8015ab6:	bd10      	pop	{r4, pc}

08015ab8 <_realloc_r>:
 8015ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015abc:	4607      	mov	r7, r0
 8015abe:	4614      	mov	r4, r2
 8015ac0:	460d      	mov	r5, r1
 8015ac2:	b921      	cbnz	r1, 8015ace <_realloc_r+0x16>
 8015ac4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015ac8:	4611      	mov	r1, r2
 8015aca:	f7fe bed5 	b.w	8014878 <_malloc_r>
 8015ace:	b92a      	cbnz	r2, 8015adc <_realloc_r+0x24>
 8015ad0:	f7ff fa2a 	bl	8014f28 <_free_r>
 8015ad4:	4625      	mov	r5, r4
 8015ad6:	4628      	mov	r0, r5
 8015ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015adc:	f000 f81a 	bl	8015b14 <_malloc_usable_size_r>
 8015ae0:	4284      	cmp	r4, r0
 8015ae2:	4606      	mov	r6, r0
 8015ae4:	d802      	bhi.n	8015aec <_realloc_r+0x34>
 8015ae6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015aea:	d8f4      	bhi.n	8015ad6 <_realloc_r+0x1e>
 8015aec:	4621      	mov	r1, r4
 8015aee:	4638      	mov	r0, r7
 8015af0:	f7fe fec2 	bl	8014878 <_malloc_r>
 8015af4:	4680      	mov	r8, r0
 8015af6:	b908      	cbnz	r0, 8015afc <_realloc_r+0x44>
 8015af8:	4645      	mov	r5, r8
 8015afa:	e7ec      	b.n	8015ad6 <_realloc_r+0x1e>
 8015afc:	42b4      	cmp	r4, r6
 8015afe:	4622      	mov	r2, r4
 8015b00:	4629      	mov	r1, r5
 8015b02:	bf28      	it	cs
 8015b04:	4632      	movcs	r2, r6
 8015b06:	f7ff ffc9 	bl	8015a9c <memcpy>
 8015b0a:	4629      	mov	r1, r5
 8015b0c:	4638      	mov	r0, r7
 8015b0e:	f7ff fa0b 	bl	8014f28 <_free_r>
 8015b12:	e7f1      	b.n	8015af8 <_realloc_r+0x40>

08015b14 <_malloc_usable_size_r>:
 8015b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015b18:	1f18      	subs	r0, r3, #4
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	bfbc      	itt	lt
 8015b1e:	580b      	ldrlt	r3, [r1, r0]
 8015b20:	18c0      	addlt	r0, r0, r3
 8015b22:	4770      	bx	lr

08015b24 <pow>:
 8015b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b26:	ed2d 8b02 	vpush	{d8}
 8015b2a:	eeb0 8a40 	vmov.f32	s16, s0
 8015b2e:	eef0 8a60 	vmov.f32	s17, s1
 8015b32:	ec55 4b11 	vmov	r4, r5, d1
 8015b36:	f000 f8ab 	bl	8015c90 <__ieee754_pow>
 8015b3a:	4622      	mov	r2, r4
 8015b3c:	462b      	mov	r3, r5
 8015b3e:	4620      	mov	r0, r4
 8015b40:	4629      	mov	r1, r5
 8015b42:	ec57 6b10 	vmov	r6, r7, d0
 8015b46:	f7ea fff9 	bl	8000b3c <__aeabi_dcmpun>
 8015b4a:	2800      	cmp	r0, #0
 8015b4c:	d13b      	bne.n	8015bc6 <pow+0xa2>
 8015b4e:	ec51 0b18 	vmov	r0, r1, d8
 8015b52:	2200      	movs	r2, #0
 8015b54:	2300      	movs	r3, #0
 8015b56:	f7ea ffbf 	bl	8000ad8 <__aeabi_dcmpeq>
 8015b5a:	b1b8      	cbz	r0, 8015b8c <pow+0x68>
 8015b5c:	2200      	movs	r2, #0
 8015b5e:	2300      	movs	r3, #0
 8015b60:	4620      	mov	r0, r4
 8015b62:	4629      	mov	r1, r5
 8015b64:	f7ea ffb8 	bl	8000ad8 <__aeabi_dcmpeq>
 8015b68:	2800      	cmp	r0, #0
 8015b6a:	d146      	bne.n	8015bfa <pow+0xd6>
 8015b6c:	ec45 4b10 	vmov	d0, r4, r5
 8015b70:	f000 f848 	bl	8015c04 <finite>
 8015b74:	b338      	cbz	r0, 8015bc6 <pow+0xa2>
 8015b76:	2200      	movs	r2, #0
 8015b78:	2300      	movs	r3, #0
 8015b7a:	4620      	mov	r0, r4
 8015b7c:	4629      	mov	r1, r5
 8015b7e:	f7ea ffb5 	bl	8000aec <__aeabi_dcmplt>
 8015b82:	b300      	cbz	r0, 8015bc6 <pow+0xa2>
 8015b84:	f7ff f9a2 	bl	8014ecc <__errno>
 8015b88:	2322      	movs	r3, #34	@ 0x22
 8015b8a:	e01b      	b.n	8015bc4 <pow+0xa0>
 8015b8c:	ec47 6b10 	vmov	d0, r6, r7
 8015b90:	f000 f838 	bl	8015c04 <finite>
 8015b94:	b9e0      	cbnz	r0, 8015bd0 <pow+0xac>
 8015b96:	eeb0 0a48 	vmov.f32	s0, s16
 8015b9a:	eef0 0a68 	vmov.f32	s1, s17
 8015b9e:	f000 f831 	bl	8015c04 <finite>
 8015ba2:	b1a8      	cbz	r0, 8015bd0 <pow+0xac>
 8015ba4:	ec45 4b10 	vmov	d0, r4, r5
 8015ba8:	f000 f82c 	bl	8015c04 <finite>
 8015bac:	b180      	cbz	r0, 8015bd0 <pow+0xac>
 8015bae:	4632      	mov	r2, r6
 8015bb0:	463b      	mov	r3, r7
 8015bb2:	4630      	mov	r0, r6
 8015bb4:	4639      	mov	r1, r7
 8015bb6:	f7ea ffc1 	bl	8000b3c <__aeabi_dcmpun>
 8015bba:	2800      	cmp	r0, #0
 8015bbc:	d0e2      	beq.n	8015b84 <pow+0x60>
 8015bbe:	f7ff f985 	bl	8014ecc <__errno>
 8015bc2:	2321      	movs	r3, #33	@ 0x21
 8015bc4:	6003      	str	r3, [r0, #0]
 8015bc6:	ecbd 8b02 	vpop	{d8}
 8015bca:	ec47 6b10 	vmov	d0, r6, r7
 8015bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015bd0:	2200      	movs	r2, #0
 8015bd2:	2300      	movs	r3, #0
 8015bd4:	4630      	mov	r0, r6
 8015bd6:	4639      	mov	r1, r7
 8015bd8:	f7ea ff7e 	bl	8000ad8 <__aeabi_dcmpeq>
 8015bdc:	2800      	cmp	r0, #0
 8015bde:	d0f2      	beq.n	8015bc6 <pow+0xa2>
 8015be0:	eeb0 0a48 	vmov.f32	s0, s16
 8015be4:	eef0 0a68 	vmov.f32	s1, s17
 8015be8:	f000 f80c 	bl	8015c04 <finite>
 8015bec:	2800      	cmp	r0, #0
 8015bee:	d0ea      	beq.n	8015bc6 <pow+0xa2>
 8015bf0:	ec45 4b10 	vmov	d0, r4, r5
 8015bf4:	f000 f806 	bl	8015c04 <finite>
 8015bf8:	e7c3      	b.n	8015b82 <pow+0x5e>
 8015bfa:	4f01      	ldr	r7, [pc, #4]	@ (8015c00 <pow+0xdc>)
 8015bfc:	2600      	movs	r6, #0
 8015bfe:	e7e2      	b.n	8015bc6 <pow+0xa2>
 8015c00:	3ff00000 	.word	0x3ff00000

08015c04 <finite>:
 8015c04:	b082      	sub	sp, #8
 8015c06:	ed8d 0b00 	vstr	d0, [sp]
 8015c0a:	9801      	ldr	r0, [sp, #4]
 8015c0c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8015c10:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8015c14:	0fc0      	lsrs	r0, r0, #31
 8015c16:	b002      	add	sp, #8
 8015c18:	4770      	bx	lr
	...

08015c1c <trunc>:
 8015c1c:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 8015c20:	ec5c bb10 	vmov	fp, ip, d0
 8015c24:	f3cc 500a 	ubfx	r0, ip, #20, #11
 8015c28:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8015c2c:	2913      	cmp	r1, #19
 8015c2e:	4664      	mov	r4, ip
 8015c30:	dc14      	bgt.n	8015c5c <trunc+0x40>
 8015c32:	2900      	cmp	r1, #0
 8015c34:	bfa4      	itt	ge
 8015c36:	4b15      	ldrge	r3, [pc, #84]	@ (8015c8c <trunc+0x70>)
 8015c38:	fa43 f101 	asrge.w	r1, r3, r1
 8015c3c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8015c40:	bfad      	iteet	ge
 8015c42:	4021      	andge	r1, r4
 8015c44:	2200      	movlt	r2, #0
 8015c46:	4603      	movlt	r3, r0
 8015c48:	2200      	movge	r2, #0
 8015c4a:	bfa8      	it	ge
 8015c4c:	ea41 0300 	orrge.w	r3, r1, r0
 8015c50:	4693      	mov	fp, r2
 8015c52:	469c      	mov	ip, r3
 8015c54:	ec4c bb10 	vmov	d0, fp, ip
 8015c58:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 8015c5c:	2933      	cmp	r1, #51	@ 0x33
 8015c5e:	dd0b      	ble.n	8015c78 <trunc+0x5c>
 8015c60:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8015c64:	d1f6      	bne.n	8015c54 <trunc+0x38>
 8015c66:	465a      	mov	r2, fp
 8015c68:	4663      	mov	r3, ip
 8015c6a:	4658      	mov	r0, fp
 8015c6c:	4621      	mov	r1, r4
 8015c6e:	f7ea fb15 	bl	800029c <__adddf3>
 8015c72:	4683      	mov	fp, r0
 8015c74:	468c      	mov	ip, r1
 8015c76:	e7ed      	b.n	8015c54 <trunc+0x38>
 8015c78:	f2a0 4013 	subw	r0, r0, #1043	@ 0x413
 8015c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8015c80:	40c3      	lsrs	r3, r0
 8015c82:	ea2b 0603 	bic.w	r6, fp, r3
 8015c86:	46b3      	mov	fp, r6
 8015c88:	46a4      	mov	ip, r4
 8015c8a:	e7e3      	b.n	8015c54 <trunc+0x38>
 8015c8c:	fff00000 	.word	0xfff00000

08015c90 <__ieee754_pow>:
 8015c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c94:	b091      	sub	sp, #68	@ 0x44
 8015c96:	ed8d 1b00 	vstr	d1, [sp]
 8015c9a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8015c9e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8015ca2:	ea5a 0001 	orrs.w	r0, sl, r1
 8015ca6:	ec57 6b10 	vmov	r6, r7, d0
 8015caa:	d113      	bne.n	8015cd4 <__ieee754_pow+0x44>
 8015cac:	19b3      	adds	r3, r6, r6
 8015cae:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8015cb2:	4152      	adcs	r2, r2
 8015cb4:	4298      	cmp	r0, r3
 8015cb6:	4b9a      	ldr	r3, [pc, #616]	@ (8015f20 <__ieee754_pow+0x290>)
 8015cb8:	4193      	sbcs	r3, r2
 8015cba:	f080 84ee 	bcs.w	801669a <__ieee754_pow+0xa0a>
 8015cbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015cc2:	4630      	mov	r0, r6
 8015cc4:	4639      	mov	r1, r7
 8015cc6:	f7ea fae9 	bl	800029c <__adddf3>
 8015cca:	ec41 0b10 	vmov	d0, r0, r1
 8015cce:	b011      	add	sp, #68	@ 0x44
 8015cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cd4:	4a93      	ldr	r2, [pc, #588]	@ (8015f24 <__ieee754_pow+0x294>)
 8015cd6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8015cda:	4295      	cmp	r5, r2
 8015cdc:	46b8      	mov	r8, r7
 8015cde:	4633      	mov	r3, r6
 8015ce0:	d80a      	bhi.n	8015cf8 <__ieee754_pow+0x68>
 8015ce2:	d104      	bne.n	8015cee <__ieee754_pow+0x5e>
 8015ce4:	2e00      	cmp	r6, #0
 8015ce6:	d1ea      	bne.n	8015cbe <__ieee754_pow+0x2e>
 8015ce8:	45aa      	cmp	sl, r5
 8015cea:	d8e8      	bhi.n	8015cbe <__ieee754_pow+0x2e>
 8015cec:	e001      	b.n	8015cf2 <__ieee754_pow+0x62>
 8015cee:	4592      	cmp	sl, r2
 8015cf0:	d802      	bhi.n	8015cf8 <__ieee754_pow+0x68>
 8015cf2:	4592      	cmp	sl, r2
 8015cf4:	d10f      	bne.n	8015d16 <__ieee754_pow+0x86>
 8015cf6:	b171      	cbz	r1, 8015d16 <__ieee754_pow+0x86>
 8015cf8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8015cfc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8015d00:	ea58 0803 	orrs.w	r8, r8, r3
 8015d04:	d1db      	bne.n	8015cbe <__ieee754_pow+0x2e>
 8015d06:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015d0a:	18db      	adds	r3, r3, r3
 8015d0c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8015d10:	4152      	adcs	r2, r2
 8015d12:	4598      	cmp	r8, r3
 8015d14:	e7cf      	b.n	8015cb6 <__ieee754_pow+0x26>
 8015d16:	f1b8 0f00 	cmp.w	r8, #0
 8015d1a:	46ab      	mov	fp, r5
 8015d1c:	da43      	bge.n	8015da6 <__ieee754_pow+0x116>
 8015d1e:	4a82      	ldr	r2, [pc, #520]	@ (8015f28 <__ieee754_pow+0x298>)
 8015d20:	4592      	cmp	sl, r2
 8015d22:	d856      	bhi.n	8015dd2 <__ieee754_pow+0x142>
 8015d24:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8015d28:	4592      	cmp	sl, r2
 8015d2a:	f240 84c5 	bls.w	80166b8 <__ieee754_pow+0xa28>
 8015d2e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8015d32:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8015d36:	2a14      	cmp	r2, #20
 8015d38:	dd18      	ble.n	8015d6c <__ieee754_pow+0xdc>
 8015d3a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8015d3e:	fa21 f402 	lsr.w	r4, r1, r2
 8015d42:	fa04 f202 	lsl.w	r2, r4, r2
 8015d46:	428a      	cmp	r2, r1
 8015d48:	f040 84b6 	bne.w	80166b8 <__ieee754_pow+0xa28>
 8015d4c:	f004 0401 	and.w	r4, r4, #1
 8015d50:	f1c4 0402 	rsb	r4, r4, #2
 8015d54:	2900      	cmp	r1, #0
 8015d56:	d159      	bne.n	8015e0c <__ieee754_pow+0x17c>
 8015d58:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8015d5c:	d148      	bne.n	8015df0 <__ieee754_pow+0x160>
 8015d5e:	4632      	mov	r2, r6
 8015d60:	463b      	mov	r3, r7
 8015d62:	4630      	mov	r0, r6
 8015d64:	4639      	mov	r1, r7
 8015d66:	f7ea fc4f 	bl	8000608 <__aeabi_dmul>
 8015d6a:	e7ae      	b.n	8015cca <__ieee754_pow+0x3a>
 8015d6c:	2900      	cmp	r1, #0
 8015d6e:	d14c      	bne.n	8015e0a <__ieee754_pow+0x17a>
 8015d70:	f1c2 0214 	rsb	r2, r2, #20
 8015d74:	fa4a f402 	asr.w	r4, sl, r2
 8015d78:	fa04 f202 	lsl.w	r2, r4, r2
 8015d7c:	4552      	cmp	r2, sl
 8015d7e:	f040 8498 	bne.w	80166b2 <__ieee754_pow+0xa22>
 8015d82:	f004 0401 	and.w	r4, r4, #1
 8015d86:	f1c4 0402 	rsb	r4, r4, #2
 8015d8a:	4a68      	ldr	r2, [pc, #416]	@ (8015f2c <__ieee754_pow+0x29c>)
 8015d8c:	4592      	cmp	sl, r2
 8015d8e:	d1e3      	bne.n	8015d58 <__ieee754_pow+0xc8>
 8015d90:	f1b9 0f00 	cmp.w	r9, #0
 8015d94:	f280 8489 	bge.w	80166aa <__ieee754_pow+0xa1a>
 8015d98:	4964      	ldr	r1, [pc, #400]	@ (8015f2c <__ieee754_pow+0x29c>)
 8015d9a:	4632      	mov	r2, r6
 8015d9c:	463b      	mov	r3, r7
 8015d9e:	2000      	movs	r0, #0
 8015da0:	f7ea fd5c 	bl	800085c <__aeabi_ddiv>
 8015da4:	e791      	b.n	8015cca <__ieee754_pow+0x3a>
 8015da6:	2400      	movs	r4, #0
 8015da8:	bb81      	cbnz	r1, 8015e0c <__ieee754_pow+0x17c>
 8015daa:	4a5e      	ldr	r2, [pc, #376]	@ (8015f24 <__ieee754_pow+0x294>)
 8015dac:	4592      	cmp	sl, r2
 8015dae:	d1ec      	bne.n	8015d8a <__ieee754_pow+0xfa>
 8015db0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8015db4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8015db8:	431a      	orrs	r2, r3
 8015dba:	f000 846e 	beq.w	801669a <__ieee754_pow+0xa0a>
 8015dbe:	4b5c      	ldr	r3, [pc, #368]	@ (8015f30 <__ieee754_pow+0x2a0>)
 8015dc0:	429d      	cmp	r5, r3
 8015dc2:	d908      	bls.n	8015dd6 <__ieee754_pow+0x146>
 8015dc4:	f1b9 0f00 	cmp.w	r9, #0
 8015dc8:	f280 846b 	bge.w	80166a2 <__ieee754_pow+0xa12>
 8015dcc:	2000      	movs	r0, #0
 8015dce:	2100      	movs	r1, #0
 8015dd0:	e77b      	b.n	8015cca <__ieee754_pow+0x3a>
 8015dd2:	2402      	movs	r4, #2
 8015dd4:	e7e8      	b.n	8015da8 <__ieee754_pow+0x118>
 8015dd6:	f1b9 0f00 	cmp.w	r9, #0
 8015dda:	f04f 0000 	mov.w	r0, #0
 8015dde:	f04f 0100 	mov.w	r1, #0
 8015de2:	f6bf af72 	bge.w	8015cca <__ieee754_pow+0x3a>
 8015de6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8015dea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8015dee:	e76c      	b.n	8015cca <__ieee754_pow+0x3a>
 8015df0:	4a50      	ldr	r2, [pc, #320]	@ (8015f34 <__ieee754_pow+0x2a4>)
 8015df2:	4591      	cmp	r9, r2
 8015df4:	d10a      	bne.n	8015e0c <__ieee754_pow+0x17c>
 8015df6:	f1b8 0f00 	cmp.w	r8, #0
 8015dfa:	db07      	blt.n	8015e0c <__ieee754_pow+0x17c>
 8015dfc:	ec47 6b10 	vmov	d0, r6, r7
 8015e00:	b011      	add	sp, #68	@ 0x44
 8015e02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e06:	f000 bd4f 	b.w	80168a8 <__ieee754_sqrt>
 8015e0a:	2400      	movs	r4, #0
 8015e0c:	ec47 6b10 	vmov	d0, r6, r7
 8015e10:	9302      	str	r3, [sp, #8]
 8015e12:	f000 fc87 	bl	8016724 <fabs>
 8015e16:	9b02      	ldr	r3, [sp, #8]
 8015e18:	ec51 0b10 	vmov	r0, r1, d0
 8015e1c:	bb43      	cbnz	r3, 8015e70 <__ieee754_pow+0x1e0>
 8015e1e:	4b43      	ldr	r3, [pc, #268]	@ (8015f2c <__ieee754_pow+0x29c>)
 8015e20:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8015e24:	429a      	cmp	r2, r3
 8015e26:	d000      	beq.n	8015e2a <__ieee754_pow+0x19a>
 8015e28:	bb15      	cbnz	r5, 8015e70 <__ieee754_pow+0x1e0>
 8015e2a:	f1b9 0f00 	cmp.w	r9, #0
 8015e2e:	da05      	bge.n	8015e3c <__ieee754_pow+0x1ac>
 8015e30:	4602      	mov	r2, r0
 8015e32:	460b      	mov	r3, r1
 8015e34:	2000      	movs	r0, #0
 8015e36:	493d      	ldr	r1, [pc, #244]	@ (8015f2c <__ieee754_pow+0x29c>)
 8015e38:	f7ea fd10 	bl	800085c <__aeabi_ddiv>
 8015e3c:	f1b8 0f00 	cmp.w	r8, #0
 8015e40:	f6bf af43 	bge.w	8015cca <__ieee754_pow+0x3a>
 8015e44:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8015e48:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8015e4c:	4325      	orrs	r5, r4
 8015e4e:	d108      	bne.n	8015e62 <__ieee754_pow+0x1d2>
 8015e50:	4602      	mov	r2, r0
 8015e52:	460b      	mov	r3, r1
 8015e54:	4610      	mov	r0, r2
 8015e56:	4619      	mov	r1, r3
 8015e58:	f7ea fa1e 	bl	8000298 <__aeabi_dsub>
 8015e5c:	4602      	mov	r2, r0
 8015e5e:	460b      	mov	r3, r1
 8015e60:	e79e      	b.n	8015da0 <__ieee754_pow+0x110>
 8015e62:	2c01      	cmp	r4, #1
 8015e64:	f47f af31 	bne.w	8015cca <__ieee754_pow+0x3a>
 8015e68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015e6c:	4619      	mov	r1, r3
 8015e6e:	e72c      	b.n	8015cca <__ieee754_pow+0x3a>
 8015e70:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8015e74:	3b01      	subs	r3, #1
 8015e76:	ea53 0204 	orrs.w	r2, r3, r4
 8015e7a:	d102      	bne.n	8015e82 <__ieee754_pow+0x1f2>
 8015e7c:	4632      	mov	r2, r6
 8015e7e:	463b      	mov	r3, r7
 8015e80:	e7e8      	b.n	8015e54 <__ieee754_pow+0x1c4>
 8015e82:	3c01      	subs	r4, #1
 8015e84:	431c      	orrs	r4, r3
 8015e86:	d016      	beq.n	8015eb6 <__ieee754_pow+0x226>
 8015e88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015f10 <__ieee754_pow+0x280>
 8015e8c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8015e90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015e94:	f240 8110 	bls.w	80160b8 <__ieee754_pow+0x428>
 8015e98:	4b27      	ldr	r3, [pc, #156]	@ (8015f38 <__ieee754_pow+0x2a8>)
 8015e9a:	459a      	cmp	sl, r3
 8015e9c:	4b24      	ldr	r3, [pc, #144]	@ (8015f30 <__ieee754_pow+0x2a0>)
 8015e9e:	d916      	bls.n	8015ece <__ieee754_pow+0x23e>
 8015ea0:	429d      	cmp	r5, r3
 8015ea2:	d80b      	bhi.n	8015ebc <__ieee754_pow+0x22c>
 8015ea4:	f1b9 0f00 	cmp.w	r9, #0
 8015ea8:	da0b      	bge.n	8015ec2 <__ieee754_pow+0x232>
 8015eaa:	2000      	movs	r0, #0
 8015eac:	b011      	add	sp, #68	@ 0x44
 8015eae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015eb2:	f000 bcf1 	b.w	8016898 <__math_oflow>
 8015eb6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8015f18 <__ieee754_pow+0x288>
 8015eba:	e7e7      	b.n	8015e8c <__ieee754_pow+0x1fc>
 8015ebc:	f1b9 0f00 	cmp.w	r9, #0
 8015ec0:	dcf3      	bgt.n	8015eaa <__ieee754_pow+0x21a>
 8015ec2:	2000      	movs	r0, #0
 8015ec4:	b011      	add	sp, #68	@ 0x44
 8015ec6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015eca:	f000 bcdd 	b.w	8016888 <__math_uflow>
 8015ece:	429d      	cmp	r5, r3
 8015ed0:	d20c      	bcs.n	8015eec <__ieee754_pow+0x25c>
 8015ed2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ed6:	2200      	movs	r2, #0
 8015ed8:	2300      	movs	r3, #0
 8015eda:	f7ea fe07 	bl	8000aec <__aeabi_dcmplt>
 8015ede:	3800      	subs	r0, #0
 8015ee0:	bf18      	it	ne
 8015ee2:	2001      	movne	r0, #1
 8015ee4:	f1b9 0f00 	cmp.w	r9, #0
 8015ee8:	daec      	bge.n	8015ec4 <__ieee754_pow+0x234>
 8015eea:	e7df      	b.n	8015eac <__ieee754_pow+0x21c>
 8015eec:	4b0f      	ldr	r3, [pc, #60]	@ (8015f2c <__ieee754_pow+0x29c>)
 8015eee:	429d      	cmp	r5, r3
 8015ef0:	f04f 0200 	mov.w	r2, #0
 8015ef4:	d922      	bls.n	8015f3c <__ieee754_pow+0x2ac>
 8015ef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015efa:	2300      	movs	r3, #0
 8015efc:	f7ea fdf6 	bl	8000aec <__aeabi_dcmplt>
 8015f00:	3800      	subs	r0, #0
 8015f02:	bf18      	it	ne
 8015f04:	2001      	movne	r0, #1
 8015f06:	f1b9 0f00 	cmp.w	r9, #0
 8015f0a:	dccf      	bgt.n	8015eac <__ieee754_pow+0x21c>
 8015f0c:	e7da      	b.n	8015ec4 <__ieee754_pow+0x234>
 8015f0e:	bf00      	nop
 8015f10:	00000000 	.word	0x00000000
 8015f14:	3ff00000 	.word	0x3ff00000
 8015f18:	00000000 	.word	0x00000000
 8015f1c:	bff00000 	.word	0xbff00000
 8015f20:	fff00000 	.word	0xfff00000
 8015f24:	7ff00000 	.word	0x7ff00000
 8015f28:	433fffff 	.word	0x433fffff
 8015f2c:	3ff00000 	.word	0x3ff00000
 8015f30:	3fefffff 	.word	0x3fefffff
 8015f34:	3fe00000 	.word	0x3fe00000
 8015f38:	43f00000 	.word	0x43f00000
 8015f3c:	4b5a      	ldr	r3, [pc, #360]	@ (80160a8 <__ieee754_pow+0x418>)
 8015f3e:	f7ea f9ab 	bl	8000298 <__aeabi_dsub>
 8015f42:	a351      	add	r3, pc, #324	@ (adr r3, 8016088 <__ieee754_pow+0x3f8>)
 8015f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f48:	4604      	mov	r4, r0
 8015f4a:	460d      	mov	r5, r1
 8015f4c:	f7ea fb5c 	bl	8000608 <__aeabi_dmul>
 8015f50:	a34f      	add	r3, pc, #316	@ (adr r3, 8016090 <__ieee754_pow+0x400>)
 8015f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f56:	4606      	mov	r6, r0
 8015f58:	460f      	mov	r7, r1
 8015f5a:	4620      	mov	r0, r4
 8015f5c:	4629      	mov	r1, r5
 8015f5e:	f7ea fb53 	bl	8000608 <__aeabi_dmul>
 8015f62:	4b52      	ldr	r3, [pc, #328]	@ (80160ac <__ieee754_pow+0x41c>)
 8015f64:	4682      	mov	sl, r0
 8015f66:	468b      	mov	fp, r1
 8015f68:	2200      	movs	r2, #0
 8015f6a:	4620      	mov	r0, r4
 8015f6c:	4629      	mov	r1, r5
 8015f6e:	f7ea fb4b 	bl	8000608 <__aeabi_dmul>
 8015f72:	4602      	mov	r2, r0
 8015f74:	460b      	mov	r3, r1
 8015f76:	a148      	add	r1, pc, #288	@ (adr r1, 8016098 <__ieee754_pow+0x408>)
 8015f78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f7c:	f7ea f98c 	bl	8000298 <__aeabi_dsub>
 8015f80:	4622      	mov	r2, r4
 8015f82:	462b      	mov	r3, r5
 8015f84:	f7ea fb40 	bl	8000608 <__aeabi_dmul>
 8015f88:	4602      	mov	r2, r0
 8015f8a:	460b      	mov	r3, r1
 8015f8c:	2000      	movs	r0, #0
 8015f8e:	4948      	ldr	r1, [pc, #288]	@ (80160b0 <__ieee754_pow+0x420>)
 8015f90:	f7ea f982 	bl	8000298 <__aeabi_dsub>
 8015f94:	4622      	mov	r2, r4
 8015f96:	4680      	mov	r8, r0
 8015f98:	4689      	mov	r9, r1
 8015f9a:	462b      	mov	r3, r5
 8015f9c:	4620      	mov	r0, r4
 8015f9e:	4629      	mov	r1, r5
 8015fa0:	f7ea fb32 	bl	8000608 <__aeabi_dmul>
 8015fa4:	4602      	mov	r2, r0
 8015fa6:	460b      	mov	r3, r1
 8015fa8:	4640      	mov	r0, r8
 8015faa:	4649      	mov	r1, r9
 8015fac:	f7ea fb2c 	bl	8000608 <__aeabi_dmul>
 8015fb0:	a33b      	add	r3, pc, #236	@ (adr r3, 80160a0 <__ieee754_pow+0x410>)
 8015fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fb6:	f7ea fb27 	bl	8000608 <__aeabi_dmul>
 8015fba:	4602      	mov	r2, r0
 8015fbc:	460b      	mov	r3, r1
 8015fbe:	4650      	mov	r0, sl
 8015fc0:	4659      	mov	r1, fp
 8015fc2:	f7ea f969 	bl	8000298 <__aeabi_dsub>
 8015fc6:	4602      	mov	r2, r0
 8015fc8:	460b      	mov	r3, r1
 8015fca:	4680      	mov	r8, r0
 8015fcc:	4689      	mov	r9, r1
 8015fce:	4630      	mov	r0, r6
 8015fd0:	4639      	mov	r1, r7
 8015fd2:	f7ea f963 	bl	800029c <__adddf3>
 8015fd6:	2400      	movs	r4, #0
 8015fd8:	4632      	mov	r2, r6
 8015fda:	463b      	mov	r3, r7
 8015fdc:	4620      	mov	r0, r4
 8015fde:	460d      	mov	r5, r1
 8015fe0:	f7ea f95a 	bl	8000298 <__aeabi_dsub>
 8015fe4:	4602      	mov	r2, r0
 8015fe6:	460b      	mov	r3, r1
 8015fe8:	4640      	mov	r0, r8
 8015fea:	4649      	mov	r1, r9
 8015fec:	f7ea f954 	bl	8000298 <__aeabi_dsub>
 8015ff0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ff4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015ff8:	2300      	movs	r3, #0
 8015ffa:	9304      	str	r3, [sp, #16]
 8015ffc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8016000:	4606      	mov	r6, r0
 8016002:	460f      	mov	r7, r1
 8016004:	465b      	mov	r3, fp
 8016006:	4652      	mov	r2, sl
 8016008:	e9dd 0100 	ldrd	r0, r1, [sp]
 801600c:	f7ea f944 	bl	8000298 <__aeabi_dsub>
 8016010:	4622      	mov	r2, r4
 8016012:	462b      	mov	r3, r5
 8016014:	f7ea faf8 	bl	8000608 <__aeabi_dmul>
 8016018:	e9dd 2300 	ldrd	r2, r3, [sp]
 801601c:	4680      	mov	r8, r0
 801601e:	4689      	mov	r9, r1
 8016020:	4630      	mov	r0, r6
 8016022:	4639      	mov	r1, r7
 8016024:	f7ea faf0 	bl	8000608 <__aeabi_dmul>
 8016028:	4602      	mov	r2, r0
 801602a:	460b      	mov	r3, r1
 801602c:	4640      	mov	r0, r8
 801602e:	4649      	mov	r1, r9
 8016030:	f7ea f934 	bl	800029c <__adddf3>
 8016034:	465b      	mov	r3, fp
 8016036:	4606      	mov	r6, r0
 8016038:	460f      	mov	r7, r1
 801603a:	4652      	mov	r2, sl
 801603c:	4620      	mov	r0, r4
 801603e:	4629      	mov	r1, r5
 8016040:	f7ea fae2 	bl	8000608 <__aeabi_dmul>
 8016044:	460b      	mov	r3, r1
 8016046:	4602      	mov	r2, r0
 8016048:	4680      	mov	r8, r0
 801604a:	4689      	mov	r9, r1
 801604c:	4630      	mov	r0, r6
 801604e:	4639      	mov	r1, r7
 8016050:	f7ea f924 	bl	800029c <__adddf3>
 8016054:	4b17      	ldr	r3, [pc, #92]	@ (80160b4 <__ieee754_pow+0x424>)
 8016056:	4299      	cmp	r1, r3
 8016058:	4604      	mov	r4, r0
 801605a:	460d      	mov	r5, r1
 801605c:	468b      	mov	fp, r1
 801605e:	f340 820b 	ble.w	8016478 <__ieee754_pow+0x7e8>
 8016062:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8016066:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 801606a:	4303      	orrs	r3, r0
 801606c:	f000 81ea 	beq.w	8016444 <__ieee754_pow+0x7b4>
 8016070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016074:	2200      	movs	r2, #0
 8016076:	2300      	movs	r3, #0
 8016078:	f7ea fd38 	bl	8000aec <__aeabi_dcmplt>
 801607c:	3800      	subs	r0, #0
 801607e:	bf18      	it	ne
 8016080:	2001      	movne	r0, #1
 8016082:	e713      	b.n	8015eac <__ieee754_pow+0x21c>
 8016084:	f3af 8000 	nop.w
 8016088:	60000000 	.word	0x60000000
 801608c:	3ff71547 	.word	0x3ff71547
 8016090:	f85ddf44 	.word	0xf85ddf44
 8016094:	3e54ae0b 	.word	0x3e54ae0b
 8016098:	55555555 	.word	0x55555555
 801609c:	3fd55555 	.word	0x3fd55555
 80160a0:	652b82fe 	.word	0x652b82fe
 80160a4:	3ff71547 	.word	0x3ff71547
 80160a8:	3ff00000 	.word	0x3ff00000
 80160ac:	3fd00000 	.word	0x3fd00000
 80160b0:	3fe00000 	.word	0x3fe00000
 80160b4:	408fffff 	.word	0x408fffff
 80160b8:	4bd5      	ldr	r3, [pc, #852]	@ (8016410 <__ieee754_pow+0x780>)
 80160ba:	ea08 0303 	and.w	r3, r8, r3
 80160be:	2200      	movs	r2, #0
 80160c0:	b92b      	cbnz	r3, 80160ce <__ieee754_pow+0x43e>
 80160c2:	4bd4      	ldr	r3, [pc, #848]	@ (8016414 <__ieee754_pow+0x784>)
 80160c4:	f7ea faa0 	bl	8000608 <__aeabi_dmul>
 80160c8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80160cc:	468b      	mov	fp, r1
 80160ce:	ea4f 532b 	mov.w	r3, fp, asr #20
 80160d2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80160d6:	4413      	add	r3, r2
 80160d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80160da:	4bcf      	ldr	r3, [pc, #828]	@ (8016418 <__ieee754_pow+0x788>)
 80160dc:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80160e0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80160e4:	459b      	cmp	fp, r3
 80160e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80160ea:	dd08      	ble.n	80160fe <__ieee754_pow+0x46e>
 80160ec:	4bcb      	ldr	r3, [pc, #812]	@ (801641c <__ieee754_pow+0x78c>)
 80160ee:	459b      	cmp	fp, r3
 80160f0:	f340 81a5 	ble.w	801643e <__ieee754_pow+0x7ae>
 80160f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80160f6:	3301      	adds	r3, #1
 80160f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80160fa:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80160fe:	f04f 0a00 	mov.w	sl, #0
 8016102:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8016106:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016108:	4bc5      	ldr	r3, [pc, #788]	@ (8016420 <__ieee754_pow+0x790>)
 801610a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801610e:	ed93 7b00 	vldr	d7, [r3]
 8016112:	4629      	mov	r1, r5
 8016114:	ec53 2b17 	vmov	r2, r3, d7
 8016118:	ed8d 7b06 	vstr	d7, [sp, #24]
 801611c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016120:	f7ea f8ba 	bl	8000298 <__aeabi_dsub>
 8016124:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016128:	4606      	mov	r6, r0
 801612a:	460f      	mov	r7, r1
 801612c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016130:	f7ea f8b4 	bl	800029c <__adddf3>
 8016134:	4602      	mov	r2, r0
 8016136:	460b      	mov	r3, r1
 8016138:	2000      	movs	r0, #0
 801613a:	49ba      	ldr	r1, [pc, #744]	@ (8016424 <__ieee754_pow+0x794>)
 801613c:	f7ea fb8e 	bl	800085c <__aeabi_ddiv>
 8016140:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8016144:	4602      	mov	r2, r0
 8016146:	460b      	mov	r3, r1
 8016148:	4630      	mov	r0, r6
 801614a:	4639      	mov	r1, r7
 801614c:	f7ea fa5c 	bl	8000608 <__aeabi_dmul>
 8016150:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016154:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8016158:	106d      	asrs	r5, r5, #1
 801615a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 801615e:	f04f 0b00 	mov.w	fp, #0
 8016162:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8016166:	4661      	mov	r1, ip
 8016168:	2200      	movs	r2, #0
 801616a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801616e:	4658      	mov	r0, fp
 8016170:	46e1      	mov	r9, ip
 8016172:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8016176:	4614      	mov	r4, r2
 8016178:	461d      	mov	r5, r3
 801617a:	f7ea fa45 	bl	8000608 <__aeabi_dmul>
 801617e:	4602      	mov	r2, r0
 8016180:	460b      	mov	r3, r1
 8016182:	4630      	mov	r0, r6
 8016184:	4639      	mov	r1, r7
 8016186:	f7ea f887 	bl	8000298 <__aeabi_dsub>
 801618a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801618e:	4606      	mov	r6, r0
 8016190:	460f      	mov	r7, r1
 8016192:	4620      	mov	r0, r4
 8016194:	4629      	mov	r1, r5
 8016196:	f7ea f87f 	bl	8000298 <__aeabi_dsub>
 801619a:	4602      	mov	r2, r0
 801619c:	460b      	mov	r3, r1
 801619e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80161a2:	f7ea f879 	bl	8000298 <__aeabi_dsub>
 80161a6:	465a      	mov	r2, fp
 80161a8:	464b      	mov	r3, r9
 80161aa:	f7ea fa2d 	bl	8000608 <__aeabi_dmul>
 80161ae:	4602      	mov	r2, r0
 80161b0:	460b      	mov	r3, r1
 80161b2:	4630      	mov	r0, r6
 80161b4:	4639      	mov	r1, r7
 80161b6:	f7ea f86f 	bl	8000298 <__aeabi_dsub>
 80161ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80161be:	f7ea fa23 	bl	8000608 <__aeabi_dmul>
 80161c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80161c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80161ca:	4610      	mov	r0, r2
 80161cc:	4619      	mov	r1, r3
 80161ce:	f7ea fa1b 	bl	8000608 <__aeabi_dmul>
 80161d2:	a37d      	add	r3, pc, #500	@ (adr r3, 80163c8 <__ieee754_pow+0x738>)
 80161d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161d8:	4604      	mov	r4, r0
 80161da:	460d      	mov	r5, r1
 80161dc:	f7ea fa14 	bl	8000608 <__aeabi_dmul>
 80161e0:	a37b      	add	r3, pc, #492	@ (adr r3, 80163d0 <__ieee754_pow+0x740>)
 80161e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161e6:	f7ea f859 	bl	800029c <__adddf3>
 80161ea:	4622      	mov	r2, r4
 80161ec:	462b      	mov	r3, r5
 80161ee:	f7ea fa0b 	bl	8000608 <__aeabi_dmul>
 80161f2:	a379      	add	r3, pc, #484	@ (adr r3, 80163d8 <__ieee754_pow+0x748>)
 80161f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161f8:	f7ea f850 	bl	800029c <__adddf3>
 80161fc:	4622      	mov	r2, r4
 80161fe:	462b      	mov	r3, r5
 8016200:	f7ea fa02 	bl	8000608 <__aeabi_dmul>
 8016204:	a376      	add	r3, pc, #472	@ (adr r3, 80163e0 <__ieee754_pow+0x750>)
 8016206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801620a:	f7ea f847 	bl	800029c <__adddf3>
 801620e:	4622      	mov	r2, r4
 8016210:	462b      	mov	r3, r5
 8016212:	f7ea f9f9 	bl	8000608 <__aeabi_dmul>
 8016216:	a374      	add	r3, pc, #464	@ (adr r3, 80163e8 <__ieee754_pow+0x758>)
 8016218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801621c:	f7ea f83e 	bl	800029c <__adddf3>
 8016220:	4622      	mov	r2, r4
 8016222:	462b      	mov	r3, r5
 8016224:	f7ea f9f0 	bl	8000608 <__aeabi_dmul>
 8016228:	a371      	add	r3, pc, #452	@ (adr r3, 80163f0 <__ieee754_pow+0x760>)
 801622a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801622e:	f7ea f835 	bl	800029c <__adddf3>
 8016232:	4622      	mov	r2, r4
 8016234:	4606      	mov	r6, r0
 8016236:	460f      	mov	r7, r1
 8016238:	462b      	mov	r3, r5
 801623a:	4620      	mov	r0, r4
 801623c:	4629      	mov	r1, r5
 801623e:	f7ea f9e3 	bl	8000608 <__aeabi_dmul>
 8016242:	4602      	mov	r2, r0
 8016244:	460b      	mov	r3, r1
 8016246:	4630      	mov	r0, r6
 8016248:	4639      	mov	r1, r7
 801624a:	f7ea f9dd 	bl	8000608 <__aeabi_dmul>
 801624e:	465a      	mov	r2, fp
 8016250:	4604      	mov	r4, r0
 8016252:	460d      	mov	r5, r1
 8016254:	464b      	mov	r3, r9
 8016256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801625a:	f7ea f81f 	bl	800029c <__adddf3>
 801625e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016262:	f7ea f9d1 	bl	8000608 <__aeabi_dmul>
 8016266:	4622      	mov	r2, r4
 8016268:	462b      	mov	r3, r5
 801626a:	f7ea f817 	bl	800029c <__adddf3>
 801626e:	465a      	mov	r2, fp
 8016270:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016274:	464b      	mov	r3, r9
 8016276:	4658      	mov	r0, fp
 8016278:	4649      	mov	r1, r9
 801627a:	f7ea f9c5 	bl	8000608 <__aeabi_dmul>
 801627e:	4b6a      	ldr	r3, [pc, #424]	@ (8016428 <__ieee754_pow+0x798>)
 8016280:	2200      	movs	r2, #0
 8016282:	4606      	mov	r6, r0
 8016284:	460f      	mov	r7, r1
 8016286:	f7ea f809 	bl	800029c <__adddf3>
 801628a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801628e:	f7ea f805 	bl	800029c <__adddf3>
 8016292:	46d8      	mov	r8, fp
 8016294:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8016298:	460d      	mov	r5, r1
 801629a:	465a      	mov	r2, fp
 801629c:	460b      	mov	r3, r1
 801629e:	4640      	mov	r0, r8
 80162a0:	4649      	mov	r1, r9
 80162a2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80162a6:	f7ea f9af 	bl	8000608 <__aeabi_dmul>
 80162aa:	465c      	mov	r4, fp
 80162ac:	4680      	mov	r8, r0
 80162ae:	4689      	mov	r9, r1
 80162b0:	4b5d      	ldr	r3, [pc, #372]	@ (8016428 <__ieee754_pow+0x798>)
 80162b2:	2200      	movs	r2, #0
 80162b4:	4620      	mov	r0, r4
 80162b6:	4629      	mov	r1, r5
 80162b8:	f7e9 ffee 	bl	8000298 <__aeabi_dsub>
 80162bc:	4632      	mov	r2, r6
 80162be:	463b      	mov	r3, r7
 80162c0:	f7e9 ffea 	bl	8000298 <__aeabi_dsub>
 80162c4:	4602      	mov	r2, r0
 80162c6:	460b      	mov	r3, r1
 80162c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80162cc:	f7e9 ffe4 	bl	8000298 <__aeabi_dsub>
 80162d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80162d4:	f7ea f998 	bl	8000608 <__aeabi_dmul>
 80162d8:	4622      	mov	r2, r4
 80162da:	4606      	mov	r6, r0
 80162dc:	460f      	mov	r7, r1
 80162de:	462b      	mov	r3, r5
 80162e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80162e4:	f7ea f990 	bl	8000608 <__aeabi_dmul>
 80162e8:	4602      	mov	r2, r0
 80162ea:	460b      	mov	r3, r1
 80162ec:	4630      	mov	r0, r6
 80162ee:	4639      	mov	r1, r7
 80162f0:	f7e9 ffd4 	bl	800029c <__adddf3>
 80162f4:	4606      	mov	r6, r0
 80162f6:	460f      	mov	r7, r1
 80162f8:	4602      	mov	r2, r0
 80162fa:	460b      	mov	r3, r1
 80162fc:	4640      	mov	r0, r8
 80162fe:	4649      	mov	r1, r9
 8016300:	f7e9 ffcc 	bl	800029c <__adddf3>
 8016304:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8016308:	a33b      	add	r3, pc, #236	@ (adr r3, 80163f8 <__ieee754_pow+0x768>)
 801630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801630e:	4658      	mov	r0, fp
 8016310:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8016314:	460d      	mov	r5, r1
 8016316:	f7ea f977 	bl	8000608 <__aeabi_dmul>
 801631a:	465c      	mov	r4, fp
 801631c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016320:	4642      	mov	r2, r8
 8016322:	464b      	mov	r3, r9
 8016324:	4620      	mov	r0, r4
 8016326:	4629      	mov	r1, r5
 8016328:	f7e9 ffb6 	bl	8000298 <__aeabi_dsub>
 801632c:	4602      	mov	r2, r0
 801632e:	460b      	mov	r3, r1
 8016330:	4630      	mov	r0, r6
 8016332:	4639      	mov	r1, r7
 8016334:	f7e9 ffb0 	bl	8000298 <__aeabi_dsub>
 8016338:	a331      	add	r3, pc, #196	@ (adr r3, 8016400 <__ieee754_pow+0x770>)
 801633a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801633e:	f7ea f963 	bl	8000608 <__aeabi_dmul>
 8016342:	a331      	add	r3, pc, #196	@ (adr r3, 8016408 <__ieee754_pow+0x778>)
 8016344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016348:	4606      	mov	r6, r0
 801634a:	460f      	mov	r7, r1
 801634c:	4620      	mov	r0, r4
 801634e:	4629      	mov	r1, r5
 8016350:	f7ea f95a 	bl	8000608 <__aeabi_dmul>
 8016354:	4602      	mov	r2, r0
 8016356:	460b      	mov	r3, r1
 8016358:	4630      	mov	r0, r6
 801635a:	4639      	mov	r1, r7
 801635c:	f7e9 ff9e 	bl	800029c <__adddf3>
 8016360:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016362:	4b32      	ldr	r3, [pc, #200]	@ (801642c <__ieee754_pow+0x79c>)
 8016364:	4413      	add	r3, r2
 8016366:	e9d3 2300 	ldrd	r2, r3, [r3]
 801636a:	f7e9 ff97 	bl	800029c <__adddf3>
 801636e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016372:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8016374:	f7ea f8de 	bl	8000534 <__aeabi_i2d>
 8016378:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801637a:	4b2d      	ldr	r3, [pc, #180]	@ (8016430 <__ieee754_pow+0x7a0>)
 801637c:	4413      	add	r3, r2
 801637e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016382:	4606      	mov	r6, r0
 8016384:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016388:	460f      	mov	r7, r1
 801638a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801638e:	f7e9 ff85 	bl	800029c <__adddf3>
 8016392:	4642      	mov	r2, r8
 8016394:	464b      	mov	r3, r9
 8016396:	f7e9 ff81 	bl	800029c <__adddf3>
 801639a:	4632      	mov	r2, r6
 801639c:	463b      	mov	r3, r7
 801639e:	f7e9 ff7d 	bl	800029c <__adddf3>
 80163a2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80163a6:	4632      	mov	r2, r6
 80163a8:	463b      	mov	r3, r7
 80163aa:	4658      	mov	r0, fp
 80163ac:	460d      	mov	r5, r1
 80163ae:	f7e9 ff73 	bl	8000298 <__aeabi_dsub>
 80163b2:	4642      	mov	r2, r8
 80163b4:	464b      	mov	r3, r9
 80163b6:	f7e9 ff6f 	bl	8000298 <__aeabi_dsub>
 80163ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80163be:	f7e9 ff6b 	bl	8000298 <__aeabi_dsub>
 80163c2:	465c      	mov	r4, fp
 80163c4:	e036      	b.n	8016434 <__ieee754_pow+0x7a4>
 80163c6:	bf00      	nop
 80163c8:	4a454eef 	.word	0x4a454eef
 80163cc:	3fca7e28 	.word	0x3fca7e28
 80163d0:	93c9db65 	.word	0x93c9db65
 80163d4:	3fcd864a 	.word	0x3fcd864a
 80163d8:	a91d4101 	.word	0xa91d4101
 80163dc:	3fd17460 	.word	0x3fd17460
 80163e0:	518f264d 	.word	0x518f264d
 80163e4:	3fd55555 	.word	0x3fd55555
 80163e8:	db6fabff 	.word	0xdb6fabff
 80163ec:	3fdb6db6 	.word	0x3fdb6db6
 80163f0:	33333303 	.word	0x33333303
 80163f4:	3fe33333 	.word	0x3fe33333
 80163f8:	e0000000 	.word	0xe0000000
 80163fc:	3feec709 	.word	0x3feec709
 8016400:	dc3a03fd 	.word	0xdc3a03fd
 8016404:	3feec709 	.word	0x3feec709
 8016408:	145b01f5 	.word	0x145b01f5
 801640c:	be3e2fe0 	.word	0xbe3e2fe0
 8016410:	7ff00000 	.word	0x7ff00000
 8016414:	43400000 	.word	0x43400000
 8016418:	0003988e 	.word	0x0003988e
 801641c:	000bb679 	.word	0x000bb679
 8016420:	08017870 	.word	0x08017870
 8016424:	3ff00000 	.word	0x3ff00000
 8016428:	40080000 	.word	0x40080000
 801642c:	08017850 	.word	0x08017850
 8016430:	08017860 	.word	0x08017860
 8016434:	4602      	mov	r2, r0
 8016436:	460b      	mov	r3, r1
 8016438:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801643c:	e5d6      	b.n	8015fec <__ieee754_pow+0x35c>
 801643e:	f04f 0a01 	mov.w	sl, #1
 8016442:	e65e      	b.n	8016102 <__ieee754_pow+0x472>
 8016444:	a3b5      	add	r3, pc, #724	@ (adr r3, 801671c <__ieee754_pow+0xa8c>)
 8016446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801644a:	4630      	mov	r0, r6
 801644c:	4639      	mov	r1, r7
 801644e:	f7e9 ff25 	bl	800029c <__adddf3>
 8016452:	4642      	mov	r2, r8
 8016454:	e9cd 0100 	strd	r0, r1, [sp]
 8016458:	464b      	mov	r3, r9
 801645a:	4620      	mov	r0, r4
 801645c:	4629      	mov	r1, r5
 801645e:	f7e9 ff1b 	bl	8000298 <__aeabi_dsub>
 8016462:	4602      	mov	r2, r0
 8016464:	460b      	mov	r3, r1
 8016466:	e9dd 0100 	ldrd	r0, r1, [sp]
 801646a:	f7ea fb5d 	bl	8000b28 <__aeabi_dcmpgt>
 801646e:	2800      	cmp	r0, #0
 8016470:	f47f adfe 	bne.w	8016070 <__ieee754_pow+0x3e0>
 8016474:	4ba2      	ldr	r3, [pc, #648]	@ (8016700 <__ieee754_pow+0xa70>)
 8016476:	e022      	b.n	80164be <__ieee754_pow+0x82e>
 8016478:	4ca2      	ldr	r4, [pc, #648]	@ (8016704 <__ieee754_pow+0xa74>)
 801647a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801647e:	42a3      	cmp	r3, r4
 8016480:	d919      	bls.n	80164b6 <__ieee754_pow+0x826>
 8016482:	4ba1      	ldr	r3, [pc, #644]	@ (8016708 <__ieee754_pow+0xa78>)
 8016484:	440b      	add	r3, r1
 8016486:	4303      	orrs	r3, r0
 8016488:	d009      	beq.n	801649e <__ieee754_pow+0x80e>
 801648a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801648e:	2200      	movs	r2, #0
 8016490:	2300      	movs	r3, #0
 8016492:	f7ea fb2b 	bl	8000aec <__aeabi_dcmplt>
 8016496:	3800      	subs	r0, #0
 8016498:	bf18      	it	ne
 801649a:	2001      	movne	r0, #1
 801649c:	e512      	b.n	8015ec4 <__ieee754_pow+0x234>
 801649e:	4642      	mov	r2, r8
 80164a0:	464b      	mov	r3, r9
 80164a2:	f7e9 fef9 	bl	8000298 <__aeabi_dsub>
 80164a6:	4632      	mov	r2, r6
 80164a8:	463b      	mov	r3, r7
 80164aa:	f7ea fb33 	bl	8000b14 <__aeabi_dcmpge>
 80164ae:	2800      	cmp	r0, #0
 80164b0:	d1eb      	bne.n	801648a <__ieee754_pow+0x7fa>
 80164b2:	4b96      	ldr	r3, [pc, #600]	@ (801670c <__ieee754_pow+0xa7c>)
 80164b4:	e003      	b.n	80164be <__ieee754_pow+0x82e>
 80164b6:	4a96      	ldr	r2, [pc, #600]	@ (8016710 <__ieee754_pow+0xa80>)
 80164b8:	4293      	cmp	r3, r2
 80164ba:	f240 80e7 	bls.w	801668c <__ieee754_pow+0x9fc>
 80164be:	151b      	asrs	r3, r3, #20
 80164c0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80164c4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80164c8:	fa4a fa03 	asr.w	sl, sl, r3
 80164cc:	44da      	add	sl, fp
 80164ce:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80164d2:	4890      	ldr	r0, [pc, #576]	@ (8016714 <__ieee754_pow+0xa84>)
 80164d4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80164d8:	4108      	asrs	r0, r1
 80164da:	ea00 030a 	and.w	r3, r0, sl
 80164de:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80164e2:	f1c1 0114 	rsb	r1, r1, #20
 80164e6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80164ea:	fa4a fa01 	asr.w	sl, sl, r1
 80164ee:	f1bb 0f00 	cmp.w	fp, #0
 80164f2:	4640      	mov	r0, r8
 80164f4:	4649      	mov	r1, r9
 80164f6:	f04f 0200 	mov.w	r2, #0
 80164fa:	bfb8      	it	lt
 80164fc:	f1ca 0a00 	rsblt	sl, sl, #0
 8016500:	f7e9 feca 	bl	8000298 <__aeabi_dsub>
 8016504:	4680      	mov	r8, r0
 8016506:	4689      	mov	r9, r1
 8016508:	4632      	mov	r2, r6
 801650a:	463b      	mov	r3, r7
 801650c:	4640      	mov	r0, r8
 801650e:	4649      	mov	r1, r9
 8016510:	f7e9 fec4 	bl	800029c <__adddf3>
 8016514:	2400      	movs	r4, #0
 8016516:	a36a      	add	r3, pc, #424	@ (adr r3, 80166c0 <__ieee754_pow+0xa30>)
 8016518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801651c:	4620      	mov	r0, r4
 801651e:	460d      	mov	r5, r1
 8016520:	f7ea f872 	bl	8000608 <__aeabi_dmul>
 8016524:	4642      	mov	r2, r8
 8016526:	e9cd 0100 	strd	r0, r1, [sp]
 801652a:	464b      	mov	r3, r9
 801652c:	4620      	mov	r0, r4
 801652e:	4629      	mov	r1, r5
 8016530:	f7e9 feb2 	bl	8000298 <__aeabi_dsub>
 8016534:	4602      	mov	r2, r0
 8016536:	460b      	mov	r3, r1
 8016538:	4630      	mov	r0, r6
 801653a:	4639      	mov	r1, r7
 801653c:	f7e9 feac 	bl	8000298 <__aeabi_dsub>
 8016540:	a361      	add	r3, pc, #388	@ (adr r3, 80166c8 <__ieee754_pow+0xa38>)
 8016542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016546:	f7ea f85f 	bl	8000608 <__aeabi_dmul>
 801654a:	a361      	add	r3, pc, #388	@ (adr r3, 80166d0 <__ieee754_pow+0xa40>)
 801654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016550:	4680      	mov	r8, r0
 8016552:	4689      	mov	r9, r1
 8016554:	4620      	mov	r0, r4
 8016556:	4629      	mov	r1, r5
 8016558:	f7ea f856 	bl	8000608 <__aeabi_dmul>
 801655c:	4602      	mov	r2, r0
 801655e:	460b      	mov	r3, r1
 8016560:	4640      	mov	r0, r8
 8016562:	4649      	mov	r1, r9
 8016564:	f7e9 fe9a 	bl	800029c <__adddf3>
 8016568:	4604      	mov	r4, r0
 801656a:	460d      	mov	r5, r1
 801656c:	4602      	mov	r2, r0
 801656e:	460b      	mov	r3, r1
 8016570:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016574:	f7e9 fe92 	bl	800029c <__adddf3>
 8016578:	e9dd 2300 	ldrd	r2, r3, [sp]
 801657c:	4680      	mov	r8, r0
 801657e:	4689      	mov	r9, r1
 8016580:	f7e9 fe8a 	bl	8000298 <__aeabi_dsub>
 8016584:	4602      	mov	r2, r0
 8016586:	460b      	mov	r3, r1
 8016588:	4620      	mov	r0, r4
 801658a:	4629      	mov	r1, r5
 801658c:	f7e9 fe84 	bl	8000298 <__aeabi_dsub>
 8016590:	4642      	mov	r2, r8
 8016592:	4606      	mov	r6, r0
 8016594:	460f      	mov	r7, r1
 8016596:	464b      	mov	r3, r9
 8016598:	4640      	mov	r0, r8
 801659a:	4649      	mov	r1, r9
 801659c:	f7ea f834 	bl	8000608 <__aeabi_dmul>
 80165a0:	a34d      	add	r3, pc, #308	@ (adr r3, 80166d8 <__ieee754_pow+0xa48>)
 80165a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165a6:	4604      	mov	r4, r0
 80165a8:	460d      	mov	r5, r1
 80165aa:	f7ea f82d 	bl	8000608 <__aeabi_dmul>
 80165ae:	a34c      	add	r3, pc, #304	@ (adr r3, 80166e0 <__ieee754_pow+0xa50>)
 80165b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165b4:	f7e9 fe70 	bl	8000298 <__aeabi_dsub>
 80165b8:	4622      	mov	r2, r4
 80165ba:	462b      	mov	r3, r5
 80165bc:	f7ea f824 	bl	8000608 <__aeabi_dmul>
 80165c0:	a349      	add	r3, pc, #292	@ (adr r3, 80166e8 <__ieee754_pow+0xa58>)
 80165c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165c6:	f7e9 fe69 	bl	800029c <__adddf3>
 80165ca:	4622      	mov	r2, r4
 80165cc:	462b      	mov	r3, r5
 80165ce:	f7ea f81b 	bl	8000608 <__aeabi_dmul>
 80165d2:	a347      	add	r3, pc, #284	@ (adr r3, 80166f0 <__ieee754_pow+0xa60>)
 80165d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165d8:	f7e9 fe5e 	bl	8000298 <__aeabi_dsub>
 80165dc:	4622      	mov	r2, r4
 80165de:	462b      	mov	r3, r5
 80165e0:	f7ea f812 	bl	8000608 <__aeabi_dmul>
 80165e4:	a344      	add	r3, pc, #272	@ (adr r3, 80166f8 <__ieee754_pow+0xa68>)
 80165e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165ea:	f7e9 fe57 	bl	800029c <__adddf3>
 80165ee:	4622      	mov	r2, r4
 80165f0:	462b      	mov	r3, r5
 80165f2:	f7ea f809 	bl	8000608 <__aeabi_dmul>
 80165f6:	4602      	mov	r2, r0
 80165f8:	460b      	mov	r3, r1
 80165fa:	4640      	mov	r0, r8
 80165fc:	4649      	mov	r1, r9
 80165fe:	f7e9 fe4b 	bl	8000298 <__aeabi_dsub>
 8016602:	4604      	mov	r4, r0
 8016604:	460d      	mov	r5, r1
 8016606:	4602      	mov	r2, r0
 8016608:	460b      	mov	r3, r1
 801660a:	4640      	mov	r0, r8
 801660c:	4649      	mov	r1, r9
 801660e:	f7e9 fffb 	bl	8000608 <__aeabi_dmul>
 8016612:	2200      	movs	r2, #0
 8016614:	e9cd 0100 	strd	r0, r1, [sp]
 8016618:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801661c:	4620      	mov	r0, r4
 801661e:	4629      	mov	r1, r5
 8016620:	f7e9 fe3a 	bl	8000298 <__aeabi_dsub>
 8016624:	4602      	mov	r2, r0
 8016626:	460b      	mov	r3, r1
 8016628:	e9dd 0100 	ldrd	r0, r1, [sp]
 801662c:	f7ea f916 	bl	800085c <__aeabi_ddiv>
 8016630:	4632      	mov	r2, r6
 8016632:	4604      	mov	r4, r0
 8016634:	460d      	mov	r5, r1
 8016636:	463b      	mov	r3, r7
 8016638:	4640      	mov	r0, r8
 801663a:	4649      	mov	r1, r9
 801663c:	f7e9 ffe4 	bl	8000608 <__aeabi_dmul>
 8016640:	4632      	mov	r2, r6
 8016642:	463b      	mov	r3, r7
 8016644:	f7e9 fe2a 	bl	800029c <__adddf3>
 8016648:	4602      	mov	r2, r0
 801664a:	460b      	mov	r3, r1
 801664c:	4620      	mov	r0, r4
 801664e:	4629      	mov	r1, r5
 8016650:	f7e9 fe22 	bl	8000298 <__aeabi_dsub>
 8016654:	4642      	mov	r2, r8
 8016656:	464b      	mov	r3, r9
 8016658:	f7e9 fe1e 	bl	8000298 <__aeabi_dsub>
 801665c:	460b      	mov	r3, r1
 801665e:	4602      	mov	r2, r0
 8016660:	492d      	ldr	r1, [pc, #180]	@ (8016718 <__ieee754_pow+0xa88>)
 8016662:	2000      	movs	r0, #0
 8016664:	f7e9 fe18 	bl	8000298 <__aeabi_dsub>
 8016668:	ec41 0b10 	vmov	d0, r0, r1
 801666c:	ee10 3a90 	vmov	r3, s1
 8016670:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8016674:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016678:	da0b      	bge.n	8016692 <__ieee754_pow+0xa02>
 801667a:	4650      	mov	r0, sl
 801667c:	f000 f85c 	bl	8016738 <scalbn>
 8016680:	ec51 0b10 	vmov	r0, r1, d0
 8016684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016688:	f7ff bb6d 	b.w	8015d66 <__ieee754_pow+0xd6>
 801668c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8016690:	e73a      	b.n	8016508 <__ieee754_pow+0x878>
 8016692:	ec51 0b10 	vmov	r0, r1, d0
 8016696:	4619      	mov	r1, r3
 8016698:	e7f4      	b.n	8016684 <__ieee754_pow+0x9f4>
 801669a:	491f      	ldr	r1, [pc, #124]	@ (8016718 <__ieee754_pow+0xa88>)
 801669c:	2000      	movs	r0, #0
 801669e:	f7ff bb14 	b.w	8015cca <__ieee754_pow+0x3a>
 80166a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166a6:	f7ff bb10 	b.w	8015cca <__ieee754_pow+0x3a>
 80166aa:	4630      	mov	r0, r6
 80166ac:	4639      	mov	r1, r7
 80166ae:	f7ff bb0c 	b.w	8015cca <__ieee754_pow+0x3a>
 80166b2:	460c      	mov	r4, r1
 80166b4:	f7ff bb69 	b.w	8015d8a <__ieee754_pow+0xfa>
 80166b8:	2400      	movs	r4, #0
 80166ba:	f7ff bb4b 	b.w	8015d54 <__ieee754_pow+0xc4>
 80166be:	bf00      	nop
 80166c0:	00000000 	.word	0x00000000
 80166c4:	3fe62e43 	.word	0x3fe62e43
 80166c8:	fefa39ef 	.word	0xfefa39ef
 80166cc:	3fe62e42 	.word	0x3fe62e42
 80166d0:	0ca86c39 	.word	0x0ca86c39
 80166d4:	be205c61 	.word	0xbe205c61
 80166d8:	72bea4d0 	.word	0x72bea4d0
 80166dc:	3e663769 	.word	0x3e663769
 80166e0:	c5d26bf1 	.word	0xc5d26bf1
 80166e4:	3ebbbd41 	.word	0x3ebbbd41
 80166e8:	af25de2c 	.word	0xaf25de2c
 80166ec:	3f11566a 	.word	0x3f11566a
 80166f0:	16bebd93 	.word	0x16bebd93
 80166f4:	3f66c16c 	.word	0x3f66c16c
 80166f8:	5555553e 	.word	0x5555553e
 80166fc:	3fc55555 	.word	0x3fc55555
 8016700:	40900000 	.word	0x40900000
 8016704:	4090cbff 	.word	0x4090cbff
 8016708:	3f6f3400 	.word	0x3f6f3400
 801670c:	4090cc00 	.word	0x4090cc00
 8016710:	3fe00000 	.word	0x3fe00000
 8016714:	fff00000 	.word	0xfff00000
 8016718:	3ff00000 	.word	0x3ff00000
 801671c:	652b82fe 	.word	0x652b82fe
 8016720:	3c971547 	.word	0x3c971547

08016724 <fabs>:
 8016724:	ec51 0b10 	vmov	r0, r1, d0
 8016728:	4602      	mov	r2, r0
 801672a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801672e:	ec43 2b10 	vmov	d0, r2, r3
 8016732:	4770      	bx	lr
 8016734:	0000      	movs	r0, r0
	...

08016738 <scalbn>:
 8016738:	b570      	push	{r4, r5, r6, lr}
 801673a:	ec55 4b10 	vmov	r4, r5, d0
 801673e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8016742:	4606      	mov	r6, r0
 8016744:	462b      	mov	r3, r5
 8016746:	b991      	cbnz	r1, 801676e <scalbn+0x36>
 8016748:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801674c:	4323      	orrs	r3, r4
 801674e:	d03b      	beq.n	80167c8 <scalbn+0x90>
 8016750:	4b33      	ldr	r3, [pc, #204]	@ (8016820 <scalbn+0xe8>)
 8016752:	4620      	mov	r0, r4
 8016754:	4629      	mov	r1, r5
 8016756:	2200      	movs	r2, #0
 8016758:	f7e9 ff56 	bl	8000608 <__aeabi_dmul>
 801675c:	4b31      	ldr	r3, [pc, #196]	@ (8016824 <scalbn+0xec>)
 801675e:	429e      	cmp	r6, r3
 8016760:	4604      	mov	r4, r0
 8016762:	460d      	mov	r5, r1
 8016764:	da0f      	bge.n	8016786 <scalbn+0x4e>
 8016766:	a326      	add	r3, pc, #152	@ (adr r3, 8016800 <scalbn+0xc8>)
 8016768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801676c:	e01e      	b.n	80167ac <scalbn+0x74>
 801676e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8016772:	4291      	cmp	r1, r2
 8016774:	d10b      	bne.n	801678e <scalbn+0x56>
 8016776:	4622      	mov	r2, r4
 8016778:	4620      	mov	r0, r4
 801677a:	4629      	mov	r1, r5
 801677c:	f7e9 fd8e 	bl	800029c <__adddf3>
 8016780:	4604      	mov	r4, r0
 8016782:	460d      	mov	r5, r1
 8016784:	e020      	b.n	80167c8 <scalbn+0x90>
 8016786:	460b      	mov	r3, r1
 8016788:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801678c:	3936      	subs	r1, #54	@ 0x36
 801678e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8016792:	4296      	cmp	r6, r2
 8016794:	dd0d      	ble.n	80167b2 <scalbn+0x7a>
 8016796:	2d00      	cmp	r5, #0
 8016798:	a11b      	add	r1, pc, #108	@ (adr r1, 8016808 <scalbn+0xd0>)
 801679a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801679e:	da02      	bge.n	80167a6 <scalbn+0x6e>
 80167a0:	a11b      	add	r1, pc, #108	@ (adr r1, 8016810 <scalbn+0xd8>)
 80167a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167a6:	a318      	add	r3, pc, #96	@ (adr r3, 8016808 <scalbn+0xd0>)
 80167a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167ac:	f7e9 ff2c 	bl	8000608 <__aeabi_dmul>
 80167b0:	e7e6      	b.n	8016780 <scalbn+0x48>
 80167b2:	1872      	adds	r2, r6, r1
 80167b4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80167b8:	428a      	cmp	r2, r1
 80167ba:	dcec      	bgt.n	8016796 <scalbn+0x5e>
 80167bc:	2a00      	cmp	r2, #0
 80167be:	dd06      	ble.n	80167ce <scalbn+0x96>
 80167c0:	f36f 531e 	bfc	r3, #20, #11
 80167c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80167c8:	ec45 4b10 	vmov	d0, r4, r5
 80167cc:	bd70      	pop	{r4, r5, r6, pc}
 80167ce:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80167d2:	da08      	bge.n	80167e6 <scalbn+0xae>
 80167d4:	2d00      	cmp	r5, #0
 80167d6:	a10a      	add	r1, pc, #40	@ (adr r1, 8016800 <scalbn+0xc8>)
 80167d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167dc:	dac3      	bge.n	8016766 <scalbn+0x2e>
 80167de:	a10e      	add	r1, pc, #56	@ (adr r1, 8016818 <scalbn+0xe0>)
 80167e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167e4:	e7bf      	b.n	8016766 <scalbn+0x2e>
 80167e6:	3236      	adds	r2, #54	@ 0x36
 80167e8:	f36f 531e 	bfc	r3, #20, #11
 80167ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80167f0:	4620      	mov	r0, r4
 80167f2:	4b0d      	ldr	r3, [pc, #52]	@ (8016828 <scalbn+0xf0>)
 80167f4:	4629      	mov	r1, r5
 80167f6:	2200      	movs	r2, #0
 80167f8:	e7d8      	b.n	80167ac <scalbn+0x74>
 80167fa:	bf00      	nop
 80167fc:	f3af 8000 	nop.w
 8016800:	c2f8f359 	.word	0xc2f8f359
 8016804:	01a56e1f 	.word	0x01a56e1f
 8016808:	8800759c 	.word	0x8800759c
 801680c:	7e37e43c 	.word	0x7e37e43c
 8016810:	8800759c 	.word	0x8800759c
 8016814:	fe37e43c 	.word	0xfe37e43c
 8016818:	c2f8f359 	.word	0xc2f8f359
 801681c:	81a56e1f 	.word	0x81a56e1f
 8016820:	43500000 	.word	0x43500000
 8016824:	ffff3cb0 	.word	0xffff3cb0
 8016828:	3c900000 	.word	0x3c900000

0801682c <with_errno>:
 801682c:	b510      	push	{r4, lr}
 801682e:	ed2d 8b02 	vpush	{d8}
 8016832:	eeb0 8a40 	vmov.f32	s16, s0
 8016836:	eef0 8a60 	vmov.f32	s17, s1
 801683a:	4604      	mov	r4, r0
 801683c:	f7fe fb46 	bl	8014ecc <__errno>
 8016840:	eeb0 0a48 	vmov.f32	s0, s16
 8016844:	eef0 0a68 	vmov.f32	s1, s17
 8016848:	ecbd 8b02 	vpop	{d8}
 801684c:	6004      	str	r4, [r0, #0]
 801684e:	bd10      	pop	{r4, pc}

08016850 <xflow>:
 8016850:	4603      	mov	r3, r0
 8016852:	b507      	push	{r0, r1, r2, lr}
 8016854:	ec51 0b10 	vmov	r0, r1, d0
 8016858:	b183      	cbz	r3, 801687c <xflow+0x2c>
 801685a:	4602      	mov	r2, r0
 801685c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016860:	e9cd 2300 	strd	r2, r3, [sp]
 8016864:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016868:	f7e9 fece 	bl	8000608 <__aeabi_dmul>
 801686c:	ec41 0b10 	vmov	d0, r0, r1
 8016870:	2022      	movs	r0, #34	@ 0x22
 8016872:	b003      	add	sp, #12
 8016874:	f85d eb04 	ldr.w	lr, [sp], #4
 8016878:	f7ff bfd8 	b.w	801682c <with_errno>
 801687c:	4602      	mov	r2, r0
 801687e:	460b      	mov	r3, r1
 8016880:	e7ee      	b.n	8016860 <xflow+0x10>
 8016882:	0000      	movs	r0, r0
 8016884:	0000      	movs	r0, r0
	...

08016888 <__math_uflow>:
 8016888:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016890 <__math_uflow+0x8>
 801688c:	f7ff bfe0 	b.w	8016850 <xflow>
 8016890:	00000000 	.word	0x00000000
 8016894:	10000000 	.word	0x10000000

08016898 <__math_oflow>:
 8016898:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80168a0 <__math_oflow+0x8>
 801689c:	f7ff bfd8 	b.w	8016850 <xflow>
 80168a0:	00000000 	.word	0x00000000
 80168a4:	70000000 	.word	0x70000000

080168a8 <__ieee754_sqrt>:
 80168a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168ac:	4a66      	ldr	r2, [pc, #408]	@ (8016a48 <__ieee754_sqrt+0x1a0>)
 80168ae:	ec55 4b10 	vmov	r4, r5, d0
 80168b2:	43aa      	bics	r2, r5
 80168b4:	462b      	mov	r3, r5
 80168b6:	4621      	mov	r1, r4
 80168b8:	d110      	bne.n	80168dc <__ieee754_sqrt+0x34>
 80168ba:	4622      	mov	r2, r4
 80168bc:	4620      	mov	r0, r4
 80168be:	4629      	mov	r1, r5
 80168c0:	f7e9 fea2 	bl	8000608 <__aeabi_dmul>
 80168c4:	4602      	mov	r2, r0
 80168c6:	460b      	mov	r3, r1
 80168c8:	4620      	mov	r0, r4
 80168ca:	4629      	mov	r1, r5
 80168cc:	f7e9 fce6 	bl	800029c <__adddf3>
 80168d0:	4604      	mov	r4, r0
 80168d2:	460d      	mov	r5, r1
 80168d4:	ec45 4b10 	vmov	d0, r4, r5
 80168d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168dc:	2d00      	cmp	r5, #0
 80168de:	dc0e      	bgt.n	80168fe <__ieee754_sqrt+0x56>
 80168e0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80168e4:	4322      	orrs	r2, r4
 80168e6:	d0f5      	beq.n	80168d4 <__ieee754_sqrt+0x2c>
 80168e8:	b19d      	cbz	r5, 8016912 <__ieee754_sqrt+0x6a>
 80168ea:	4622      	mov	r2, r4
 80168ec:	4620      	mov	r0, r4
 80168ee:	4629      	mov	r1, r5
 80168f0:	f7e9 fcd2 	bl	8000298 <__aeabi_dsub>
 80168f4:	4602      	mov	r2, r0
 80168f6:	460b      	mov	r3, r1
 80168f8:	f7e9 ffb0 	bl	800085c <__aeabi_ddiv>
 80168fc:	e7e8      	b.n	80168d0 <__ieee754_sqrt+0x28>
 80168fe:	152a      	asrs	r2, r5, #20
 8016900:	d115      	bne.n	801692e <__ieee754_sqrt+0x86>
 8016902:	2000      	movs	r0, #0
 8016904:	e009      	b.n	801691a <__ieee754_sqrt+0x72>
 8016906:	0acb      	lsrs	r3, r1, #11
 8016908:	3a15      	subs	r2, #21
 801690a:	0549      	lsls	r1, r1, #21
 801690c:	2b00      	cmp	r3, #0
 801690e:	d0fa      	beq.n	8016906 <__ieee754_sqrt+0x5e>
 8016910:	e7f7      	b.n	8016902 <__ieee754_sqrt+0x5a>
 8016912:	462a      	mov	r2, r5
 8016914:	e7fa      	b.n	801690c <__ieee754_sqrt+0x64>
 8016916:	005b      	lsls	r3, r3, #1
 8016918:	3001      	adds	r0, #1
 801691a:	02dc      	lsls	r4, r3, #11
 801691c:	d5fb      	bpl.n	8016916 <__ieee754_sqrt+0x6e>
 801691e:	1e44      	subs	r4, r0, #1
 8016920:	1b12      	subs	r2, r2, r4
 8016922:	f1c0 0420 	rsb	r4, r0, #32
 8016926:	fa21 f404 	lsr.w	r4, r1, r4
 801692a:	4323      	orrs	r3, r4
 801692c:	4081      	lsls	r1, r0
 801692e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016932:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8016936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801693a:	07d2      	lsls	r2, r2, #31
 801693c:	bf5c      	itt	pl
 801693e:	005b      	lslpl	r3, r3, #1
 8016940:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8016944:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016948:	bf58      	it	pl
 801694a:	0049      	lslpl	r1, r1, #1
 801694c:	2600      	movs	r6, #0
 801694e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8016952:	107f      	asrs	r7, r7, #1
 8016954:	0049      	lsls	r1, r1, #1
 8016956:	2016      	movs	r0, #22
 8016958:	4632      	mov	r2, r6
 801695a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801695e:	1915      	adds	r5, r2, r4
 8016960:	429d      	cmp	r5, r3
 8016962:	bfde      	ittt	le
 8016964:	192a      	addle	r2, r5, r4
 8016966:	1b5b      	suble	r3, r3, r5
 8016968:	1936      	addle	r6, r6, r4
 801696a:	0fcd      	lsrs	r5, r1, #31
 801696c:	3801      	subs	r0, #1
 801696e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8016972:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016976:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801697a:	d1f0      	bne.n	801695e <__ieee754_sqrt+0xb6>
 801697c:	4605      	mov	r5, r0
 801697e:	2420      	movs	r4, #32
 8016980:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8016984:	4293      	cmp	r3, r2
 8016986:	eb0c 0e00 	add.w	lr, ip, r0
 801698a:	dc02      	bgt.n	8016992 <__ieee754_sqrt+0xea>
 801698c:	d113      	bne.n	80169b6 <__ieee754_sqrt+0x10e>
 801698e:	458e      	cmp	lr, r1
 8016990:	d811      	bhi.n	80169b6 <__ieee754_sqrt+0x10e>
 8016992:	f1be 0f00 	cmp.w	lr, #0
 8016996:	eb0e 000c 	add.w	r0, lr, ip
 801699a:	da3f      	bge.n	8016a1c <__ieee754_sqrt+0x174>
 801699c:	2800      	cmp	r0, #0
 801699e:	db3d      	blt.n	8016a1c <__ieee754_sqrt+0x174>
 80169a0:	f102 0801 	add.w	r8, r2, #1
 80169a4:	1a9b      	subs	r3, r3, r2
 80169a6:	458e      	cmp	lr, r1
 80169a8:	bf88      	it	hi
 80169aa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80169ae:	eba1 010e 	sub.w	r1, r1, lr
 80169b2:	4465      	add	r5, ip
 80169b4:	4642      	mov	r2, r8
 80169b6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80169ba:	3c01      	subs	r4, #1
 80169bc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80169c0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80169c4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80169c8:	d1dc      	bne.n	8016984 <__ieee754_sqrt+0xdc>
 80169ca:	4319      	orrs	r1, r3
 80169cc:	d01b      	beq.n	8016a06 <__ieee754_sqrt+0x15e>
 80169ce:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8016a4c <__ieee754_sqrt+0x1a4>
 80169d2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8016a50 <__ieee754_sqrt+0x1a8>
 80169d6:	e9da 0100 	ldrd	r0, r1, [sl]
 80169da:	e9db 2300 	ldrd	r2, r3, [fp]
 80169de:	f7e9 fc5b 	bl	8000298 <__aeabi_dsub>
 80169e2:	e9da 8900 	ldrd	r8, r9, [sl]
 80169e6:	4602      	mov	r2, r0
 80169e8:	460b      	mov	r3, r1
 80169ea:	4640      	mov	r0, r8
 80169ec:	4649      	mov	r1, r9
 80169ee:	f7ea f887 	bl	8000b00 <__aeabi_dcmple>
 80169f2:	b140      	cbz	r0, 8016a06 <__ieee754_sqrt+0x15e>
 80169f4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80169f8:	e9da 0100 	ldrd	r0, r1, [sl]
 80169fc:	e9db 2300 	ldrd	r2, r3, [fp]
 8016a00:	d10e      	bne.n	8016a20 <__ieee754_sqrt+0x178>
 8016a02:	3601      	adds	r6, #1
 8016a04:	4625      	mov	r5, r4
 8016a06:	1073      	asrs	r3, r6, #1
 8016a08:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8016a0c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8016a10:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8016a14:	086b      	lsrs	r3, r5, #1
 8016a16:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8016a1a:	e759      	b.n	80168d0 <__ieee754_sqrt+0x28>
 8016a1c:	4690      	mov	r8, r2
 8016a1e:	e7c1      	b.n	80169a4 <__ieee754_sqrt+0xfc>
 8016a20:	f7e9 fc3c 	bl	800029c <__adddf3>
 8016a24:	e9da 8900 	ldrd	r8, r9, [sl]
 8016a28:	4602      	mov	r2, r0
 8016a2a:	460b      	mov	r3, r1
 8016a2c:	4640      	mov	r0, r8
 8016a2e:	4649      	mov	r1, r9
 8016a30:	f7ea f85c 	bl	8000aec <__aeabi_dcmplt>
 8016a34:	b120      	cbz	r0, 8016a40 <__ieee754_sqrt+0x198>
 8016a36:	1cab      	adds	r3, r5, #2
 8016a38:	bf08      	it	eq
 8016a3a:	3601      	addeq	r6, #1
 8016a3c:	3502      	adds	r5, #2
 8016a3e:	e7e2      	b.n	8016a06 <__ieee754_sqrt+0x15e>
 8016a40:	1c6b      	adds	r3, r5, #1
 8016a42:	f023 0501 	bic.w	r5, r3, #1
 8016a46:	e7de      	b.n	8016a06 <__ieee754_sqrt+0x15e>
 8016a48:	7ff00000 	.word	0x7ff00000
 8016a4c:	08017888 	.word	0x08017888
 8016a50:	08017880 	.word	0x08017880

08016a54 <_init>:
 8016a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a56:	bf00      	nop
 8016a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a5a:	bc08      	pop	{r3}
 8016a5c:	469e      	mov	lr, r3
 8016a5e:	4770      	bx	lr

08016a60 <_fini>:
 8016a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a62:	bf00      	nop
 8016a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a66:	bc08      	pop	{r3}
 8016a68:	469e      	mov	lr, r3
 8016a6a:	4770      	bx	lr
