{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653681100514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653681100514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 16:51:40 2022 " "Processing started: Fri May 27 16:51:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653681100514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681100514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2_sd -c pbl2_sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2_sd -c pbl2_sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681100515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653681100633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653681100634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2_sd " "Found entity 1: pbl2_sd" {  } { { "pbl2_sd.v" "" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/pbl2_sd/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider1mhz " "Found entity 1: clock_divider1mhz" {  } { { "clock_divider1mhz.v" "" { Text "/home/aluno/Documentos/pbl2_sd/clock_divider1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht11.v(36) " "Verilog HDL information at dht11.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/pbl2_sd/dht11.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653681105529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR dht11.v(9) " "Verilog HDL Declaration information at dht11.v(9): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/pbl2_sd/dht11.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653681105529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.v 2 2 " "Found 2 design units, including 2 entities, in source file dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/pbl2_sd/dht11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105529 ""} { "Info" "ISGN_ENTITY_NAME" "2 tris " "Found entity 2: tris" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/pbl2_sd/dht11.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receiver.v(28) " "Verilog HDL information at receiver.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "receiver.v" "" { Text "/home/aluno/Documentos/pbl2_sd/receiver.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receiver.v(6) " "Verilog HDL Declaration information at receiver.v(6): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receiver.v" "" { Text "/home/aluno/Documentos/pbl2_sd/receiver.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "/home/aluno/Documentos/pbl2_sd/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmitter.v(15) " "Verilog HDL information at transmitter.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "transmitter.v" "" { Text "/home/aluno/Documentos/pbl2_sd/transmitter.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START transmitter.v(3) " "Verilog HDL Declaration information at transmitter.v(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "transmitter.v" "" { Text "/home/aluno/Documentos/pbl2_sd/transmitter.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmitter.v(4) " "Verilog HDL Declaration information at transmitter.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmitter.v" "" { Text "/home/aluno/Documentos/pbl2_sd/transmitter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "/home/aluno/Documentos/pbl2_sd/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105530 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_controller.v(38) " "Verilog HDL information at sensor_controller.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/pbl2_sd/sensor_controller.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653681105531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_controller " "Found entity 1: sensor_controller" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/pbl2_sd/sensor_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653681105531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681105531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2_sd.v(52) " "Verilog HDL Instantiation warning at pbl2_sd.v(52): instance has no name" {  } { { "pbl2_sd.v" "" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653681105532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl2_sd " "Elaborating entity \"pbl2_sd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653681105563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider_0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider_0\"" {  } { { "pbl2_sd.v" "divider_0" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:receiver_0 " "Elaborating entity \"receiver\" for hierarchy \"receiver:receiver_0\"" {  } { { "pbl2_sd.v" "receiver_0" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_controller sensor_controller:sensor_controller_0 " "Elaborating entity \"sensor_controller\" for hierarchy \"sensor_controller:sensor_controller_0\"" {  } { { "pbl2_sd.v" "sensor_controller_0" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address sensor_controller.v(33) " "Verilog HDL or VHDL warning at sensor_controller.v(33): object \"address\" assigned a value but never read" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/pbl2_sd/sensor_controller.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653681105566 "|pbl2_sd|sensor_controller:sensor_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider1mhz clock_divider1mhz:comb_3 " "Elaborating entity \"clock_divider1mhz\" for hierarchy \"clock_divider1mhz:comb_3\"" {  } { { "pbl2_sd.v" "comb_3" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:dht11_0 " "Elaborating entity \"dht11\" for hierarchy \"dht11:dht11_0\"" {  } { { "pbl2_sd.v" "dht11_0" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tris dht11:dht11_0\|tris:tris_0 " "Elaborating entity \"tris\" for hierarchy \"dht11:dht11_0\|tris:tris_0\"" {  } { { "dht11.v" "tris_0" { Text "/home/aluno/Documentos/pbl2_sd/dht11.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:transmitter_0 " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:transmitter_0\"" {  } { { "pbl2_sd.v" "transmitter_0" { Text "/home/aluno/Documentos/pbl2_sd/pbl2_sd.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681105586 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dht11:dht11_0\|tris:tris_0\|dht_in dht11:dht11_0\|always0 " "Converted the fan-out from the tri-state buffer \"dht11:dht11_0\|tris:tris_0\|dht_in\" to the node \"dht11:dht11_0\|always0\" into an OR gate" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/pbl2_sd/dht11.v" 198 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1653681106174 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1653681106174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653681106438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653681106901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653681106984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653681106984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653681107035 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653681107035 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653681107035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "671 " "Implemented 671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653681107035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653681107035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653681107040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 16:51:47 2022 " "Processing ended: Fri May 27 16:51:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653681107040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653681107040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653681107040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653681107040 ""}
