// Seed: 2355107065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg   id_12 = id_7;
  logic id_13 = id_10;
  always @(negedge 1);
  always #1 begin
    id_6 <= id_7;
    id_10 = 1'b0;
  end
  always @(1);
  logic id_14;
  logic id_15;
  logic id_16;
  logic id_17;
  logic id_18;
  assign id_10 = 1;
  assign id_10 = 1;
  logic id_19;
  assign id_10 = id_16 - 1;
endmodule
