Loading plugins phase: Elapsed time ==> 0s.363ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -d CYBLE-222005-00 -s C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.104ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BackBone_Bootloadable.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -dcpsoc3 BackBone_Bootloadable.v -verilog
======================================================================

======================================================================
Compiling:  BackBone_Bootloadable.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -dcpsoc3 BackBone_Bootloadable.v -verilog
======================================================================

======================================================================
Compiling:  BackBone_Bootloadable.v
Program  :   vlogfe
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -dcpsoc3 -verilog BackBone_Bootloadable.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 06 11:30:01 2016


======================================================================
Compiling:  BackBone_Bootloadable.v
Program  :   vpp
Options  :    -yv2 -q10 BackBone_Bootloadable.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 06 11:30:01 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BackBone_Bootloadable.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BackBone_Bootloadable.v
Program  :   tovif
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -dcpsoc3 -verilog BackBone_Bootloadable.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 06 11:30:01 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\codegentemp\BackBone_Bootloadable.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\codegentemp\BackBone_Bootloadable.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  BackBone_Bootloadable.v
Program  :   topld
Options  :    -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -dcpsoc3 -verilog BackBone_Bootloadable.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 06 11:30:02 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\codegentemp\BackBone_Bootloadable.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\codegentemp\BackBone_Bootloadable.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_3125\
	\ADC:Net_3126\
	\MotorPWM:PWMUDB:km_run\
	\MotorPWM:PWMUDB:ctrl_cmpmode2_2\
	\MotorPWM:PWMUDB:ctrl_cmpmode2_1\
	\MotorPWM:PWMUDB:ctrl_cmpmode2_0\
	\MotorPWM:PWMUDB:ctrl_cmpmode1_2\
	\MotorPWM:PWMUDB:ctrl_cmpmode1_1\
	\MotorPWM:PWMUDB:ctrl_cmpmode1_0\
	\MotorPWM:PWMUDB:capt_rising\
	\MotorPWM:PWMUDB:capt_falling\
	\MotorPWM:PWMUDB:trig_rise\
	\MotorPWM:PWMUDB:trig_fall\
	\MotorPWM:PWMUDB:sc_kill\
	\MotorPWM:PWMUDB:min_kill\
	\MotorPWM:PWMUDB:db_tc\
	\MotorPWM:PWMUDB:dith_sel\
	\MotorPWM:PWMUDB:compare2\
	Net_1477
	Net_1478
	Net_1479
	\MotorPWM:PWMUDB:MODULE_1:b_31\
	\MotorPWM:PWMUDB:MODULE_1:b_30\
	\MotorPWM:PWMUDB:MODULE_1:b_29\
	\MotorPWM:PWMUDB:MODULE_1:b_28\
	\MotorPWM:PWMUDB:MODULE_1:b_27\
	\MotorPWM:PWMUDB:MODULE_1:b_26\
	\MotorPWM:PWMUDB:MODULE_1:b_25\
	\MotorPWM:PWMUDB:MODULE_1:b_24\
	\MotorPWM:PWMUDB:MODULE_1:b_23\
	\MotorPWM:PWMUDB:MODULE_1:b_22\
	\MotorPWM:PWMUDB:MODULE_1:b_21\
	\MotorPWM:PWMUDB:MODULE_1:b_20\
	\MotorPWM:PWMUDB:MODULE_1:b_19\
	\MotorPWM:PWMUDB:MODULE_1:b_18\
	\MotorPWM:PWMUDB:MODULE_1:b_17\
	\MotorPWM:PWMUDB:MODULE_1:b_16\
	\MotorPWM:PWMUDB:MODULE_1:b_15\
	\MotorPWM:PWMUDB:MODULE_1:b_14\
	\MotorPWM:PWMUDB:MODULE_1:b_13\
	\MotorPWM:PWMUDB:MODULE_1:b_12\
	\MotorPWM:PWMUDB:MODULE_1:b_11\
	\MotorPWM:PWMUDB:MODULE_1:b_10\
	\MotorPWM:PWMUDB:MODULE_1:b_9\
	\MotorPWM:PWMUDB:MODULE_1:b_8\
	\MotorPWM:PWMUDB:MODULE_1:b_7\
	\MotorPWM:PWMUDB:MODULE_1:b_6\
	\MotorPWM:PWMUDB:MODULE_1:b_5\
	\MotorPWM:PWMUDB:MODULE_1:b_4\
	\MotorPWM:PWMUDB:MODULE_1:b_3\
	\MotorPWM:PWMUDB:MODULE_1:b_2\
	\MotorPWM:PWMUDB:MODULE_1:b_1\
	\MotorPWM:PWMUDB:MODULE_1:b_0\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_25\
	\MotorPWM:Net_139\
	\MotorPWM:Net_138\
	\MotorPWM:Net_183\
	\MotorPWM:Net_181\
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_1469
	Net_1470
	Net_1471
	Net_1472
	Net_1473
	Net_1474
	Net_1475
	Net_1459
	Net_1460

    Synthesized names
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 147 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:Net_3106\ to \ADC:Net_3107\
Aliasing \ADC:Net_3105\ to \ADC:Net_3107\
Aliasing \ADC:Net_3104\ to \ADC:Net_3107\
Aliasing \ADC:Net_3103\ to \ADC:Net_3107\
Aliasing \ADC:Net_3207_1\ to \ADC:Net_3107\
Aliasing \ADC:Net_3207_0\ to \ADC:Net_3107\
Aliasing \ADC:Net_3235\ to \ADC:Net_3107\
Aliasing zero to \ADC:Net_3107\
Aliasing one to tmpOE__VIN_net_0
Aliasing tmpOE__Disconnect_LED_net_0 to tmpOE__VIN_net_0
Aliasing tmpOE__SW2_net_0 to tmpOE__VIN_net_0
Aliasing tmpOE__LowPower_LED_net_0 to tmpOE__VIN_net_0
Aliasing tmpOE__Advertising_LED_net_0 to tmpOE__VIN_net_0
Aliasing tmpOE__MOTOR_net_0 to tmpOE__VIN_net_0
Aliasing \MotorPWM:Net_180\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:hwCapture\ to \ADC:Net_3107\
Aliasing \MotorPWM:Net_178\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:trig_out\ to tmpOE__VIN_net_0
Aliasing \MotorPWM:PWMUDB:runmode_enable\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:Net_179\ to tmpOE__VIN_net_0
Aliasing \MotorPWM:PWMUDB:ltch_kill_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:ltch_kill_reg\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:km_tc\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:min_kill_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:min_kill_reg\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:final_kill\ to tmpOE__VIN_net_0
Aliasing \MotorPWM:PWMUDB:dith_count_1\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:dith_count_1\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:dith_count_0\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:dith_count_0\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:status_6\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:status_4\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:cmp2\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:cmp1_status_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:cmp1_status_reg\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:cmp2_status_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:cmp2_status_reg\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:final_kill_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:final_kill_reg\\S\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:cs_addr_0\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:pwm1_i\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:pwm2_i\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\ to tmpOE__VIN_net_0
Aliasing Net_407 to \ADC:Net_3107\
Aliasing \I2C:select_s_wire\ to \ADC:Net_3107\
Aliasing \I2C:rx_wire\ to \ADC:Net_3107\
Aliasing \I2C:sclk_s_wire\ to \ADC:Net_3107\
Aliasing \I2C:mosi_s_wire\ to \ADC:Net_3107\
Aliasing \I2C:miso_m_wire\ to \ADC:Net_3107\
Aliasing \I2C:tmpOE__sda_net_0\ to tmpOE__VIN_net_0
Aliasing \I2C:tmpOE__scl_net_0\ to tmpOE__VIN_net_0
Aliasing \I2C:cts_wire\ to \ADC:Net_3107\
Aliasing tmpOE__INVN_INT_net_0 to tmpOE__VIN_net_0
Aliasing \Timer1ms:Net_75\ to \ADC:Net_3107\
Aliasing \Timer1ms:Net_69\ to tmpOE__VIN_net_0
Aliasing \Timer1ms:Net_66\ to \ADC:Net_3107\
Aliasing \Timer1ms:Net_82\ to \ADC:Net_3107\
Aliasing \Timer1ms:Net_72\ to \ADC:Net_3107\
Aliasing \MotorPWM:PWMUDB:prevCompare1\\D\ to \MotorPWM:PWMUDB:pwm_temp\
Aliasing \MotorPWM:PWMUDB:tc_i_reg\\D\ to \MotorPWM:PWMUDB:status_2\
Removing Lhs of wire \ADC:Net_3106\[72] = \ADC:Net_3107\[71]
Removing Lhs of wire \ADC:Net_3105\[73] = \ADC:Net_3107\[71]
Removing Lhs of wire \ADC:Net_3104\[74] = \ADC:Net_3107\[71]
Removing Lhs of wire \ADC:Net_3103\[75] = \ADC:Net_3107\[71]
Removing Lhs of wire \ADC:Net_17\[117] = \ADC:Net_1845\[2]
Removing Lhs of wire \ADC:Net_3207_1\[139] = \ADC:Net_3107\[71]
Removing Lhs of wire \ADC:Net_3207_0\[140] = \ADC:Net_3107\[71]
Removing Lhs of wire \ADC:Net_3235\[141] = \ADC:Net_3107\[71]
Removing Rhs of wire zero[211] = \ADC:Net_3107\[71]
Removing Lhs of wire one[215] = tmpOE__VIN_net_0[210]
Removing Lhs of wire tmpOE__Disconnect_LED_net_0[218] = tmpOE__VIN_net_0[210]
Removing Lhs of wire tmpOE__SW2_net_0[228] = tmpOE__VIN_net_0[210]
Removing Lhs of wire tmpOE__LowPower_LED_net_0[246] = tmpOE__VIN_net_0[210]
Removing Lhs of wire tmpOE__Advertising_LED_net_0[253] = tmpOE__VIN_net_0[210]
Removing Lhs of wire tmpOE__MOTOR_net_0[260] = tmpOE__VIN_net_0[210]
Removing Rhs of wire Net_442[261] = \MotorPWM:PWMUDB:pwm_i_reg\[436]
Removing Lhs of wire \MotorPWM:Net_68\[271] = Net_2966[267]
Removing Lhs of wire \MotorPWM:PWMUDB:ctrl_enable\[282] = \MotorPWM:PWMUDB:control_7\[274]
Removing Lhs of wire \MotorPWM:Net_180\[290] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:hwCapture\[293] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:hwEnable\[294] = \MotorPWM:PWMUDB:control_7\[274]
Removing Lhs of wire \MotorPWM:Net_178\[296] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:trig_out\[299] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \MotorPWM:PWMUDB:runmode_enable\\R\[301] = \MotorPWM:Net_186\[302]
Removing Lhs of wire \MotorPWM:Net_186\[302] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:runmode_enable\\S\[303] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:final_enable\[304] = \MotorPWM:PWMUDB:runmode_enable\[300]
Removing Lhs of wire \MotorPWM:Net_179\[307] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \MotorPWM:PWMUDB:ltch_kill_reg\\R\[309] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:ltch_kill_reg\\S\[310] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:km_tc\[311] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:min_kill_reg\\R\[312] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:min_kill_reg\\S\[313] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill\[316] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[319] = \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\[605]
Removing Lhs of wire \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[321] = \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\[606]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_1\\R\[322] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_1\\S\[323] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_0\\R\[324] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_0\\S\[325] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:status_6\[328] = zero[211]
Removing Rhs of wire \MotorPWM:PWMUDB:status_5\[329] = \MotorPWM:PWMUDB:final_kill_reg\[343]
Removing Lhs of wire \MotorPWM:PWMUDB:status_4\[330] = zero[211]
Removing Rhs of wire \MotorPWM:PWMUDB:status_3\[331] = \MotorPWM:PWMUDB:fifo_full\[350]
Removing Rhs of wire \MotorPWM:PWMUDB:status_1\[333] = \MotorPWM:PWMUDB:cmp2_status_reg\[342]
Removing Rhs of wire \MotorPWM:PWMUDB:status_0\[334] = \MotorPWM:PWMUDB:cmp1_status_reg\[341]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status\[339] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2\[340] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp1_status_reg\\R\[344] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp1_status_reg\\S\[345] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status_reg\\R\[346] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status_reg\\S\[347] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill_reg\\R\[348] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill_reg\\S\[349] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:cs_addr_2\[351] = \MotorPWM:PWMUDB:tc_i\[306]
Removing Lhs of wire \MotorPWM:PWMUDB:cs_addr_1\[352] = \MotorPWM:PWMUDB:runmode_enable\[300]
Removing Lhs of wire \MotorPWM:PWMUDB:cs_addr_0\[353] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:compare1\[434] = \MotorPWM:PWMUDB:cmp1_less\[405]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm1_i\[439] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm2_i\[441] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm_temp\[446] = \MotorPWM:PWMUDB:cmp1\[337]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_23\[487] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_22\[488] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_21\[489] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_20\[490] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_19\[491] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_18\[492] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_17\[493] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_16\[494] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_15\[495] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_14\[496] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_13\[497] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_12\[498] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_11\[499] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_10\[500] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_9\[501] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_8\[502] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_7\[503] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_6\[504] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_5\[505] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_4\[506] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_3\[507] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_2\[508] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_1\[509] = \MotorPWM:PWMUDB:MODIN1_1\[510]
Removing Lhs of wire \MotorPWM:PWMUDB:MODIN1_1\[510] = \MotorPWM:PWMUDB:dith_count_1\[318]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_0\[511] = \MotorPWM:PWMUDB:MODIN1_0\[512]
Removing Lhs of wire \MotorPWM:PWMUDB:MODIN1_0\[512] = \MotorPWM:PWMUDB:dith_count_0\[320]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_0\[644] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_0\[645] = tmpOE__VIN_net_0[210]
Removing Lhs of wire Net_407[651] = zero[211]
Removing Lhs of wire \I2C:select_s_wire\[654] = zero[211]
Removing Lhs of wire \I2C:rx_wire\[655] = zero[211]
Removing Lhs of wire \I2C:Net_1170\[658] = \I2C:Net_847\[653]
Removing Lhs of wire \I2C:sclk_s_wire\[659] = zero[211]
Removing Lhs of wire \I2C:mosi_s_wire\[660] = zero[211]
Removing Lhs of wire \I2C:miso_m_wire\[661] = zero[211]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[663] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[669] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \I2C:cts_wire\[678] = zero[211]
Removing Lhs of wire tmpOE__INVN_INT_net_0[702] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \Timer1ms:Net_81\[709] = Net_1511[721]
Removing Lhs of wire \Timer1ms:Net_75\[710] = zero[211]
Removing Lhs of wire \Timer1ms:Net_69\[711] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \Timer1ms:Net_66\[712] = zero[211]
Removing Lhs of wire \Timer1ms:Net_82\[713] = zero[211]
Removing Lhs of wire \Timer1ms:Net_72\[714] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:prevCapture\\D\[725] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:trig_last\\D\[726] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:prevCompare1\\D\[732] = \MotorPWM:PWMUDB:cmp1\[337]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp1_status_reg\\D\[733] = \MotorPWM:PWMUDB:cmp1_status\[338]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status_reg\\D\[734] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm_i_reg\\D\[736] = \MotorPWM:PWMUDB:pwm_i\[437]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm1_i_reg\\D\[737] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm2_i_reg\\D\[738] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:tc_i_reg\\D\[739] = \MotorPWM:PWMUDB:status_2\[332]

------------------------------------------------------
Aliased 0 equations, 115 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__VIN_net_0' (cost = 0):
tmpOE__VIN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:cmp1\' (cost = 0):
\MotorPWM:PWMUDB:cmp1\ <= (\MotorPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_1\ <= (\MotorPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \MotorPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_17\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_9\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_2\ <= ((\MotorPWM:PWMUDB:dith_count_1\ and \MotorPWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \MotorPWM:PWMUDB:dith_count_0\ and \MotorPWM:PWMUDB:dith_count_1\)
	OR (not \MotorPWM:PWMUDB:dith_count_1\ and \MotorPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_18\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_10\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_3\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_19\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_11\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_4\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_20\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_12\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_5\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_21\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_13\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_6\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_22\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_14\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_7\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_23\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_15\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MotorPWM:PWMUDB:final_capture\ to zero
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_24\ to zero
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_16\ to zero
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_8\ to zero
Aliasing \MotorPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__VIN_net_0
Aliasing \MotorPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__VIN_net_0
Aliasing \MotorPWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \MotorPWM:PWMUDB:final_capture\[355] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_24\[615] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_16\[625] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:b_8\[635] = zero[211]
Removing Lhs of wire \MotorPWM:PWMUDB:min_kill_reg\\D\[724] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \MotorPWM:PWMUDB:runmode_enable\\D\[727] = \MotorPWM:PWMUDB:control_7\[274]
Removing Lhs of wire \MotorPWM:PWMUDB:ltch_kill_reg\\D\[729] = tmpOE__VIN_net_0[210]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill_reg\\D\[735] = zero[211]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj" -dcpsoc3 BackBone_Bootloadable.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.314ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 06 October 2016 11:30:02
Options: -yv2 -q10 -yga -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Projects\George Posture Correction Project\BackBone\BackBone_Bootloadable.cydsn\BackBone_Bootloadable.cyprj -d CYBLE-222005-00 BackBone_Bootloadable.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_24\ kept zero
    Removed wire end \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_16\ kept zero
    Removed wire end \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:a0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \MotorPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff6\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_1511_ff7
    Digital Clock 0: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_2966_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MotorPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = VIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VIN(0)__PA ,
            analog_term => Net_51 ,
            pad => VIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Disconnect_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Disconnect_LED(0)__PA ,
            annotation => Net_107 ,
            pad => Disconnect_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_164 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LowPower_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LowPower_LED(0)__PA ,
            annotation => Net_17 ,
            pad => LowPower_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Advertising_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Advertising_LED(0)__PA ,
            annotation => Net_204 ,
            pad => Advertising_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR(0)__PA ,
            input => Net_442 ,
            pad => MOTOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => \I2C:sda_wire\ ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => \I2C:scl_wire\ ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = INVN_INT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INVN_INT(0)__PA ,
            pad => INVN_INT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MotorPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:runmode_enable\ * \MotorPWM:PWMUDB:tc_i\
        );
        Output = \MotorPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\MotorPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:control_7\
        );
        Output = \MotorPWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\MotorPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MotorPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPWM:PWMUDB:prevCompare1\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_442, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:runmode_enable\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = Net_442 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MotorPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2966_digital ,
            cs_addr_2 => \MotorPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \MotorPWM:PWMUDB:runmode_enable\ ,
            chain_out => \MotorPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MotorPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\MotorPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2966_digital ,
            cs_addr_2 => \MotorPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \MotorPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \MotorPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \MotorPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \MotorPWM:PWMUDB:status_3\ ,
            chain_in => \MotorPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MotorPWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MotorPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2966_digital ,
            status_3 => \MotorPWM:PWMUDB:status_3\ ,
            status_2 => \MotorPWM:PWMUDB:status_2\ ,
            status_0 => \MotorPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MotorPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2966_digital ,
            control_7 => \MotorPWM:PWMUDB:control_7\ ,
            control_6 => \MotorPWM:PWMUDB:control_6\ ,
            control_5 => \MotorPWM:PWMUDB:control_5\ ,
            control_4 => \MotorPWM:PWMUDB:control_4\ ,
            control_3 => \MotorPWM:PWMUDB:control_3\ ,
            control_2 => \MotorPWM:PWMUDB:control_2\ ,
            control_1 => \MotorPWM:PWMUDB:control_1\ ,
            control_0 => \MotorPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1461 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_INVN_INT
        PORT MAP (
            interrupt => Net_1147 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Timer1ms
        PORT MAP (
            interrupt => Net_1523 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   11 :    5 :   16 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
Pre-configured Blocks         :    2 :    2 :    4 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.040ms
Tech mapping phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0659394s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0014540 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_51 {
    p3_4
    PASS0_SARMUX0_sw4
    PASS0_sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3227\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p3_4                                             -> Net_51
  PASS0_SARMUX0_sw4                                -> Net_51
  PASS0_sarmux_vplus                               -> Net_51
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 43, final cost is 43 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       2.50 :       2.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
datapathcell: Name =\MotorPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2966_digital ,
        cs_addr_2 => \MotorPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \MotorPWM:PWMUDB:runmode_enable\ ,
        chain_out => \MotorPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MotorPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MotorPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:control_7\
        );
        Output = \MotorPWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MotorPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:runmode_enable\ * \MotorPWM:PWMUDB:tc_i\
        );
        Output = \MotorPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_442, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:runmode_enable\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = Net_442 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MotorPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MotorPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2966_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPWM:PWMUDB:prevCompare1\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MotorPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2966_digital ,
        cs_addr_2 => \MotorPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \MotorPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \MotorPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \MotorPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \MotorPWM:PWMUDB:status_3\ ,
        chain_in => \MotorPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MotorPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\MotorPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2966_digital ,
        status_3 => \MotorPWM:PWMUDB:status_3\ ,
        status_2 => \MotorPWM:PWMUDB:status_2\ ,
        status_0 => \MotorPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2966_digital ,
        control_7 => \MotorPWM:PWMUDB:control_7\ ,
        control_6 => \MotorPWM:PWMUDB:control_6\ ,
        control_5 => \MotorPWM:PWMUDB:control_5\ ,
        control_4 => \MotorPWM:PWMUDB:control_4\ ,
        control_3 => \MotorPWM:PWMUDB:control_3\ ,
        control_2 => \MotorPWM:PWMUDB:control_2\ ,
        control_1 => \MotorPWM:PWMUDB:control_1\ ,
        control_0 => \MotorPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_INVN_INT
        PORT MAP (
            interrupt => Net_1147 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Timer1ms
        PORT MAP (
            interrupt => Net_1523 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1461 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = MOTOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR(0)__PA ,
        input => Net_442 ,
        pad => MOTOR(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =INVN_INT
        PORT MAP (
            in_clock_en => tmpOE__VIN_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__VIN_net_0 ,
            out_reset => zero ,
            interrupt => Net_1147 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "011"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "1"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_164 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Disconnect_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Disconnect_LED(0)__PA ,
        annotation => Net_107 ,
        pad => Disconnect_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = INVN_INT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INVN_INT(0)__PA ,
        pad => INVN_INT(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = VIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VIN(0)__PA ,
        analog_term => Net_51 ,
        pad => VIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Advertising_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Advertising_LED(0)__PA ,
        annotation => Net_204 ,
        pad => Advertising_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LowPower_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LowPower_LED(0)__PA ,
        annotation => Net_17 ,
        pad => LowPower_LED(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => \I2C:sda_wire\ ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => \I2C:scl_wire\ ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \I2C:Net_847_ff1\ ,
            ff_div_6 => \ADC:Net_1845_ff6\ ,
            ff_div_7 => Net_1511_ff7 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_1461 ,
            tx => \I2C:tx_wire\ ,
            rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            scl => \I2C:scl_wire\ ,
            sda => \I2C:sda_wire\ ,
            tx_req => Net_1464 ,
            rx_req => Net_1463 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer1ms:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1511_ff7 ,
            capture => zero ,
            count => tmpOE__VIN_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1546 ,
            tr_overflow => Net_1523 ,
            tr_compare_match => Net_1547 ,
            line_out => Net_1548 ,
            line_out_compl => Net_1549 ,
            interrupt => Net_1545 );
        Properties:
        {
            cy_registers = ""
        }
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_51 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3227\ ,
            clock => \ADC:Net_1845_ff6\ ,
            sample_done => Net_47 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_48 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_2966_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------
   0 |   4 |     * |      NONE |         CMOS_OUT |           MOTOR(0) | In(Net_442)
-----+-----+-------+-----------+------------------+--------------------+-------------------
   1 |   4 |     * |      NONE |      RES_PULL_UP |             SW2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  Disconnect_LED(0) | 
     |   6 |     * |    RISING |    RES_PULL_DOWN |        INVN_INT(0) | 
-----+-----+-------+-----------+------------------+--------------------+-------------------
   3 |   4 |     * |      NONE |      HI_Z_ANALOG |             VIN(0) | Analog(Net_51)
     |   6 |     * |      NONE |         CMOS_OUT | Advertising_LED(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    LowPower_LED(0) | 
-----+-----+-------+-----------+------------------+--------------------+-------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO |       \I2C:sda(0)\ | FB(\I2C:sda_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |       \I2C:scl(0)\ | FB(\I2C:scl_wire\)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.530ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.810ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.734ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BackBone_Bootloadable_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.064ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.124ms
API generation phase: Elapsed time ==> 2s.576ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.010ms
