{"vcs1":{"timestamp_begin":1682378778.426626666, "rt":0.33, "ut":0.14, "st":0.09}}
{"vcselab":{"timestamp_begin":1682378778.817473174, "rt":0.39, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1682378779.260493225, "rt":0.20, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682378778.082899059}
{"VCS_COMP_START_TIME": 1682378778.082899059}
{"VCS_COMP_END_TIME": 1682378779.521843906}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv chip.sv datapath.sv FSM.sv library.sv IO.sv I2C.sv"}
{"vcs1": {"peak_mem": 337096}}
{"stitch_vcselab": {"peak_mem": 222584}}
