Source Block: oh/xilibs/hdl/PLLE2_ADV.v@66:76@HdlIdDef
   parameter CLK5_DELAY = VCO_PERIOD * CLKOUT5_DIVIDE * (CLKOUT5_PHASE/360);
      
   //##############
   //#VCO 
   //##############
   reg 	  vco_clk;
   initial
     begin
	vco_clk = 1'b0;	
     end
   

Diff Content:
- 71    reg 	  vco_clk;

Clone Blocks:
