# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../morse.srcs/sources_1/new/inputM.vhd" \
"../../../../morse.srcs/sim_1/new/tb_inputM.vhd" \

# Do not sort compile order
nosort
