INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13451/Desktop/FPGA/uart/7020/uart_loopback/uart_loopback.sim/sim_1/impl/timing/xsim/uart_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_loopback
INFO: [VRFC 10-311] analyzing module uart_loopback_top
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13451/Desktop/FPGA/uart/7020/uart_loopback/uart_loopback.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
