{:input (genetic.representation/genetic-representation "../distilledmedium/58483.718DCE5E.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_6, wire1_6, wire2_7);\n  wire \\:missing_edge ;\n  input wire0_6;\n  wire wire0_6;\n  input wire1_6;\n  wire wire1_6;\n  output wire2_7;\n  wire wire2_7;\n  wire wire3;\n  wire wire4;\n  wire wire5;\n  wire wire6_7;\n  assign wire6_7 = 4'h8 >> { wire1_6, wire0_6 };\n  assign wire3 = 1'h0;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_7 = wire6_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:3.1-21.10\" *)\nmodule postsynth(wire0_6, wire1_6, wire2_7);\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:5.9-5.16\" *)\n  input wire0_6;\n  wire wire0_6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:7.9-7.16\" *)\n  input wire1_6;\n  wire wire1_6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:9.10-9.17\" *)\n  output wire2_7;\n  wire wire2_7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:11.8-11.13\" *)\n  wire wire3;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:12.8-12.13\" *)\n  wire wire4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:13.8-13.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/F9ECBE26.v:14.8-14.15\" *)\n  wire wire6_7;\n  assign wire2_7 = wire1_6 & wire0_6;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3 = 1'h0;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire6_7 = wire2_7;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}