
ubuntu-preinstalled/sg_rdac:     file format elf32-littlearm


Disassembly of section .init:

000006e0 <.init>:
 6e0:	push	{r3, lr}
 6e4:	bl	1200 <abort@plt+0xa04>
 6e8:	pop	{r3, pc}

Disassembly of section .plt:

000006ec <__cxa_finalize@plt-0x14>:
 6ec:	push	{lr}		; (str lr, [sp, #-4]!)
 6f0:	ldr	lr, [pc, #4]	; 6fc <__cxa_finalize@plt-0x4>
 6f4:	add	lr, pc, lr
 6f8:	ldr	pc, [lr, #8]!
 6fc:	andeq	r1, r1, r0, lsl #17

00000700 <__cxa_finalize@plt>:
 700:	add	ip, pc, #0, 12
 704:	add	ip, ip, #69632	; 0x11000
 708:	ldr	pc, [ip, #2176]!	; 0x880

0000070c <sg_cmds_close_device@plt>:
 70c:	add	ip, pc, #0, 12
 710:	add	ip, ip, #69632	; 0x11000
 714:	ldr	pc, [ip, #2168]!	; 0x878

00000718 <__stack_chk_fail@plt>:
 718:	add	ip, pc, #0, 12
 71c:	add	ip, ip, #69632	; 0x11000
 720:	ldr	pc, [ip, #2160]!	; 0x870

00000724 <pr2serr@plt>:
 724:	add	ip, pc, #0, 12
 728:	add	ip, ip, #69632	; 0x11000
 72c:	ldr	pc, [ip, #2152]!	; 0x868

00000730 <sg_ll_mode_select6@plt>:
 730:	add	ip, pc, #0, 12
 734:	add	ip, ip, #69632	; 0x11000
 738:	ldr	pc, [ip, #2144]!	; 0x860

0000073c <puts@plt>:
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #69632	; 0x11000
 744:	ldr	pc, [ip, #2136]!	; 0x858

00000748 <__libc_start_main@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2128]!	; 0x850

00000754 <__gmon_start__@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2120]!	; 0x848

00000760 <strtoul@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2112]!	; 0x840

0000076c <sg_ll_mode_sense6@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2104]!	; 0x838

00000778 <sg_if_can2stderr@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2096]!	; 0x830

00000784 <sg_ll_mode_sense10_v2@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2088]!	; 0x828

00000790 <memset@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2080]!	; 0x820

0000079c <putchar@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2072]!	; 0x818

000007a8 <sg_ll_mode_select10@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2064]!	; 0x810

000007b4 <__printf_chk@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2056]!	; 0x808

000007c0 <sg_convert_errno@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2048]!	; 0x800

000007cc <sg_msense_calc_length@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2040]!	; 0x7f8

000007d8 <safe_strerror@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #2032]!	; 0x7f0

000007e4 <sg_get_category_sense_str@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #2024]!	; 0x7e8

000007f0 <sg_cmds_open_device@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #2016]!	; 0x7e0

000007fc <abort@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #2008]!	; 0x7d8

Disassembly of section .text:

00000808 <.text>:
     808:	svcmi	0x00f0e92d
     80c:			; <UNDEFINED> instruction: 0xf8df4606
     810:			; <UNDEFINED> instruction: 0xf5ad0868
     814:			; <UNDEFINED> instruction: 0xf8df5d84
     818:	addlt	r2, r3, r4, ror #16
     81c:			; <UNDEFINED> instruction: 0xf50d4478
     820:	cdpcs	3, 0, cr5, cr1, cr4, {4}
     824:	movweq	pc, #16643	; 0x4103	; <UNPREDICTABLE>
     828:	ldmdavs	r2, {r1, r7, fp, ip, lr}
     82c:			; <UNDEFINED> instruction: 0xf04f601a
     830:	vhsub.u8	d16, d0, d0
     834:			; <UNDEFINED> instruction: 0xf8df80d0
     838:			; <UNDEFINED> instruction: 0xf04f7848
     83c:	strmi	r0, [sp], -r0, lsl #16
     840:	ldrbtmi	r4, [pc], #-1730	; 848 <abort@plt+0x4c>
     844:	strbmi	r4, [r3], r1, asr #13
     848:	rscscc	pc, pc, pc, asr #32
     84c:	and	r2, fp, r1, lsl #8
     850:	bcs	b5e8c0 <abort@plt+0xb5e0c4>
     854:	adcshi	pc, r9, r0
     858:	svceq	0x0000f1b8
     85c:	subshi	pc, r4, #64	; 0x40
     860:	strcc	r4, [r1], #-1688	; 0xfffff968
     864:	eorsle	r4, r5, r6, lsr #5
     868:	svccc	0x0004f855
     86c:	pushcs	{r0, r3, r4, fp, ip, sp, lr}
     870:	ldmdavc	sl, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
     874:	eorle	r2, r3, r6, ror sl
     878:	mvnle	r2, sp, lsr #18
     87c:	bcs	199e9ec <abort@plt+0x199e1f0>
     880:	addhi	pc, sl, r0
     884:	mvnle	r2, sp, lsr #18
     888:	bcs	185e9f8 <abort@plt+0x185e1fc>
     88c:	addhi	pc, pc, r0
     890:	bicsle	r2, sp, sp, lsr #18
     894:	bcs	d9ea04 <abort@plt+0xd9e208>
     898:	addshi	pc, r0, r0
     89c:	bicsle	r2, r7, sp, lsr #18
     8a0:	bcs	159ea10 <abort@plt+0x159e214>
     8a4:	ldmvc	sl, {r2, r4, r6, r7, r8, ip, lr, pc}
     8a8:	bicsle	r2, r1, r0, lsl #20
     8ac:			; <UNDEFINED> instruction: 0x17d4f8df
     8b0:			; <UNDEFINED> instruction: 0xf8df4692
     8b4:	ldrbtmi	r0, [r9], #-2004	; 0xfffff82c
     8b8:			; <UNDEFINED> instruction: 0xf7ff4478
     8bc:	adds	lr, r1, r4, lsr pc
     8c0:	bcs	1eb30 <abort@plt+0x1e334>
     8c4:	strcc	sp, [r1], #-472	; 0xfffffe28
     8c8:	adcmi	r6, r6, #3866624	; 0x3b0000
     8cc:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
     8d0:	bicle	r6, r9, fp, lsr r0
     8d4:			; <UNDEFINED> instruction: 0xf8cd4607
     8d8:			; <UNDEFINED> instruction: 0xf1b8a024
     8dc:	rsbsle	r0, sl, r0, lsl #30
     8e0:	sbfxmi	pc, pc, #17, #9
     8e4:	strbmi	r2, [r0], -r0, lsl #2
     8e8:	stmdavs	r2!, {r2, r3, r4, r5, r6, sl, lr}
     8ec:	svc	0x0080f7ff
     8f0:	movwls	r1, #44547	; 0xae03
     8f4:	smlalbthi	pc, ip, r0, r2	; <UNPREDICTABLE>
     8f8:	svceq	0x0000f1bb
     8fc:	rschi	pc, r1, r0, asr #32
     900:	svceq	0x0000f1b9
     904:	addhi	pc, r2, r0, asr #32
     908:	svcge	0x00129909
     90c:			; <UNDEFINED> instruction: 0xf1a76823
     910:			; <UNDEFINED> instruction: 0xf8470218
     914:	stmdbcs	r0, {r3, r4, sl, fp, ip, pc}
     918:	msrhi	CPSR_sx, r0
     91c:	movwls	r2, #16897	; 0x4201
     920:	mvnscs	r9, #805306368	; 0x30000000
     924:	movwls	sl, #11553	; 0x2d21
     928:			; <UNDEFINED> instruction: 0x232c464a
     92c:			; <UNDEFINED> instruction: 0xf8cd4649
     930:	strls	r9, [r1, #-0]
     934:	svc	0x001af7ff
     938:			; <UNDEFINED> instruction: 0xf1ba4682
     93c:			; <UNDEFINED> instruction: 0xf0000f00
     940:			; <UNDEFINED> instruction: 0xf1ba815e
     944:			; <UNDEFINED> instruction: 0xf0000f09
     948:			; <UNDEFINED> instruction: 0xf1ba833f
     94c:			; <UNDEFINED> instruction: 0xf0000f05
     950:			; <UNDEFINED> instruction: 0xf8df830b
     954:	svccc	0x0014373c
     958:			; <UNDEFINED> instruction: 0x46502150
     95c:			; <UNDEFINED> instruction: 0x463a447b
     960:			; <UNDEFINED> instruction: 0xf7ff681b
     964:			; <UNDEFINED> instruction: 0xf8dfef40
     968:	ldrtmi	r0, [r9], -ip, lsr #14
     96c:			; <UNDEFINED> instruction: 0xf7ff4478
     970:	stmdals	sl, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     974:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     978:	vmlal.s8	q9, d0, d0
     97c:			; <UNDEFINED> instruction: 0xf8df8305
     980:	ldrbtmi	r3, [fp], #-1816	; 0xfffff8e8
     984:	blcs	1a9f8 <abort@plt+0x1a1fc>
     988:	addhi	pc, ip, r0
     98c:	svceq	0x0000f1ba
     990:			; <UNDEFINED> instruction: 0xf04fbfb8
     994:	eor	r0, r5, r3, ror #20
     998:	bcc	f5ec08 <abort@plt+0xf5e40c>
     99c:	svcge	0x0072f47f
     9a0:			; <UNDEFINED> instruction: 0x46111cd8
     9a4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9a8:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     9ac:	ldmvc	sl, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
     9b0:			; <UNDEFINED> instruction: 0xf47f2a00
     9b4:			; <UNDEFINED> instruction: 0xf04faf6d
     9b8:	ldrb	r0, [r2, -r1, lsl #22]
     9bc:	bcs	1ec2c <abort@plt+0x1e430>
     9c0:	svcge	0x006cf47f
     9c4:	beq	7cb08 <abort@plt+0x7c30c>
     9c8:			; <UNDEFINED> instruction: 0xf8dfe74b
     9cc:			; <UNDEFINED> instruction: 0x461906d0
     9d0:			; <UNDEFINED> instruction: 0xf7ff4478
     9d4:			; <UNDEFINED> instruction: 0xf8dfeea8
     9d8:			; <UNDEFINED> instruction: 0xf04f06c8
     9dc:	ldrbtmi	r0, [r8], #-2561	; 0xfffff5ff
     9e0:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     9e4:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
     9e8:	orrpl	pc, r4, #54525952	; 0x3400000
     9ec:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
     9f0:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
     9f4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
     9f8:	subsmi	r6, r1, sl, lsl r8
     9fc:	msrhi	CPSR_sxc, #64	; 0x40
     a00:			; <UNDEFINED> instruction: 0xf50d4650
     a04:	andlt	r5, r3, r4, lsl #27
     a08:	svchi	0x00f0e8bd
     a0c:	blcs	27638 <abort@plt+0x26e3c>
     a10:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
     a14:	vmaxnm.f32	q1, q8, <illegal reg q15.5>
     a18:	mcrls	3, 0, r8, cr9, cr12, {0}
     a1c:			; <UNDEFINED> instruction: 0xf44fad21
     a20:			; <UNDEFINED> instruction: 0x4628729a
     a24:			; <UNDEFINED> instruction: 0xf7ff4631
     a28:			; <UNDEFINED> instruction: 0xf8dfeeb4
     a2c:	vst1.16	{d19-d21}, [pc :256], ip
     a30:			; <UNDEFINED> instruction: 0xf6c271b6
     a34:	ldrbtmi	r0, [fp], #-257	; 0xfffffeff
     a38:	vst4.32	{d22-d25}, [pc :128], r9
     a3c:	ldmib	r3, {r7, r9, ip, sp, lr}^
     a40:	stm	r5, {r0, r1, r8}
     a44:	ldrtmi	r0, [r1], -r3
     a48:	adcseq	pc, r6, sp, lsl #2
     a4c:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     a50:	stmibne	ip!, {r5, fp, sp, lr}^
     a54:	stmdacs	r0, {r0, r8, sp}
     a58:	ldrtmi	r9, [r2], -r1, lsl #2
     a5c:	svclt	0x0018462b
     a60:	strcs	r2, [r1], r2
     a64:	vst4.8	{d25-d28}, [pc], r2
     a68:	mulls	r0, sl, r0
     a6c:	eorsvs	pc, r2, r4, lsl #17
     a70:	stmdals	sl, {r1, sl, sp}
     a74:	eormi	pc, sp, r5, lsl #17
     a78:	strcs	pc, [sl], #-576	; 0xfffffdc0
     a7c:			; <UNDEFINED> instruction: 0xf7ff862c
     a80:	pkhbtmi	lr, r2, r4, lsl #29
     a84:			; <UNDEFINED> instruction: 0x3624f8df
     a88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     a8c:	svceq	0x0000f1ba
     a90:	addhi	pc, r3, #64	; 0x40
     a94:	suble	r2, pc, r0, lsl #22
     a98:			; <UNDEFINED> instruction: 0x0614f8df
     a9c:			; <UNDEFINED> instruction: 0xf7ff4478
     aa0:	sub	lr, r9, r2, asr #28
     aa4:			; <UNDEFINED> instruction: 0x060cf8df
     aa8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
     aac:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ab0:			; <UNDEFINED> instruction: 0xf47f2800
     ab4:			; <UNDEFINED> instruction: 0xf8dfaf6b
     ab8:	ldrbtmi	r0, [r8], #-1536	; 0xfffffa00
     abc:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     ac0:	stcge	7, cr14, [r1, #-400]!	; 0xfffffe70
     ac4:	addsvc	pc, sl, #1325400064	; 0x4f000000
     ac8:	sufges	f2, f2, f0
     acc:			; <UNDEFINED> instruction: 0xf7ff4628
     ad0:	blls	27c458 <abort@plt+0x27bc5c>
     ad4:	blcs	1ab6c <abort@plt+0x1a370>
     ad8:			; <UNDEFINED> instruction: 0xf8dfd06f
     adc:	cfstr32cs	mvfx1, [r0], {224}	; 0xe0
     ae0:	streq	pc, [r1, -pc, asr #32]
     ae4:	ldcleq	0, cr15, [r6], #-316	; 0xfffffec4
     ae8:	svclt	0x00184479
     aec:	strtmi	r2, [fp], -r2, lsl #8
     af0:			; <UNDEFINED> instruction: 0xf8512200
     af4:			; <UNDEFINED> instruction: 0xf8460b04
     af8:	stmdbgt	r3, {r2, sl, fp}
     afc:	strvc	lr, [r1], #-2509	; 0xfffff633
     b00:	strteq	pc, [ip], #-1606	; 0xfffff9ba
     b04:	andeq	lr, r3, r6, lsl #17
     b08:			; <UNDEFINED> instruction: 0xf8cd4639
     b0c:	stmdals	sl, {lr, pc}
     b10:	vrhadd.s8	d24, d16, d28
     b14:			; <UNDEFINED> instruction: 0xf885240a
     b18:	strbthi	r7, [ip], -pc, lsr #32
     b1c:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b20:			; <UNDEFINED> instruction: 0xf8df4682
     b24:	ldrbtmi	r3, [fp], #-1436	; 0xfffffa64
     b28:			; <UNDEFINED> instruction: 0xf1ba681b
     b2c:			; <UNDEFINED> instruction: 0xf0400f00
     b30:	blcs	21374 <abort@plt+0x20b78>
     b34:	eorhi	pc, r3, #64	; 0x40
     b38:			; <UNDEFINED> instruction: 0xf7ff980a
     b3c:	cdpne	13, 0, cr14, cr4, cr8, {7}
     b40:	svcge	0x001df6bf
     b44:			; <UNDEFINED> instruction: 0xf7ff4260
     b48:	strmi	lr, [r1], -r8, asr #28
     b4c:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     b50:			; <UNDEFINED> instruction: 0xf7ff4478
     b54:			; <UNDEFINED> instruction: 0xf1baede8
     b58:			; <UNDEFINED> instruction: 0xf47f0f00
     b5c:	qadd16mi	sl, r0, r0
     b60:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b64:	str	r4, [sl, -r2, lsl #13]
     b68:			; <UNDEFINED> instruction: 0xad219909
     b6c:	strtcs	r9, [ip], #-775	; 0xfffffcf9
     b70:	andls	r2, r5, #67108864	; 0x4000000
     b74:	vst2.8	{d25-d28}, [pc], r6
     b78:	movwls	r7, #4762	; 0x129a
     b7c:	andls	r4, r3, #11534336	; 0xb00000
     b80:	tstls	r4, sl, lsl #12
     b84:	strls	r9, [r0], #-1282	; 0xfffffafe
     b88:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
     b8c:	ldrb	r4, [r4], r2, lsl #13
     b90:			; <UNDEFINED> instruction: 0x4620425c
     b94:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b98:	strmi	r4, [r2], -r1, asr #12
     b9c:	streq	pc, [r8, #-2271]!	; 0xfffff721
     ba0:			; <UNDEFINED> instruction: 0xf7ff4478
     ba4:			; <UNDEFINED> instruction: 0xf8dfedc0
     ba8:	ldrbtmi	r0, [r8], #-1316	; 0xfffffadc
     bac:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     bb0:			; <UNDEFINED> instruction: 0xf7ff4620
     bb4:	strmi	lr, [r2], r6, lsl #28
     bb8:			; <UNDEFINED> instruction: 0xf8dfe6e1
     bbc:			; <UNDEFINED> instruction: 0x26013514
     bc0:	stccs	6, cr9, [r0], {1}
     bc4:	bls	251db8 <abort@plt+0x2515bc>
     bc8:	strcs	fp, [r2], #-3864	; 0xfffff0e8
     bcc:	ldrdeq	lr, [r3, -r3]
     bd0:	orrsvc	pc, sl, #1325400064	; 0x4f000000
     bd4:	movwls	r9, #1026	; 0x402
     bd8:	stm	r5, {r0, r1, r3, r5, r9, sl, lr}
     bdc:	vst4.8	{d16-d19}, [pc], r3
     be0:			; <UNDEFINED> instruction: 0x463170b6
     be4:	andeq	pc, r1, r2, asr #13
     be8:	eorvs	pc, sp, r5, lsl #17
     bec:	vhadd.s8	d22, d16, d24
     bf0:	strthi	r2, [r8], -sl
     bf4:			; <UNDEFINED> instruction: 0xf7ff980a
     bf8:	pkhtbmi	lr, r2, r8, asr #27
     bfc:	vst1.32	{d30}, [pc :64], r1
     c00:	bls	25d270 <abort@plt+0x25ca74>
     c04:			; <UNDEFINED> instruction: 0x46284653
     c08:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
     c0c:	ldcne	8, cr15, [r8], {87}	; 0x57
     c10:	strmi	r2, [r6], -r0, lsl #18
     c14:	adcshi	pc, r5, r0, asr #6
     c18:	orrsvc	pc, sl, #809500672	; 0x30400000
     c1c:	svclt	0x00a84298
     c20:	mcrcs	6, 0, r4, cr1, cr14, {0}
     c24:	andhi	pc, r5, #64, 6
     c28:	strtcc	pc, [r8], #2271	; 0x8df
     c2c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     c30:			; <UNDEFINED> instruction: 0xf0402b00
     c34:	blls	260ef8 <abort@plt+0x2606fc>
     c38:			; <UNDEFINED> instruction: 0xf0402b00
     c3c:	stmibvc	ip!, {r0, r1, r3, r4, r5, r7, r8, pc}^
     c40:	orrvc	pc, r0, #1325400064	; 0x4f000000
     c44:	ldrcs	pc, [r0], #2271	; 0x8df
     c48:	strcc	r4, [r8], #-1688	; 0xfffff968
     c4c:	ldrbtmi	r4, [sl], #-1068	; 0xfffffbd4
     c50:	strtcc	r1, [sl], #-3365	; 0xfffff2db
     c54:	strne	pc, [r4], #2271	; 0x8df
     c58:	ldrbtmi	r2, [r9], #-1
     c5c:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     c60:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c64:	andcs	r4, r1, sl, lsr #12
     c68:			; <UNDEFINED> instruction: 0xf7ff4479
     c6c:			; <UNDEFINED> instruction: 0xf8dfeda4
     c70:			; <UNDEFINED> instruction: 0xf1051474
     c74:	andcs	r0, r1, r0, lsl r2
     c78:			; <UNDEFINED> instruction: 0xf7ff4479
     c7c:			; <UNDEFINED> instruction: 0xf8dfed9c
     c80:	andcs	r1, r1, r8, ror #8
     c84:			; <UNDEFINED> instruction: 0xf7ff4479
     c88:			; <UNDEFINED> instruction: 0xf895ed96
     c8c:	bcs	8d14 <abort@plt+0x8518>
     c90:	orrshi	pc, pc, r0
     c94:			; <UNDEFINED> instruction: 0xf0002a01
     c98:			; <UNDEFINED> instruction: 0xf8df81ae
     c9c:	andcs	r1, r1, r0, asr r4
     ca0:			; <UNDEFINED> instruction: 0xf7ff4479
     ca4:			; <UNDEFINED> instruction: 0xf895ed88
     ca8:	bcs	48d34 <abort@plt+0x48538>
     cac:			; <UNDEFINED> instruction: 0x81a9f000
     cb0:			; <UNDEFINED> instruction: 0xf0002a02
     cb4:	bcs	2137c <abort@plt+0x20b80>
     cb8:			; <UNDEFINED> instruction: 0x81a8f000
     cbc:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     cc0:	ldrbtmi	r2, [r9], #-1
     cc4:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     cc8:	strtne	pc, [r8], #-2271	; 0xfffff721
     ccc:	ldrbtmi	r2, [r9], #-1
     cd0:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     cd4:	mlacs	r2, r5, r8, pc	; <UNPREDICTABLE>
     cd8:			; <UNDEFINED> instruction: 0xf0002a00
     cdc:	bcs	612fc <abort@plt+0x60b00>
     ce0:	cmnhi	sp, r0	; <UNPREDICTABLE>
     ce4:	ldrne	pc, [r0], #-2271	; 0xfffff721
     ce8:	ldrbtmi	r2, [r9], #-1
     cec:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     cf0:	mlacs	r3, r5, r8, pc	; <UNPREDICTABLE>
     cf4:	vpmax.s8	d2, d0, d4
     cf8:	ldm	pc, {r3, r4, r5, r7, r8, pc}^	; <UNPREDICTABLE>
     cfc:	msreq	CPSR_, r2, lsl r0
     d00:	tsteq	r6, fp, lsl r1
     d04:	rsbseq	r0, r8, r1, lsl r1
     d08:	ldrbtmi	r4, [r8], #-2300	; 0xfffff704
     d0c:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
     d10:	svccs	0x001fe661
     d14:	orrshi	pc, r4, r0, lsl #6
     d18:			; <UNDEFINED> instruction: 0xf44fad21
     d1c:			; <UNDEFINED> instruction: 0x4659729a
     d20:	strtmi	sl, [r8], -r2, lsr #28
     d24:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
     d28:			; <UNDEFINED> instruction: 0xf6464bf5
     d2c:	eorcs	r0, r0, #44, 24	; 0x2c00
     d30:			; <UNDEFINED> instruction: 0xf8a6447b
     d34:			; <UNDEFINED> instruction: 0xf853c008
     d38:	ldm	r3, {r2, r8, r9, fp, sp, lr, pc}
     d3c:			; <UNDEFINED> instruction: 0xf8460003
     d40:	stm	r6, {r2, sl, fp, sp, lr, pc}
     d44:	ldrbmi	r0, [r9], -r3
     d48:	strcs	sl, [r1], lr, lsr #16
     d4c:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     d50:	stmibne	ip!, {r5, fp, sp, lr}^
     d54:	stmdacs	r0, {r0, r8, sp}
     d58:	ldrbmi	r9, [sl], -r1, lsl #2
     d5c:	svclt	0x0018462b
     d60:	andls	r2, r2, r2
     d64:	andls	r2, r0, r6, ror r0
     d68:	eorsvs	pc, r4, r4, lsl #17
     d6c:	stmdals	sl, {r1, r9, sl, sp}
     d70:	strcs	pc, [sl], #-576	; 0xfffffdc0
     d74:	eorvs	pc, pc, r5, lsl #17
     d78:			; <UNDEFINED> instruction: 0xf7ff866c
     d7c:	pkhtbmi	lr, r2, sl, asr #25
     d80:	blmi	ff83a788 <abort@plt+0xff839f8c>
     d84:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     d88:			; <UNDEFINED> instruction: 0xf43f2b00
     d8c:	stmdacs	r1, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
     d90:	svcge	0x0051f77f
     d94:			; <UNDEFINED> instruction: 0xf04f4bdc
     d98:			; <UNDEFINED> instruction: 0xf8df0900
     d9c:			; <UNDEFINED> instruction: 0x27108370
     da0:			; <UNDEFINED> instruction: 0xf8cd447b
     da4:	ldrbtmi	sl, [r8], #44	; 0x2c
     da8:	b	13d281c <abort@plt+0x13d2020>
     dac:	ldrbmi	r1, [r9], -r9, lsr #4
     db0:	bl	148dbc <abort@plt+0x1485c0>
     db4:			; <UNDEFINED> instruction: 0xf7ff0409
     db8:			; <UNDEFINED> instruction: 0x46caecfe
     dbc:	blcs	7ee14 <abort@plt+0x7e618>
     dc0:	andcs	r4, r1, r1, asr #12
     dc4:	ldcl	7, cr15, [r6], #1020	; 0x3fc
     dc8:	vshl.s64	d4, d18, #0
     dcc:			; <UNDEFINED> instruction: 0xf10a80bd
     dd0:	ldrmi	r0, [sl, #2561]!	; 0xa01
     dd4:			; <UNDEFINED> instruction: 0xf109d1f2
     dd8:	andcs	r0, sl, r0, lsl r9
     ddc:	ldcl	7, cr15, [lr], {255}	; 0xff
     de0:			; <UNDEFINED> instruction: 0xf10745b1
     de4:	blle	ff802a2c <abort@plt+0xff802230>
     de8:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
     dec:	stmiami	r8, {r0, r1, r5, r8, r9, sl, sp, lr, pc}^
     df0:			; <UNDEFINED> instruction: 0xf7ff4478
     df4:	stmibmi	r7, {r2, r5, r7, sl, fp, sp, lr, pc}^
     df8:			; <UNDEFINED> instruction: 0xf8952001
     dfc:	ldrbtmi	r2, [r9], #-36	; 0xffffffdc
     e00:	ldcl	7, cr15, [r8], {255}	; 0xff
     e04:			; <UNDEFINED> instruction: 0xf89549c4
     e08:	andcs	r2, r1, r5, lsr #32
     e0c:			; <UNDEFINED> instruction: 0xf7ff4479
     e10:			; <UNDEFINED> instruction: 0xf895ecd2
     e14:	ldrbeq	r3, [sl, -r5, lsr #32]
     e18:	adchi	pc, lr, r0, lsl #2
     e1c:	ldrbtmi	r4, [sl], #-2751	; 0xfffff541
     e20:			; <UNDEFINED> instruction: 0x200149bf
     e24:			; <UNDEFINED> instruction: 0xf7ff4479
     e28:			; <UNDEFINED> instruction: 0xf895ecc6
     e2c:	ldreq	r3, [fp, r5, lsr #32]
     e30:	addshi	pc, pc, r0, lsl #2
     e34:	ldrbtmi	r4, [sl], #-2747	; 0xfffff545
     e38:			; <UNDEFINED> instruction: 0x200149bb
     e3c:	rscls	pc, ip, #14614528	; 0xdf0000
     e40:	ldrbtmi	r4, [r9], #-612	; 0xfffffd9c
     e44:			; <UNDEFINED> instruction: 0xf7ff4fba
     e48:	ldmmi	sl!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
     e4c:	ldrbtmi	r4, [r9], #3770	; 0xeba
     e50:	ldrbtmi	r4, [pc], #-1144	; e58 <abort@plt+0x65c>
     e54:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
     e58:	ldrbtmi	r4, [lr], #-2232	; 0xfffff748
     e5c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     e60:			; <UNDEFINED> instruction: 0xf7ff46c3
     e64:	blmi	fedbc01c <abort@plt+0xfedbb820>
     e68:	eorge	pc, r4, sp, asr #17
     e6c:	movwls	r4, #46203	; 0xb47b
     e70:	strbmi	r1, [r9], -sl, lsr #2
     e74:	b	1bc8e80 <abort@plt+0x1bc8684>
     e78:			; <UNDEFINED> instruction: 0xf7ff0804
     e7c:			; <UNDEFINED> instruction: 0xf898ec9c
     e80:			; <UNDEFINED> instruction: 0xf1083001
     e84:	blcs	c3690 <abort@plt+0xc2e94>
     e88:	rschi	pc, sl, r0, lsl #4
     e8c:			; <UNDEFINED> instruction: 0xf003e8df
     e90:	andseq	r1, r0, #2240	; 0x8c0
     e94:	andcs	r4, r1, r9, lsr r6
     e98:	stc	7, cr15, [ip], {255}	; 0xff
     e9c:	movweq	lr, #43780	; 0xab04
     ea0:	andle	r2, sp, r7, lsl #22
     ea4:			; <UNDEFINED> instruction: 0xf1b844a0
     ea8:	andsle	r0, sl, lr, lsl #30
     eac:	ubfx	r4, r0, #13, #7
     eb0:	andcs	r4, r1, r1, lsr r6
     eb4:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
     eb8:	movweq	lr, #43780	; 0xab04
     ebc:	mvnsle	r2, r7, lsl #22
     ec0:	ldrbmi	r2, [r0], r0, lsr #32
     ec4:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
     ec8:	ldmibmi	lr, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
     ecc:	ldrbtmi	r2, [r9], #-1
     ed0:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
     ed4:	ldmibmi	ip, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     ed8:	ldrbtmi	r2, [r9], #-1
     edc:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
     ee0:	ldrcc	lr, [r0, #-2012]	; 0xfffff824
     ee4:			; <UNDEFINED> instruction: 0xf7ff200a
     ee8:	ldrbmi	lr, [sp, #-3162]	; 0xfffff3a6
     eec:	ldreq	pc, [r0], #-420	; 0xfffffe5c
     ef0:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, lr, pc}^
     ef4:			; <UNDEFINED> instruction: 0xf7ffa009
     ef8:	cdpne	12, 0, cr14, cr4, cr10, {0}
     efc:	addshi	pc, r0, r0, asr #5
     f00:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
     f04:	stccs	8, cr6, [r0], {28}
     f08:	cfstrdge	mvd15, [ip, #-508]!	; 0xfffffe04
     f0c:			; <UNDEFINED> instruction: 0x46214890
     f10:			; <UNDEFINED> instruction: 0xf7ff4478
     f14:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
     f18:	addshi	pc, r0, r0
     f1c:	strb	r4, [r1, #-1698]!	; 0xfffff95e
     f20:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
     f24:	stc	7, cr15, [sl], {255}	; 0xff
     f28:	stmmi	fp, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
     f2c:			; <UNDEFINED> instruction: 0xf7ff4478
     f30:	strb	lr, [r0, -r6, lsl #24]!
     f34:	ldrbtmi	r4, [r8], #-2185	; 0xfffff777
     f38:	stc	7, cr15, [r0], {255}	; 0xff
     f3c:	stmmi	r8, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
     f40:			; <UNDEFINED> instruction: 0xf7ff4478
     f44:	smmlsr	r6, ip, fp, lr
     f48:			; <UNDEFINED> instruction: 0xf7ff200a
     f4c:	strb	lr, [r2, -r8, lsr #24]
     f50:	cmpcs	r0, sp, lsl #24
     f54:			; <UNDEFINED> instruction: 0x46224650
     f58:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
     f5c:	strtmi	r4, [r1], -r1, lsl #17
     f60:			; <UNDEFINED> instruction: 0xf7ff4478
     f64:	strb	lr, [r7, #3040]!	; 0xbe0
     f68:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
     f6c:	bl	ff6bef70 <abort@plt+0xff6be774>
     f70:	bmi	1fba374 <abort@plt+0x1fb9b78>
     f74:			; <UNDEFINED> instruction: 0xe75f447a
     f78:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
     f7c:	ldmdami	sp!, {r4, r6, r8, r9, sl, sp, lr, pc}^
     f80:			; <UNDEFINED> instruction: 0xf7ff4478
     f84:	ldrb	lr, [r7, #3024]	; 0xbd0
     f88:			; <UNDEFINED> instruction: 0xf7ff4240
     f8c:	strmi	lr, [r1], -r6, lsr #24
     f90:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
     f94:	bl	ff1bef98 <abort@plt+0xff1be79c>
     f98:	bge	37a364 <abort@plt+0x379b68>
     f9c:			; <UNDEFINED> instruction: 0x46502150
     fa0:			; <UNDEFINED> instruction: 0xf7ff9209
     fa4:	ldmdami	r5!, {r5, sl, fp, sp, lr, pc}^
     fa8:	ldrtmi	r9, [r9], -r9, lsl #20
     fac:			; <UNDEFINED> instruction: 0xf7ff4478
     fb0:	strb	lr, [r1, #3002]	; 0xbba
     fb4:			; <UNDEFINED> instruction: 0x232078ec
     fb8:			; <UNDEFINED> instruction: 0x46984a71
     fbc:	strtmi	r3, [ip], #-1028	; 0xfffffbfc
     fc0:	cfstrsne	mvf4, [r5], #488	; 0x1e8
     fc4:	strb	r3, [r5], -r8, lsr #8
     fc8:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
     fcc:	bl	feabefd0 <abort@plt+0xfeabe7d4>
     fd0:	stmdbmi	sp!, {r0, r1, r2, r3, r6, r7, sl, sp, lr, pc}^
     fd4:	ldrbtmi	r2, [r9], #-1
     fd8:	bl	ffb3efdc <abort@plt+0xffb3e7e0>
     fdc:	stmdbmi	fp!, {r0, r1, r5, r6, r9, sl, sp, lr, pc}^
     fe0:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
     fe4:	bl	ff9befe8 <abort@plt+0xff9be7ec>
     fe8:	stmdbmi	r9!, {r1, r7, r9, sl, sp, lr, pc}^
     fec:	ldrbtmi	r2, [r9], #-1
     ff0:	bl	ff83eff4 <abort@plt+0xff83e7f8>
     ff4:	stmdbmi	r7!, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
     ff8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
     ffc:	bl	ff6bf000 <abort@plt+0xff6be804>
    1000:	stmdami	r5!, {r0, r4, r6, r9, sl, sp, lr, pc}^
    1004:			; <UNDEFINED> instruction: 0xf7ff4478
    1008:			; <UNDEFINED> instruction: 0xe65deb9a
    100c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    1010:	bl	fe53f014 <abort@plt+0xfe53e818>
    1014:	stmdami	r2!, {r3, r4, r6, r9, sl, sp, lr, pc}^
    1018:			; <UNDEFINED> instruction: 0xf7ff4478
    101c:			; <UNDEFINED> instruction: 0xe653eb90
    1020:			; <UNDEFINED> instruction: 0xf7ff4260
    1024:			; <UNDEFINED> instruction: 0x4601ebda
    1028:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    102c:	bl	1ebf030 <abort@plt+0x1ebe834>
    1030:	ldmdami	sp, {r0, r2, r4, r7, r8, sl, sp, lr, pc}^
    1034:			; <UNDEFINED> instruction: 0xf7ff4478
    1038:	ldrb	lr, [ip, #2934]!	; 0xb76
    103c:	ldr	r4, [sl, #-1666]!	; 0xfffff97e
    1040:			; <UNDEFINED> instruction: 0xf04f485a
    1044:	ldrbtmi	r3, [r8], #-2815	; 0xfffff501
    1048:	bl	1b3f04c <abort@plt+0x1b3e850>
    104c:			; <UNDEFINED> instruction: 0xf7ffe574
    1050:	ldmdami	r7, {r2, r5, r6, r8, r9, fp, sp, lr, pc}^
    1054:	bcc	ffffd198 <abort@plt+0xffffc99c>
    1058:			; <UNDEFINED> instruction: 0xf7ff4478
    105c:	strb	lr, [fp, #-2916]!	; 0xfffff49c
    1060:	andcs	r9, r1, fp, lsl #18
    1064:	bl	fe9bf068 <abort@plt+0xfe9be86c>
    1068:	ldmdbmi	r2, {r3, r4, r8, r9, sl, sp, lr, pc}^
    106c:	ldrbtmi	r2, [r9], #-1
    1070:	bl	fe83f074 <abort@plt+0xfe83e878>
    1074:	svclt	0x0000e6bf
    1078:	andeq	r1, r1, ip, asr r7
    107c:	andeq	r0, r0, r0, ror r0
    1080:	ldrdeq	r1, [r1], -sl
    1084:	andeq	r0, r0, sl, asr ip
    1088:	andeq	r0, r0, r8, ror #24
    108c:	andeq	r1, r1, r4, lsr r7
    1090:	andeq	r1, r1, r0, asr #13
    1094:	ldrdeq	r0, [r0], -r8
    1098:	muleq	r1, sl, r6
    109c:	andeq	r0, r0, r8, ror #22
    10a0:	andeq	r0, r0, lr, asr r9
    10a4:	andeq	r1, r1, r6, lsl #11
    10a8:	andeq	r1, r1, lr, asr #11
    10ac:	muleq	r1, r4, r5
    10b0:	andeq	r0, r0, r0, ror #21
    10b4:	andeq	r0, r0, r6, asr #29
    10b8:	andeq	r0, r0, sl, asr #29
    10bc:	andeq	r1, r1, ip, lsl r5
    10c0:	strdeq	r1, [r1], -r6
    10c4:	andeq	r0, r0, ip, lsl #28
    10c8:	andeq	r0, r0, r8, asr #19
    10cc:	muleq	r0, r2, r7
    10d0:	andeq	r1, r1, r0, asr #8
    10d4:	strdeq	r1, [r1], -r0
    10d8:	andeq	r0, r0, r6, asr #13
    10dc:	andeq	r0, r0, lr, ror #19
    10e0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10e4:	strdeq	r0, [r0], -ip
    10e8:	andeq	r0, r0, r4, lsl sl
    10ec:	andeq	r0, r0, r0, ror #20
    10f0:	andeq	r0, r0, sl, lsl #21
    10f4:	muleq	r0, r6, sl
    10f8:	muleq	r0, lr, sl
    10fc:	andeq	r0, r0, sl, asr #16
    1100:	ldrdeq	r1, [r1], -r4
    1104:	muleq	r1, r8, r2
    1108:	muleq	r0, ip, r8
    110c:	muleq	r0, sl, r8
    1110:			; <UNDEFINED> instruction: 0x000009bc
    1114:			; <UNDEFINED> instruction: 0x000009be
    1118:	andeq	r0, r0, ip, asr #19
    111c:	andeq	r0, r0, r2, lsl r5
    1120:	andeq	r0, r0, r8, asr #19
    1124:	strdeq	r0, [r0], -sl
    1128:			; <UNDEFINED> instruction: 0x000009ba
    112c:	andeq	r0, r0, r2, lsr sl
    1130:	andeq	r0, r0, r6, asr #20
    1134:	andeq	r0, r0, r8, asr #19
    1138:	andeq	r0, r0, sl, lsr sl
    113c:	strdeq	r0, [r0], -r6
    1140:	andeq	r0, r0, r0, lsr sl
    1144:	andeq	r0, r0, r2, asr #19
    1148:			; <UNDEFINED> instruction: 0x000009b2
    114c:	andeq	r1, r1, sl, lsl r1
    1150:	andeq	r0, r0, r0, ror #20
    1154:	andeq	r0, r0, lr, ror r8
    1158:	andeq	r0, r0, ip, lsl #16
    115c:	strdeq	r0, [r0], -sl
    1160:	andeq	r0, r0, r4, ror #15
    1164:	andeq	r0, r0, r4, lsr r6
    1168:	andeq	r0, r0, r2, lsl #19
    116c:			; <UNDEFINED> instruction: 0x000003b4
    1170:	andeq	r0, r0, lr, lsr #7
    1174:	strdeq	r0, [r0], -ip
    1178:	andeq	r0, r0, sl, asr #19
    117c:	andeq	r0, r0, r4, asr #12
    1180:	andeq	r0, r0, r0, ror #6
    1184:	ldrdeq	r0, [r0], -r6
    1188:	andeq	r0, r0, r6, ror #13
    118c:	strdeq	r0, [r0], -lr
    1190:	andeq	r0, r0, lr, asr #13
    1194:	andeq	r0, r0, r6, ror #13
    1198:	andeq	r0, r0, ip, lsr #14
    119c:	andeq	r0, r0, r6, lsl r7
    11a0:	andeq	r0, r0, r0, lsr #14
    11a4:	andeq	r0, r0, r2, lsr r9
    11a8:	andeq	r0, r0, r4, ror #11
    11ac:	andeq	r0, r0, r6, ror #10
    11b0:	andeq	r0, r0, r0, lsl #11
    11b4:	ldrdeq	r0, [r0], -lr
    11b8:	bleq	3d2fc <abort@plt+0x3cb00>
    11bc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    11c0:	strbtmi	fp, [sl], -r2, lsl #24
    11c4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    11c8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    11cc:	ldrmi	sl, [sl], #776	; 0x308
    11d0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    11d4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    11d8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    11dc:			; <UNDEFINED> instruction: 0xf85a4b06
    11e0:	stmdami	r6, {r0, r1, ip, sp}
    11e4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    11e8:	b	febbf1ec <abort@plt+0xfebbe9f0>
    11ec:	bl	1bf1f0 <abort@plt+0x1be9f4>
    11f0:	andeq	r0, r1, ip, lsl #27
    11f4:	andeq	r0, r0, r4, rrx
    11f8:	andeq	r0, r0, r8, ror r0
    11fc:	andeq	r0, r0, ip, ror r0
    1200:	ldr	r3, [pc, #20]	; 121c <abort@plt+0xa20>
    1204:	ldr	r2, [pc, #20]	; 1220 <abort@plt+0xa24>
    1208:	add	r3, pc, r3
    120c:	ldr	r2, [r3, r2]
    1210:	cmp	r2, #0
    1214:	bxeq	lr
    1218:	b	754 <__gmon_start__@plt>
    121c:	andeq	r0, r1, ip, ror #26
    1220:	andeq	r0, r0, r4, ror r0
    1224:	blmi	1d3244 <abort@plt+0x1d2a48>
    1228:	bmi	1d2410 <abort@plt+0x1d1c14>
    122c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1230:	andle	r4, r3, sl, ror r4
    1234:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1238:	ldrmi	fp, [r8, -r3, lsl #2]
    123c:	svclt	0x00004770
    1240:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1244:	andeq	r0, r1, ip, ror #27
    1248:	andeq	r0, r1, r8, asr #26
    124c:	andeq	r0, r0, ip, rrx
    1250:	stmdbmi	r9, {r3, fp, lr}
    1254:	bmi	25243c <abort@plt+0x251c40>
    1258:	bne	252444 <abort@plt+0x251c48>
    125c:	svceq	0x00cb447a
    1260:			; <UNDEFINED> instruction: 0x01a1eb03
    1264:	andle	r1, r3, r9, asr #32
    1268:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    126c:	ldrmi	fp, [r8, -r3, lsl #2]
    1270:	svclt	0x00004770
    1274:	andeq	r0, r1, r4, asr #27
    1278:	andeq	r0, r1, r0, asr #27
    127c:	andeq	r0, r1, ip, lsl sp
    1280:	andeq	r0, r0, r0, lsl #1
    1284:	blmi	2ae6ac <abort@plt+0x2adeb0>
    1288:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    128c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1290:	blmi	26f844 <abort@plt+0x26f048>
    1294:	ldrdlt	r5, [r3, -r3]!
    1298:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    129c:			; <UNDEFINED> instruction: 0xf7ff6818
    12a0:			; <UNDEFINED> instruction: 0xf7ffea30
    12a4:	blmi	1c11a8 <abort@plt+0x1c09ac>
    12a8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12ac:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    12b0:	andeq	r0, r1, lr, lsl #27
    12b4:	andeq	r0, r1, ip, ror #25
    12b8:	andeq	r0, r0, r8, rrx
    12bc:	andeq	r0, r1, r6, ror #26
    12c0:	andeq	r0, r1, lr, ror #26
    12c4:	svclt	0x0000e7c4
    12c8:	mvnsmi	lr, #737280	; 0xb4000
    12cc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    12d0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    12d4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    12d8:	b	bf2dc <abort@plt+0xbeae0>
    12dc:	blne	1d924d8 <abort@plt+0x1d91cdc>
    12e0:	strhle	r1, [sl], -r6
    12e4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    12e8:	svccc	0x0004f855
    12ec:	strbmi	r3, [sl], -r1, lsl #8
    12f0:	ldrtmi	r4, [r8], -r1, asr #12
    12f4:	adcmi	r4, r6, #152, 14	; 0x2600000
    12f8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12fc:	svclt	0x000083f8
    1300:	muleq	r1, r6, fp
    1304:	andeq	r0, r1, ip, lsl #23
    1308:	svclt	0x00004770

Disassembly of section .fini:

0000130c <.fini>:
    130c:	push	{r3, lr}
    1310:	pop	{r3, pc}
