{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614096609681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614096609682 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testing EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"testing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614096609689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614096609760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614096609760 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614096609895 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614096609900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614096609968 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614096609968 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614096609968 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614096609968 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614096609972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614096609972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614096609972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614096609972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614096609972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614096609972 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614096609974 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testing.sdc " "Synopsys Design Constraints File file not found: 'testing.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614096610597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614096610597 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1614096610607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1614096610608 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614096610609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614096610750 ""}  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614096610750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULTRASONIC_SENSOR:uss\|done  " "Automatically promoted node ULTRASONIC_SENSOR:uss\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leds\[1\]~reg0 " "Destination node leds\[1\]~reg0" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ena~0 " "Destination node ena~0" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[0\] " "Destination node data_to_pc\[0\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[1\] " "Destination node data_to_pc\[1\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[2\] " "Destination node data_to_pc\[2\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[3\] " "Destination node data_to_pc\[3\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[4\] " "Destination node data_to_pc\[4\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[5\] " "Destination node data_to_pc\[5\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[6\] " "Destination node data_to_pc\[6\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[7\] " "Destination node data_to_pc\[7\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1614096610750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614096610750 ""}  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614096610750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node reset~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|pwm " "Destination node SERVO_MOTOR:sm\|pwm" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[16\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[16\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[15\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[15\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[14\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[14\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[13\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[13\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[12\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[12\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[11\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[11\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[10\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[10\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[9\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[9\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[8\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[8\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614096610751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1614096610751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614096610751 ""}  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614096610751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614096610990 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614096610991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614096610992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614096610994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614096610996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614096610997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614096610997 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614096610998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614096611049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1614096611050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614096611050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614096611091 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614096611096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614096611710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614096611997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614096612015 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614096614366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614096614366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614096614711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614096615674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614096615674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614096617373 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614096617373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614096617375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614096617518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614096617531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614096617827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614096617828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614096618161 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614096618680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/testing.fit.smsg " "Generated suppressed messages file /home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/testing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614096619066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614096619485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 18:10:19 2021 " "Processing ended: Tue Feb 23 18:10:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614096619485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614096619485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614096619485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614096619485 ""}
