0.7
2020.1
May 27 2020
20:09:33
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd,1709794767,vhdl,,,,vga_module_tb,,,,,,,,
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_IMAGE.vhd,1709041723,vhdl,,,,vga_image,,,,,,,,
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sim_1/new/vga_image_stream_sim.vhd,1709797376,vhdl,,,,vga_image_stream_sim,,,,,,,,
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1708984876,verilog,,,,blk_mem_gen_0,,,,,,,,
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/sim_file.vhd,1709630171,vhdl,,,,vga_image_move_sim,,,,,,,,
F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/vga_controller_copy/vga_controller_copy.srcs/sources_1/new/vha_move_sim.vhd,1709744994,vhdl,,,,vga_image_stream,,,,,,,,
