{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.463551",
   "Default View_TopLeft":"-56,-71",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD -left
preplace port FIXED_IO -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD -left
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 7 -x 2150 -y 730 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 260 -y 240 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 260 -y 510 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1070 -y 980 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 670 -y 400 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 260 -y 740 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 2000 -y 90 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 2000 -y 330 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 6 -x 2000 -y 580 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1070 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1720 -y 240 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 1070 -y 220 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 5 -x 1720 -y 420 -defaultsOSRD
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 3 -x 1070 -y 570 -defaultsOSRD
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 5 -x 1720 -y 660 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1420 -y 230 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 4 -x 1420 -y 400 -defaultsOSRD
preplace inst axi_smc_2 -pg 1 -lvl 4 -x 1420 -y 660 -defaultsOSRD
preplace inst comp_32_0 -pg 1 -lvl 6 -x 2000 -y 730 -defaultsOSRD
preplace inst test_scalaire_0 -pg 1 -lvl 3 -x 1070 -y 390 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -x 1070 -y 760 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 0 6 40 640 490 640 850 300 1260 580 1570 580 1860
preplace netloc clk_wiz_0_locked 1 0 4 40 890 NJ 890 NJ 890 1240
preplace netloc comp_32_0_res 1 6 1 N 730
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 510 650 890 490 1280 310 1580 740 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 30 400 500 620 870
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 410 480
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 520 630 880
preplace netloc sys_clock_1 1 0 3 NJ 1010 NJ 1010 NJ
preplace netloc test_scalaire_0_interrupt 1 0 4 40 630 480J 660 900J 480 1240
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 3 NJ 80 NJ 80 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1860 100n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 3 1270 320 NJ 320 NJ
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 5 1 1860 340n
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 3 3 NJ 570 NJ 570 N
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 5 1 1870 590n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 840 350n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 370
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 820 60n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 830 200n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 860 430n
preplace netloc axi_smc_1_M00_AXI 1 4 1 N 400
preplace netloc axi_smc_2_M00_AXI 1 4 1 1560 640n
preplace netloc axi_smc_M00_AXI 1 4 1 1580 220n
preplace netloc processing_system7_0_DDR 1 0 2 NJ 60 520
preplace netloc processing_system7_0_FIXED_IO 1 0 2 NJ 80 500
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 N 240
preplace netloc test_scalaire_0_m_axi_bus_A 1 3 1 1250 210n
preplace netloc test_scalaire_0_m_axi_bus_B 1 3 1 N 380
preplace netloc test_scalaire_0_m_axi_bus_res 1 3 1 1250 400n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 820 450n
levelinfo -pg 1 0 260 670 1070 1420 1720 2000 2150
pagesize -pg 1 -db -bbox -sgen -120 0 2270 1070
"
}
{
   "da_axi4_cnt":"71",
   "da_board_cnt":"5",
   "da_bram_cntlr_cnt":"12",
   "da_clkrst_cnt":"55",
   "da_ps7_cnt":"2"
}
