<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>receiver</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.745</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>660</Best-caseLatency>
            <Average-caseLatency>837</Average-caseLatency>
            <Worst-caseLatency>1013</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.280 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.696 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.104 us</Worst-caseRealTimeLatency>
            <Interval-min>661</Interval-min>
            <Interval-max>1014</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>264</BRAM_18K>
            <DSP>212</DSP>
            <FF>28403</FF>
            <LUT>40328</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDEST</name>
            <Object>input_r_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TKEEP</name>
            <Object>input_r_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TSTRB</name>
            <Object>input_r_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TUSER</name>
            <Object>input_r_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TLAST</name>
            <Object>input_r_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TID</name>
            <Object>input_r_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TDATA</name>
            <Object>output_i_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TVALID</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TREADY</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TDEST</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TKEEP</name>
            <Object>output_i_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TSTRB</name>
            <Object>output_i_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TUSER</name>
            <Object>output_i_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TLAST</name>
            <Object>output_i_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TID</name>
            <Object>output_i_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TDATA</name>
            <Object>output_q_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TVALID</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TREADY</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TDEST</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TKEEP</name>
            <Object>output_q_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TSTRB</name>
            <Object>output_q_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TUSER</name>
            <Object>output_q_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TLAST</name>
            <Object>output_q_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TID</name>
            <Object>output_q_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>receiver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_receiver_Pipeline_1_fu_2684</InstName>
                    <ModuleName>receiver_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2684</ID>
                    <BindInstances>add_ln50_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_2_fu_2690</InstName>
                    <ModuleName>receiver_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2690</ID>
                    <BindInstances>add_ln51_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_2696</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_68_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2696</ID>
                    <BindInstances>add_ln70_fu_1368_p2 add_ln70_1_fu_1374_p2 samples_I_1_U samples_I_0_U samples_Q_1_U samples_Q_0_U samples_I_2_U samples_Q_2_U samples_I_3_U samples_Q_3_U samples_I_4_U samples_Q_4_U samples_I_5_U samples_Q_5_U samples_I_6_U samples_Q_6_U samples_I_7_U samples_Q_7_U samples_I_8_U samples_Q_8_U samples_I_9_U samples_Q_9_U samples_I_10_U samples_Q_10_U samples_I_12_U samples_Q_12_U samples_I_13_U samples_Q_13_U samples_I_14_U samples_Q_14_U samples_I_15_U samples_Q_15_U samples_I_16_U samples_Q_16_U samples_I_17_U samples_Q_17_U samples_I_18_U samples_Q_18_U samples_I_19_U samples_Q_19_U samples_I_20_U samples_Q_20_U samples_I_21_U samples_Q_21_U samples_I_22_U samples_Q_22_U samples_I_23_U samples_Q_23_U samples_I_24_U samples_Q_24_U samples_I_25_U samples_Q_25_U samples_I_26_U samples_Q_26_U samples_I_27_U samples_Q_27_U samples_I_28_U samples_Q_28_U samples_I_29_U samples_Q_29_U samples_I_30_U samples_Q_30_U samples_I_31_U samples_Q_31_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_2828</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_79_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2828</ID>
                    <BindInstances>add_ln81_fu_642_p2 add_ln81_1_fu_692_p2 add_ln81_2_fu_742_p2 add_ln81_3_fu_792_p2 add_ln81_4_fu_842_p2 add_ln81_5_fu_892_p2 add_ln81_6_fu_942_p2 add_ln81_7_fu_992_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_148_10_fu_2864</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_148_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2864</ID>
                    <BindInstances>add_ln150_fu_1368_p2 add_ln150_1_fu_1374_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_2996</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_91_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2996</ID>
                    <BindInstances>mul_mul_15s_18s_33_4_1_U22 mul_mul_18s_15s_33_4_1_U23 mul_mul_15s_18s_33_4_1_U24 mul_mul_18s_15s_33_4_1_U25 mul_mul_15s_18s_33_4_1_U26 mul_mul_18s_15s_33_4_1_U27 mul_mul_15s_18s_33_4_1_U28 mul_mul_18s_15s_33_4_1_U29 mul_mul_15s_18s_33_4_1_U30 mul_mul_18s_15s_33_4_1_U31 mul_mul_15s_18s_33_4_1_U32 mul_mul_18s_15s_33_4_1_U33 mul_mul_15s_18s_33_4_1_U34 mul_mul_18s_15s_33_4_1_U35 mul_mul_15s_18s_33_4_1_U36 mul_mul_18s_15s_33_4_1_U37 add_ln91_fu_761_p2 h_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_3050</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_100_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3050</ID>
                    <BindInstances>add_ln813_fu_813_p2 add_ln813_1_fu_827_p2 add_ln813_2_fu_841_p2 add_ln813_3_fu_855_p2 add_ln813_4_fu_869_p2 add_ln813_5_fu_883_p2 add_ln813_6_fu_897_p2 add_ln813_7_fu_911_p2 add_ln813_8_fu_925_p2 add_ln813_9_fu_939_p2 add_ln813_10_fu_953_p2 add_ln813_11_fu_967_p2 add_ln813_12_fu_981_p2 add_ln813_13_fu_995_p2 add_ln813_14_fu_1009_p2 add_ln813_15_fu_1023_p2 add_ln100_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_3086</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_111_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3086</ID>
                    <BindInstances>add_ln813_18_fu_805_p2 add_ln813_19_fu_811_p2 add_ln813_20_fu_817_p2 add_ln813_21_fu_823_p2 add_ln813_22_fu_829_p2 add_ln813_23_fu_835_p2 add_ln813_24_fu_841_p2 add_ln813_25_fu_847_p2 add_ln813_26_fu_853_p2 add_ln813_27_fu_859_p2 add_ln813_28_fu_865_p2 add_ln813_29_fu_871_p2 add_ln813_30_fu_877_p2 add_ln813_31_fu_883_p2 add_ln813_32_fu_889_p2 add_ln813_33_fu_895_p2 add_ln111_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_3122</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_118_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3122</ID>
                    <BindInstances>filt_3_I_V_d0 filt_3_Q_V_d0 add_ln118_fu_356_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_3144</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_124_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3144</ID>
                    <BindInstances>add_ln813_36_fu_173_p2 add_ln813_37_fu_179_p2 add_ln124_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_3152</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_130_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3152</ID>
                    <BindInstances>add_ln813_38_fu_173_p2 add_ln813_39_fu_179_p2 add_ln130_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_136_9_fu_3160</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_136_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3160</ID>
                    <BindInstances>filt_6_I_V_1_4_fu_239_p2 filt_6_Q_V_1_4_fu_255_p2 add_ln136_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_165_11_fu_3172</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_165_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3172</ID>
                    <BindInstances>add_ln167_fu_4695_p2 mul_mul_16s_18s_34_4_1_U240 mul_mul_18s_16s_34_4_1_U241 add_ln167_1_fu_4770_p2 mul_mul_16s_18s_34_4_1_U242 mul_mul_18s_16s_34_4_1_U243 add_ln167_2_fu_4791_p2 mul_mul_16s_18s_34_4_1_U244 mul_mul_18s_16s_34_4_1_U245 add_ln167_3_fu_4812_p2 mul_mul_16s_18s_34_4_1_U246 mul_mul_18s_16s_34_4_1_U247 add_ln167_4_fu_4833_p2 mul_mul_16s_18s_34_4_1_U248 mul_mul_18s_16s_34_4_1_U249 add_ln167_5_fu_4854_p2 mul_mul_16s_18s_34_4_1_U250 mul_mul_18s_16s_34_4_1_U251 add_ln167_6_fu_4875_p2 mul_mul_16s_18s_34_4_1_U252 mul_mul_18s_16s_34_4_1_U253 add_ln167_7_fu_4896_p2 mul_mul_16s_18s_34_4_1_U254 mul_mul_18s_16s_34_4_1_U255 add_ln167_8_fu_4917_p2 mul_mul_16s_18s_34_4_1_U256 mul_mul_18s_16s_34_4_1_U257 add_ln167_9_fu_4938_p2 mul_mul_16s_18s_34_4_1_U258 mul_mul_18s_16s_34_4_1_U259 add_ln167_10_fu_4959_p2 mul_mul_16s_18s_34_4_1_U260 mul_mul_18s_16s_34_4_1_U261 add_ln167_11_fu_4980_p2 mul_mul_16s_18s_34_4_1_U262 mul_mul_18s_16s_34_4_1_U263 add_ln167_12_fu_5001_p2 mul_mul_16s_18s_34_4_1_U264 mul_mul_18s_16s_34_4_1_U265 add_ln167_13_fu_5022_p2 mul_mul_16s_18s_34_4_1_U266 mul_mul_18s_16s_34_4_1_U267 add_ln167_14_fu_5043_p2 mul_mul_16s_18s_34_4_1_U268 mul_mul_18s_16s_34_4_1_U269 add_ln167_15_fu_5064_p2 mul_mul_16s_18s_34_4_1_U270 mul_mul_18s_16s_34_4_1_U271 add_ln167_16_fu_5085_p2 mul_mul_16s_18s_34_4_1_U272 mul_mul_18s_16s_34_4_1_U273 add_ln167_17_fu_5106_p2 mul_mul_16s_18s_34_4_1_U274 mul_mul_18s_16s_34_4_1_U275 add_ln167_18_fu_5127_p2 mul_mul_16s_18s_34_4_1_U276 mul_mul_18s_16s_34_4_1_U277 add_ln167_19_fu_5148_p2 mul_mul_16s_18s_34_4_1_U278 mul_mul_18s_16s_34_4_1_U279 add_ln165_fu_5169_p2 add_ln167_20_fu_5175_p2 mul_mul_16s_18s_34_4_1_U280 mul_mul_18s_16s_34_4_1_U281 add_ln165_1_fu_5212_p2 add_ln167_21_fu_5218_p2 mul_mul_16s_18s_34_4_1_U282 mul_mul_18s_16s_34_4_1_U283 add_ln165_2_fu_5255_p2 add_ln167_22_fu_5261_p2 mul_mul_16s_18s_34_4_1_U284 mul_mul_18s_16s_34_4_1_U285 add_ln165_3_fu_5298_p2 add_ln167_23_fu_5304_p2 mul_mul_16s_18s_34_4_1_U286 mul_mul_18s_16s_34_4_1_U287 add_ln165_4_fu_5341_p2 add_ln167_24_fu_5347_p2 mul_mul_16s_18s_34_4_1_U288 mul_mul_18s_16s_34_4_1_U289 add_ln165_5_fu_5384_p2 add_ln167_25_fu_5390_p2 mul_mul_16s_18s_34_4_1_U290 mul_mul_18s_16s_34_4_1_U291 add_ln165_6_fu_5427_p2 add_ln167_26_fu_5433_p2 mul_mul_16s_18s_34_4_1_U292 mul_mul_18s_16s_34_4_1_U293 add_ln165_7_fu_5470_p2 add_ln167_27_fu_5476_p2 mul_mul_16s_18s_34_4_1_U294 mul_mul_18s_16s_34_4_1_U295 add_ln165_8_fu_5513_p2 add_ln167_28_fu_5519_p2 mul_mul_16s_18s_34_4_1_U296 mul_mul_18s_16s_34_4_1_U297 add_ln165_9_fu_5556_p2 add_ln167_29_fu_5562_p2 mul_mul_16s_18s_34_4_1_U298 mul_mul_18s_16s_34_4_1_U299 add_ln165_10_fu_5599_p2 add_ln167_30_fu_5605_p2 mul_mul_16s_18s_34_4_1_U300 mul_mul_18s_16s_34_4_1_U301 add_ln165_11_fu_5642_p2 add_ln167_31_fu_5648_p2 mul_mul_16s_18s_34_4_1_U302 mul_mul_18s_16s_34_4_1_U303 add_ln167_32_fu_5685_p2 add_ln1271_fu_5696_p2 mul_mul_16s_18s_34_4_1_U304 mul_mul_18s_16s_34_4_1_U305 add_ln165_12_fu_5718_p2 add_ln167_33_fu_5724_p2 mul_mul_16s_18s_34_4_1_U306 mul_mul_18s_16s_34_4_1_U307 add_ln165_13_fu_5761_p2 add_ln167_34_fu_5767_p2 mul_mul_16s_18s_34_4_1_U308 mul_mul_18s_16s_34_4_1_U309 add_ln165_14_fu_5804_p2 add_ln167_35_fu_5810_p2 mul_mul_16s_18s_34_4_1_U310 mul_mul_18s_16s_34_4_1_U311 add_ln165_15_fu_5847_p2 add_ln167_36_fu_5853_p2 mul_mul_16s_18s_34_4_1_U312 mul_mul_18s_16s_34_4_1_U313 add_ln165_16_fu_5890_p2 add_ln167_37_fu_5896_p2 mul_mul_16s_18s_34_4_1_U314 mul_mul_18s_16s_34_4_1_U315 add_ln165_17_fu_5933_p2 add_ln167_38_fu_5939_p2 mul_mul_16s_18s_34_4_1_U316 mul_mul_18s_16s_34_4_1_U317 add_ln165_18_fu_5976_p2 add_ln167_39_fu_5982_p2 mul_mul_16s_18s_34_4_1_U318 mul_mul_18s_16s_34_4_1_U319 add_ln165_19_fu_6019_p2 add_ln167_40_fu_6025_p2 mul_mul_16s_18s_34_4_1_U320 mul_mul_18s_16s_34_4_1_U321 add_ln165_20_fu_6062_p2 add_ln167_41_fu_6068_p2 mul_mul_16s_18s_34_4_1_U322 mul_mul_18s_16s_34_4_1_U323 add_ln165_21_fu_6105_p2 add_ln167_42_fu_6111_p2 mul_mul_16s_18s_34_4_1_U324 mul_mul_18s_16s_34_4_1_U325 add_ln165_22_fu_6148_p2 add_ln167_43_fu_6154_p2 mul_mul_16s_18s_34_4_1_U326 mul_mul_18s_16s_34_4_1_U327 add_ln165_23_fu_6191_p2 add_ln167_44_fu_6197_p2 mul_mul_16s_18s_34_4_1_U328 mul_mul_18s_16s_34_4_1_U329 add_ln165_24_fu_6234_p2 add_ln167_45_fu_6240_p2 mul_mul_16s_18s_34_4_1_U330 mul_mul_18s_16s_34_4_1_U331 add_ln165_25_fu_6277_p2 add_ln167_46_fu_6283_p2 mul_mul_16s_18s_34_4_1_U332 mul_mul_18s_16s_34_4_1_U333 add_ln165_26_fu_6320_p2 add_ln167_47_fu_6326_p2 mul_mul_16s_18s_34_4_1_U334 mul_mul_18s_16s_34_4_1_U335 add_ln165_27_fu_6363_p2 add_ln167_48_fu_6369_p2 mul_mul_16s_18s_34_4_1_U336 mul_mul_18s_16s_34_4_1_U337 add_ln165_28_fu_6406_p2 add_ln167_49_fu_6412_p2 mul_mul_16s_18s_34_4_1_U338 mul_mul_18s_16s_34_4_1_U339 add_ln165_29_fu_6449_p2 add_ln167_50_fu_6455_p2 mul_mul_16s_18s_34_4_1_U340 mul_mul_18s_16s_34_4_1_U341 add_ln165_30_fu_6492_p2 add_ln167_51_fu_6498_p2 mul_mul_16s_18s_34_4_1_U342 mul_mul_18s_16s_34_4_1_U343 add_ln165_31_fu_6535_p2 add_ln167_52_fu_6541_p2 mul_mul_16s_18s_34_4_1_U344 mul_mul_18s_16s_34_4_1_U345 add_ln165_32_fu_6578_p2 add_ln167_53_fu_6584_p2 mul_mul_16s_18s_34_4_1_U346 mul_mul_18s_16s_34_4_1_U347 add_ln165_33_fu_6621_p2 add_ln167_54_fu_6627_p2 mul_mul_16s_18s_34_4_1_U348 mul_mul_18s_16s_34_4_1_U349 add_ln165_34_fu_6664_p2 add_ln167_55_fu_6670_p2 mul_mul_16s_18s_34_4_1_U350 mul_mul_18s_16s_34_4_1_U351 add_ln165_35_fu_6707_p2 add_ln167_56_fu_6713_p2 mul_mul_16s_18s_34_4_1_U352 mul_mul_18s_16s_34_4_1_U353 add_ln165_36_fu_6750_p2 add_ln167_57_fu_6756_p2 mul_mul_16s_18s_34_4_1_U354 mul_mul_18s_16s_34_4_1_U355 add_ln165_37_fu_6793_p2 add_ln167_58_fu_6799_p2 mul_mul_16s_18s_34_4_1_U356 mul_mul_18s_16s_34_4_1_U357 add_ln165_38_fu_6836_p2 add_ln167_59_fu_6842_p2 mul_mul_16s_18s_34_4_1_U358 mul_mul_18s_16s_34_4_1_U359 add_ln165_39_fu_6879_p2 add_ln167_60_fu_6885_p2 mul_mul_16s_18s_34_4_1_U360 mul_mul_18s_16s_34_4_1_U361 add_ln165_40_fu_6922_p2 add_ln167_61_fu_6928_p2 mul_mul_16s_18s_34_4_1_U362 mul_mul_18s_16s_34_4_1_U363 add_ln165_41_fu_6965_p2 add_ln167_62_fu_6971_p2 mul_mul_16s_18s_34_4_1_U364 mul_mul_18s_16s_34_4_1_U365 add_ln165_42_fu_7008_p2 add_ln167_63_fu_7014_p2 mul_mul_16s_18s_34_4_1_U366 mul_mul_18s_16s_34_4_1_U367 add_ln165_43_fu_7051_p2 preamble_upsampled_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_177_12_fu_3434</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_177_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3434</ID>
                    <BindInstances>add_ln813_fu_3083_p2 add_ln813_1_fu_3089_p2 add_ln813_2_fu_3095_p2 add_ln813_3_fu_3101_p2 add_ln813_4_fu_3107_p2 add_ln813_5_fu_3113_p2 add_ln813_6_fu_3119_p2 add_ln813_7_fu_3125_p2 add_ln813_8_fu_3131_p2 add_ln813_9_fu_3137_p2 add_ln813_10_fu_3143_p2 add_ln813_11_fu_3149_p2 add_ln813_12_fu_3155_p2 add_ln813_13_fu_3161_p2 add_ln813_14_fu_3167_p2 add_ln813_15_fu_3173_p2 add_ln813_16_fu_3179_p2 add_ln813_17_fu_3185_p2 add_ln813_18_fu_3191_p2 add_ln813_19_fu_3197_p2 add_ln813_20_fu_3203_p2 add_ln813_21_fu_3209_p2 add_ln813_22_fu_3215_p2 add_ln813_23_fu_3221_p2 add_ln813_24_fu_3227_p2 add_ln813_25_fu_3233_p2 add_ln813_26_fu_3239_p2 add_ln813_27_fu_3245_p2 add_ln813_28_fu_3251_p2 add_ln813_29_fu_3257_p2 add_ln813_30_fu_3263_p2 add_ln813_31_fu_3269_p2 add_ln813_32_fu_3275_p2 add_ln813_33_fu_3281_p2 add_ln813_34_fu_3287_p2 add_ln813_35_fu_3293_p2 add_ln813_36_fu_3299_p2 add_ln813_37_fu_3305_p2 add_ln813_38_fu_3311_p2 add_ln813_39_fu_3317_p2 add_ln813_40_fu_3323_p2 add_ln813_41_fu_3329_p2 add_ln813_42_fu_3335_p2 add_ln813_43_fu_3341_p2 add_ln813_44_fu_3347_p2 add_ln813_45_fu_3353_p2 add_ln813_46_fu_3359_p2 add_ln813_47_fu_3365_p2 add_ln813_48_fu_3371_p2 add_ln813_49_fu_3377_p2 add_ln813_50_fu_3383_p2 add_ln813_51_fu_3389_p2 add_ln813_52_fu_3395_p2 add_ln813_53_fu_3401_p2 add_ln813_54_fu_3407_p2 add_ln813_55_fu_3413_p2 add_ln813_56_fu_3419_p2 add_ln813_57_fu_3425_p2 add_ln813_58_fu_3431_p2 add_ln813_59_fu_3437_p2 add_ln813_60_fu_3443_p2 add_ln813_61_fu_3449_p2 add_ln813_62_fu_3455_p2 add_ln813_63_fu_3461_p2 add_ln177_fu_3072_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_187_13_fu_3630</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_187_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3630</ID>
                    <BindInstances>ret_V_fu_2937_p2 ret_V_75_fu_2951_p2 ret_V_76_fu_2965_p2 ret_V_77_fu_2979_p2 ret_V_78_fu_2993_p2 ret_V_79_fu_3007_p2 ret_V_80_fu_3021_p2 ret_V_81_fu_3035_p2 ret_V_82_fu_3049_p2 ret_V_83_fu_3063_p2 ret_V_84_fu_3077_p2 ret_V_85_fu_3091_p2 ret_V_86_fu_3105_p2 ret_V_87_fu_3119_p2 ret_V_88_fu_3133_p2 ret_V_89_fu_3147_p2 ret_V_90_fu_3161_p2 ret_V_91_fu_3175_p2 ret_V_92_fu_3189_p2 ret_V_93_fu_3203_p2 ret_V_94_fu_3217_p2 ret_V_95_fu_3231_p2 ret_V_96_fu_3245_p2 ret_V_97_fu_3259_p2 ret_V_98_fu_3273_p2 ret_V_99_fu_3287_p2 ret_V_100_fu_3301_p2 ret_V_101_fu_3315_p2 ret_V_102_fu_3329_p2 ret_V_103_fu_3343_p2 ret_V_104_fu_3357_p2 ret_V_105_fu_3371_p2 ret_V_106_fu_3385_p2 ret_V_107_fu_3399_p2 ret_V_108_fu_3413_p2 ret_V_109_fu_3427_p2 ret_V_110_fu_3441_p2 ret_V_111_fu_3455_p2 ret_V_112_fu_3469_p2 ret_V_113_fu_3483_p2 ret_V_114_fu_3497_p2 ret_V_115_fu_3511_p2 ret_V_116_fu_3525_p2 ret_V_117_fu_3539_p2 ret_V_118_fu_3553_p2 ret_V_119_fu_3567_p2 ret_V_120_fu_3581_p2 ret_V_121_fu_3595_p2 ret_V_122_fu_3609_p2 ret_V_123_fu_3623_p2 ret_V_124_fu_3637_p2 ret_V_125_fu_3651_p2 ret_V_126_fu_3665_p2 ret_V_127_fu_3679_p2 ret_V_128_fu_3693_p2 ret_V_129_fu_3707_p2 ret_V_130_fu_3721_p2 ret_V_131_fu_3735_p2 ret_V_132_fu_3749_p2 ret_V_133_fu_3763_p2 ret_V_134_fu_3777_p2 ret_V_135_fu_3791_p2 ret_V_136_fu_3805_p2 ret_V_137_fu_3819_p2 add_ln187_fu_2918_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_197_14_fu_3762</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_197_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3762</ID>
                    <BindInstances>ret_V_fu_1387_p2 ret_V_60_fu_1415_p2 ret_V_61_fu_1443_p2 ret_V_62_fu_1471_p2 ret_V_63_fu_1499_p2 ret_V_64_fu_1527_p2 ret_V_65_fu_1555_p2 ret_V_66_fu_1583_p2 ret_V_67_fu_1611_p2 ret_V_68_fu_1639_p2 ret_V_69_fu_1667_p2 ret_V_70_fu_1695_p2 ret_V_71_fu_1723_p2 ret_V_72_fu_1751_p2 ret_V_73_fu_1779_p2 ret_V_74_fu_1807_p2 add_ln197_fu_1354_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_207_15_fu_3846</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_207_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3846</ID>
                    <BindInstances>ret_V_fu_821_p2 ret_V_45_fu_835_p2 ret_V_46_fu_849_p2 ret_V_47_fu_863_p2 ret_V_48_fu_877_p2 ret_V_49_fu_891_p2 ret_V_50_fu_905_p2 ret_V_51_fu_919_p2 ret_V_52_fu_933_p2 ret_V_53_fu_947_p2 ret_V_54_fu_961_p2 ret_V_55_fu_975_p2 ret_V_56_fu_989_p2 ret_V_57_fu_1003_p2 ret_V_58_fu_1017_p2 ret_V_59_fu_1031_p2 add_ln207_fu_802_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_217_16_fu_3882</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_217_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3882</ID>
                    <BindInstances>ret_V_fu_467_p2 ret_V_38_fu_481_p2 ret_V_39_fu_495_p2 ret_V_40_fu_509_p2 ret_V_41_fu_523_p2 ret_V_42_fu_537_p2 ret_V_43_fu_551_p2 ret_V_44_fu_565_p2 add_ln217_fu_448_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_227_17_fu_3910</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_227_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3910</ID>
                    <BindInstances>ret_V_fu_279_p2 ret_V_35_fu_293_p2 ret_V_36_fu_307_p2 ret_V_37_fu_321_p2 add_ln227_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_235_18_fu_3926</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_235_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3926</ID>
                    <BindInstances>ret_V_fu_175_p2 ret_V_34_fu_189_p2 add_ln235_fu_156_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_3936</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_244_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3936</ID>
                    <BindInstances>ret_V_fu_189_p2 ret_V_33_fu_203_p2 add_ln244_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_253_20_fu_3944</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_253_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3944</ID>
                    <BindInstances>ret_V_fu_289_p2 ret_V_32_fu_328_p2 add_ln253_fu_270_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_260_21_fu_3958</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_260_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3958</ID>
                    <BindInstances>arr_10_I_V_0_fu_228_p2 arr_10_Q_V_0_fu_270_p2 add_ln260_fu_292_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_281_22_fu_3974</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_281_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3974</ID>
                    <BindInstances>mul_mul_24s_18s_40_4_1_U1063 mac_mulsub_24s_18s_40s_40_4_1_U1067 mac_mulsub_24s_18s_40s_40_4_1_U1067 mac_muladd_24s_18s_40s_40_4_1_U1068 mul_mul_24s_18s_40_4_1_U1064 mac_muladd_24s_18s_40s_40_4_1_U1068 add_ln1273_fu_691_p2 mul_mul_24s_18s_40_4_1_U1065 mac_mulsub_24s_18s_40s_40_4_1_U1069 mac_mulsub_24s_18s_40s_40_4_1_U1069 mac_muladd_24s_18s_40s_40_4_1_U1070 mul_mul_24s_18s_40_4_1_U1066 mac_muladd_24s_18s_40s_40_4_1_U1070 add_ln1273_1_fu_719_p2 mul_mul_24s_18s_40_4_1_U1071 mac_mulsub_24s_18s_40s_40_4_1_U1075 mac_mulsub_24s_18s_40s_40_4_1_U1075 mac_muladd_24s_18s_40s_40_4_1_U1076 mul_mul_24s_18s_40_4_1_U1072 mac_muladd_24s_18s_40s_40_4_1_U1076 add_ln1273_2_fu_730_p2 mul_mul_24s_18s_40_4_1_U1073 mac_mulsub_24s_18s_40s_40_4_1_U1077 mac_mulsub_24s_18s_40s_40_4_1_U1077 mac_muladd_24s_18s_40s_40_4_1_U1078 mul_mul_24s_18s_40_4_1_U1074 mac_muladd_24s_18s_40s_40_4_1_U1078 add_ln1273_3_fu_757_p2 mul_mul_24s_18s_40_4_1_U1079 mac_mulsub_24s_18s_40s_40_4_1_U1083 mac_mulsub_24s_18s_40s_40_4_1_U1083 mac_muladd_24s_18s_40s_40_4_1_U1084 mul_mul_24s_18s_40_4_1_U1080 mac_muladd_24s_18s_40s_40_4_1_U1084 add_ln1273_4_fu_768_p2 mul_mul_24s_18s_40_4_1_U1081 mac_mulsub_24s_18s_40s_40_4_1_U1085 mac_mulsub_24s_18s_40s_40_4_1_U1085 mac_muladd_24s_18s_40s_40_4_1_U1086 mul_mul_24s_18s_40_4_1_U1082 mac_muladd_24s_18s_40s_40_4_1_U1086 add_ln1273_5_fu_795_p2 mul_mul_24s_18s_40_4_1_U1087 mac_mulsub_24s_18s_40s_40_4_1_U1091 mac_mulsub_24s_18s_40s_40_4_1_U1091 mac_muladd_24s_18s_40s_40_4_1_U1092 mul_mul_24s_18s_40_4_1_U1088 mac_muladd_24s_18s_40s_40_4_1_U1092 add_ln1273_6_fu_806_p2 mul_mul_24s_18s_40_4_1_U1089 mac_mulsub_24s_18s_40s_40_4_1_U1093 mac_mulsub_24s_18s_40s_40_4_1_U1093 mac_muladd_24s_18s_40s_40_4_1_U1094 mul_mul_24s_18s_40_4_1_U1090 mac_muladd_24s_18s_40s_40_4_1_U1094 add_ln1273_7_fu_833_p2 mul_mul_24s_18s_40_4_1_U1095 mac_mulsub_24s_18s_40s_40_4_1_U1099 mac_mulsub_24s_18s_40s_40_4_1_U1099 mac_muladd_24s_18s_40s_40_4_1_U1100 mul_mul_24s_18s_40_4_1_U1096 mac_muladd_24s_18s_40s_40_4_1_U1100 add_ln1273_8_fu_844_p2 mul_mul_24s_18s_40_4_1_U1097 mac_mulsub_24s_18s_40s_40_4_1_U1101 mac_mulsub_24s_18s_40s_40_4_1_U1101 mac_muladd_24s_18s_40s_40_4_1_U1102 mul_mul_24s_18s_40_4_1_U1098 mac_muladd_24s_18s_40s_40_4_1_U1102 add_ln1273_9_fu_932_p2 mul_mul_24s_18s_40_4_1_U1103 mac_mulsub_24s_18s_40s_40_4_1_U1107 mac_mulsub_24s_18s_40s_40_4_1_U1107 mac_muladd_24s_18s_40s_40_4_1_U1108 mul_mul_24s_18s_40_4_1_U1104 mac_muladd_24s_18s_40s_40_4_1_U1108 add_ln1273_10_fu_943_p2 mul_mul_24s_18s_40_4_1_U1105 mac_mulsub_24s_18s_40s_40_4_1_U1109 mac_mulsub_24s_18s_40s_40_4_1_U1109 mac_muladd_24s_18s_40s_40_4_1_U1110 mul_mul_24s_18s_40_4_1_U1106 mac_muladd_24s_18s_40s_40_4_1_U1110 add_ln1273_11_fu_1043_p2 mul_mul_24s_18s_40_4_1_U1111 mac_mulsub_24s_18s_40s_40_4_1_U1115 mac_mulsub_24s_18s_40s_40_4_1_U1115 mac_muladd_24s_18s_40s_40_4_1_U1116 mul_mul_24s_18s_40_4_1_U1112 mac_muladd_24s_18s_40s_40_4_1_U1116 add_ln1273_12_fu_1054_p2 mul_mul_24s_18s_40_4_1_U1113 mac_mulsub_24s_18s_40s_40_4_1_U1117 mac_mulsub_24s_18s_40s_40_4_1_U1117 mac_muladd_24s_18s_40s_40_4_1_U1118 mul_mul_24s_18s_40_4_1_U1114 mac_muladd_24s_18s_40s_40_4_1_U1118 add_ln1273_13_fu_1143_p2 mul_mul_24s_18s_40_4_1_U1119 mac_mulsub_24s_18s_40s_40_4_1_U1123 mac_mulsub_24s_18s_40s_40_4_1_U1123 mac_muladd_24s_18s_40s_40_4_1_U1124 mul_mul_24s_18s_40_4_1_U1120 mac_muladd_24s_18s_40s_40_4_1_U1124 add_ln1273_14_fu_1154_p2 mul_mul_24s_18s_40_4_1_U1121 mac_mulsub_24s_18s_40s_40_4_1_U1125 mac_mulsub_24s_18s_40s_40_4_1_U1125 mac_muladd_24s_18s_40s_40_4_1_U1126 mul_mul_24s_18s_40_4_1_U1122 mac_muladd_24s_18s_40s_40_4_1_U1126 add_ln287_fu_1165_p2 add_ln281_fu_1495_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_292_23_fu_3986</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_292_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3986</ID>
                    <BindInstances>add_ln292_fu_235_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>real_output_U imag_output_U filt_I_V_U filt_I_V_8_U filt_I_V_9_U filt_I_V_10_U filt_I_V_11_U filt_I_V_12_U filt_I_V_13_U filt_I_V_14_U filt_Q_V_U filt_Q_V_8_U filt_Q_V_9_U filt_Q_V_10_U filt_Q_V_11_U filt_Q_V_12_U filt_Q_V_13_U filt_Q_V_14_U filt_1_I_V_U filt_1_I_V_8_U filt_1_I_V_9_U filt_1_I_V_10_U filt_1_I_V_11_U filt_1_I_V_12_U filt_1_I_V_13_U filt_1_I_V_14_U filt_1_Q_V_U filt_1_Q_V_8_U filt_1_Q_V_9_U filt_1_Q_V_10_U filt_1_Q_V_11_U filt_1_Q_V_12_U filt_1_Q_V_13_U filt_1_Q_V_14_U filt_2_I_V_U filt_2_I_V_1_U filt_2_I_V_2_U filt_2_I_V_3_U filt_2_I_V_4_U filt_2_I_V_5_U filt_2_I_V_6_U filt_2_I_V_7_U filt_2_Q_V_U filt_2_Q_V_1_U filt_2_Q_V_2_U filt_2_Q_V_3_U filt_2_Q_V_4_U filt_2_Q_V_5_U filt_2_Q_V_6_U filt_2_Q_V_7_U filt_3_I_V_U filt_3_Q_V_U filt_4_I_V_U filt_4_Q_V_U filt_5_I_V_U filt_5_Q_V_U arr_I_V_U arr_I_V_1_U arr_I_V_2_U arr_I_V_3_U arr_I_V_4_U arr_I_V_5_U arr_I_V_6_U arr_I_V_7_U arr_I_V_8_U arr_I_V_9_U arr_I_V_10_U arr_I_V_11_U arr_I_V_12_U arr_I_V_13_U arr_I_V_14_U arr_I_V_15_U arr_I_V_16_U arr_I_V_17_U arr_I_V_18_U arr_I_V_19_U arr_I_V_20_U arr_I_V_21_U arr_I_V_22_U arr_I_V_23_U arr_I_V_24_U arr_I_V_25_U arr_I_V_26_U arr_I_V_27_U arr_I_V_28_U arr_I_V_29_U arr_I_V_30_U arr_I_V_31_U arr_I_V_32_U arr_I_V_33_U arr_I_V_34_U arr_I_V_35_U arr_I_V_36_U arr_I_V_37_U arr_I_V_38_U arr_I_V_39_U arr_I_V_40_U arr_I_V_41_U arr_I_V_42_U arr_I_V_43_U arr_I_V_44_U arr_I_V_45_U arr_I_V_46_U arr_I_V_47_U arr_I_V_48_U arr_I_V_49_U arr_I_V_50_U arr_I_V_51_U arr_I_V_52_U arr_I_V_53_U arr_I_V_54_U arr_I_V_55_U arr_I_V_56_U arr_I_V_57_U arr_I_V_58_U arr_I_V_59_U arr_I_V_60_U arr_I_V_61_U arr_I_V_62_U arr_I_V_63_U arr_Q_V_U arr_Q_V_1_U arr_Q_V_2_U arr_Q_V_3_U arr_Q_V_4_U arr_Q_V_5_U arr_Q_V_6_U arr_Q_V_7_U arr_Q_V_8_U arr_Q_V_9_U arr_Q_V_10_U arr_Q_V_11_U arr_Q_V_12_U arr_Q_V_13_U arr_Q_V_14_U arr_Q_V_15_U arr_Q_V_16_U arr_Q_V_17_U arr_Q_V_18_U arr_Q_V_19_U arr_Q_V_20_U arr_Q_V_21_U arr_Q_V_22_U arr_Q_V_23_U arr_Q_V_24_U arr_Q_V_25_U arr_Q_V_26_U arr_Q_V_27_U arr_Q_V_28_U arr_Q_V_29_U arr_Q_V_30_U arr_Q_V_31_U arr_Q_V_32_U arr_Q_V_33_U arr_Q_V_34_U arr_Q_V_35_U arr_Q_V_36_U arr_Q_V_37_U arr_Q_V_38_U arr_Q_V_39_U arr_Q_V_40_U arr_Q_V_41_U arr_Q_V_42_U arr_Q_V_43_U arr_Q_V_44_U arr_Q_V_45_U arr_Q_V_46_U arr_Q_V_47_U arr_Q_V_48_U arr_Q_V_49_U arr_Q_V_50_U arr_Q_V_51_U arr_Q_V_52_U arr_Q_V_53_U arr_Q_V_54_U arr_Q_V_55_U arr_Q_V_56_U arr_Q_V_57_U arr_Q_V_58_U arr_Q_V_59_U arr_Q_V_60_U arr_Q_V_61_U arr_Q_V_62_U arr_Q_V_63_U arr_1_I_V_U arr_1_I_V_1_U arr_1_I_V_2_U arr_1_I_V_3_U arr_1_I_V_4_U arr_1_I_V_5_U arr_1_I_V_6_U arr_1_I_V_7_U arr_1_I_V_8_U arr_1_I_V_9_U arr_1_I_V_10_U arr_1_I_V_11_U arr_1_I_V_12_U arr_1_I_V_13_U arr_1_I_V_14_U arr_1_I_V_15_U arr_1_I_V_16_U arr_1_I_V_17_U arr_1_I_V_18_U arr_1_I_V_19_U arr_1_I_V_20_U arr_1_I_V_21_U arr_1_I_V_22_U arr_1_I_V_23_U arr_1_I_V_24_U arr_1_I_V_25_U arr_1_I_V_26_U arr_1_I_V_27_U arr_1_I_V_28_U arr_1_I_V_29_U arr_1_I_V_30_U arr_1_I_V_31_U arr_1_Q_V_U arr_1_Q_V_1_U arr_1_Q_V_2_U arr_1_Q_V_3_U arr_1_Q_V_4_U arr_1_Q_V_5_U arr_1_Q_V_6_U arr_1_Q_V_7_U arr_1_Q_V_8_U arr_1_Q_V_9_U arr_1_Q_V_10_U arr_1_Q_V_11_U arr_1_Q_V_12_U arr_1_Q_V_13_U arr_1_Q_V_14_U arr_1_Q_V_15_U arr_1_Q_V_16_U arr_1_Q_V_17_U arr_1_Q_V_18_U arr_1_Q_V_19_U arr_1_Q_V_20_U arr_1_Q_V_21_U arr_1_Q_V_22_U arr_1_Q_V_23_U arr_1_Q_V_24_U arr_1_Q_V_25_U arr_1_Q_V_26_U arr_1_Q_V_27_U arr_1_Q_V_28_U arr_1_Q_V_29_U arr_1_Q_V_30_U arr_1_Q_V_31_U arr_2_I_V_U arr_2_I_V_1_U arr_2_I_V_2_U arr_2_I_V_3_U arr_2_I_V_4_U arr_2_I_V_5_U arr_2_I_V_6_U arr_2_I_V_7_U arr_2_I_V_8_U arr_2_I_V_9_U arr_2_I_V_10_U arr_2_I_V_11_U arr_2_I_V_12_U arr_2_I_V_13_U arr_2_I_V_14_U arr_2_I_V_15_U arr_2_I_V_16_U arr_2_I_V_17_U arr_2_I_V_18_U arr_2_I_V_19_U arr_2_I_V_20_U arr_2_I_V_21_U arr_2_I_V_22_U arr_2_I_V_23_U arr_2_I_V_24_U arr_2_I_V_25_U arr_2_I_V_26_U arr_2_I_V_27_U arr_2_I_V_28_U arr_2_I_V_29_U arr_2_I_V_30_U arr_2_I_V_31_U arr_2_Q_V_U arr_2_Q_V_1_U arr_2_Q_V_2_U arr_2_Q_V_3_U arr_2_Q_V_4_U arr_2_Q_V_5_U arr_2_Q_V_6_U arr_2_Q_V_7_U arr_2_Q_V_8_U arr_2_Q_V_9_U arr_2_Q_V_10_U arr_2_Q_V_11_U arr_2_Q_V_12_U arr_2_Q_V_13_U arr_2_Q_V_14_U arr_2_Q_V_15_U arr_2_Q_V_16_U arr_2_Q_V_17_U arr_2_Q_V_18_U arr_2_Q_V_19_U arr_2_Q_V_20_U arr_2_Q_V_21_U arr_2_Q_V_22_U arr_2_Q_V_23_U arr_2_Q_V_24_U arr_2_Q_V_25_U arr_2_Q_V_26_U arr_2_Q_V_27_U arr_2_Q_V_28_U arr_2_Q_V_29_U arr_2_Q_V_30_U arr_2_Q_V_31_U arr_3_I_V_U arr_3_I_V_1_U arr_3_I_V_2_U arr_3_I_V_3_U arr_3_I_V_4_U arr_3_I_V_5_U arr_3_I_V_6_U arr_3_I_V_7_U arr_3_Q_V_U arr_3_Q_V_1_U arr_3_Q_V_2_U arr_3_Q_V_3_U arr_3_Q_V_4_U arr_3_Q_V_5_U arr_3_Q_V_6_U arr_3_Q_V_7_U arr_4_I_V_U arr_4_I_V_1_U arr_4_I_V_2_U arr_4_I_V_3_U arr_4_I_V_4_U arr_4_I_V_5_U arr_4_I_V_6_U arr_4_I_V_7_U arr_4_Q_V_U arr_4_Q_V_1_U arr_4_Q_V_2_U arr_4_Q_V_3_U arr_4_Q_V_4_U arr_4_Q_V_5_U arr_4_Q_V_6_U arr_4_Q_V_7_U arr_5_I_V_U arr_5_I_V_1_U arr_5_I_V_2_U arr_5_I_V_3_U arr_5_Q_V_U arr_5_Q_V_1_U arr_5_Q_V_2_U arr_5_Q_V_3_U arr_6_I_V_U arr_6_I_V_2_U arr_6_Q_V_U arr_6_Q_V_2_U arr_7_I_V_U arr_7_Q_V_U arr_8_I_V_U arr_8_Q_V_U mul_mul_18s_18s_34_4_1_U1161 mul_mul_17s_18s_34_4_1_U1162 add_ln62_fu_4078_p2 add_ln813_16_fu_4141_p2 add_ln813_17_fu_4151_p2 add_ln813_fu_4203_p2 add_ln813_64_fu_4213_p2 add_ln813_65_fu_4222_p2 add_ln813_66_fu_4231_p2 corr_accum_I_V_fu_4281_p2 corr_accum_Q_V_fu_4287_p2 mul_24s_24s_48_3_1_U1159 mul_24s_24s_48_3_1_U1160 ret_V_fu_4317_p2 sub_ln1099_fu_4357_p2 lsb_index_fu_4371_p2 sub_ln1102_fu_4392_p2 add_ln1109_fu_4424_p2 sub_ln1110_fu_4429_p2 m_1_fu_4513_p2 cos_coefficients_table_V_U sin_coefficients_table_V_U samples_I_11_U samples_Q_11_U delay_line_I_7_U delay_line_I_0_U delay_line_Q_7_U delay_line_Q_0_U delay_line_I_6_U delay_line_Q_6_U delay_line_I_5_U delay_line_Q_5_U delay_line_I_4_U delay_line_Q_4_U delay_line_I_3_U delay_line_Q_3_U delay_line_I_2_U delay_line_Q_2_U delay_line_I_1_U delay_line_Q_1_U matched_I_1_U matched_I_0_U matched_Q_1_U matched_Q_0_U matched_I_2_U matched_Q_2_U matched_I_3_U matched_Q_3_U matched_I_4_U matched_Q_4_U matched_I_5_U matched_Q_5_U matched_I_6_U matched_Q_6_U matched_I_7_U matched_Q_7_U matched_I_8_U matched_Q_8_U matched_I_9_U matched_Q_9_U matched_I_10_U matched_Q_10_U matched_I_11_U matched_Q_11_U matched_I_12_U matched_Q_12_U matched_I_13_U matched_Q_13_U matched_I_14_U matched_Q_14_U matched_I_15_U matched_Q_15_U matched_I_16_U matched_Q_16_U matched_I_17_U matched_Q_17_U matched_I_18_U matched_Q_18_U matched_I_19_U matched_Q_19_U matched_I_20_U matched_Q_20_U matched_I_21_U matched_Q_21_U matched_I_22_U matched_Q_22_U matched_I_23_U matched_Q_23_U matched_I_24_U matched_Q_24_U matched_I_25_U matched_Q_25_U matched_I_26_U matched_Q_26_U matched_I_27_U matched_Q_27_U matched_I_28_U matched_Q_28_U matched_I_29_U matched_Q_29_U matched_I_30_U matched_Q_30_U matched_I_31_U matched_Q_31_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>receiver_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>238</Best-caseLatency>
                    <Average-caseLatency>238</Average-caseLatency>
                    <Worst-caseLatency>238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.904 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.904 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>236</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>1.888 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_50_p2" SOURCE="receiver.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>238</Best-caseLatency>
                    <Average-caseLatency>238</Average-caseLatency>
                    <Worst-caseLatency>238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.904 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.904 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>236</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>1.888 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_50_p2" SOURCE="receiver.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>244</Best-caseLatency>
                    <Average-caseLatency>244</Average-caseLatency>
                    <Worst-caseLatency>244</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>244</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>240</TripCount>
                        <Latency>242</Latency>
                        <AbsoluteTimeLatency>1.936 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>62</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <FF>2181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1368_p2" SOURCE="receiver.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_1374_p2" SOURCE="receiver.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_1_U" SOURCE="" URAM="0" VARIABLE="samples_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_0_U" SOURCE="" URAM="0" VARIABLE="samples_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_1_U" SOURCE="" URAM="0" VARIABLE="samples_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_0_U" SOURCE="" URAM="0" VARIABLE="samples_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_2_U" SOURCE="" URAM="0" VARIABLE="samples_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_2_U" SOURCE="" URAM="0" VARIABLE="samples_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_3_U" SOURCE="" URAM="0" VARIABLE="samples_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_3_U" SOURCE="" URAM="0" VARIABLE="samples_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_4_U" SOURCE="" URAM="0" VARIABLE="samples_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_4_U" SOURCE="" URAM="0" VARIABLE="samples_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_5_U" SOURCE="" URAM="0" VARIABLE="samples_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_5_U" SOURCE="" URAM="0" VARIABLE="samples_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_6_U" SOURCE="" URAM="0" VARIABLE="samples_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_6_U" SOURCE="" URAM="0" VARIABLE="samples_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_7_U" SOURCE="" URAM="0" VARIABLE="samples_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_7_U" SOURCE="" URAM="0" VARIABLE="samples_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_8_U" SOURCE="" URAM="0" VARIABLE="samples_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_8_U" SOURCE="" URAM="0" VARIABLE="samples_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_9_U" SOURCE="" URAM="0" VARIABLE="samples_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_9_U" SOURCE="" URAM="0" VARIABLE="samples_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_10_U" SOURCE="" URAM="0" VARIABLE="samples_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_10_U" SOURCE="" URAM="0" VARIABLE="samples_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_12_U" SOURCE="" URAM="0" VARIABLE="samples_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_12_U" SOURCE="" URAM="0" VARIABLE="samples_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_13_U" SOURCE="" URAM="0" VARIABLE="samples_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_13_U" SOURCE="" URAM="0" VARIABLE="samples_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_14_U" SOURCE="" URAM="0" VARIABLE="samples_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_14_U" SOURCE="" URAM="0" VARIABLE="samples_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_15_U" SOURCE="" URAM="0" VARIABLE="samples_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_15_U" SOURCE="" URAM="0" VARIABLE="samples_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_16_U" SOURCE="" URAM="0" VARIABLE="samples_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_16_U" SOURCE="" URAM="0" VARIABLE="samples_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_17_U" SOURCE="" URAM="0" VARIABLE="samples_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_17_U" SOURCE="" URAM="0" VARIABLE="samples_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_18_U" SOURCE="" URAM="0" VARIABLE="samples_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_18_U" SOURCE="" URAM="0" VARIABLE="samples_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_19_U" SOURCE="" URAM="0" VARIABLE="samples_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_19_U" SOURCE="" URAM="0" VARIABLE="samples_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_20_U" SOURCE="" URAM="0" VARIABLE="samples_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_20_U" SOURCE="" URAM="0" VARIABLE="samples_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_21_U" SOURCE="" URAM="0" VARIABLE="samples_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_21_U" SOURCE="" URAM="0" VARIABLE="samples_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_22_U" SOURCE="" URAM="0" VARIABLE="samples_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_22_U" SOURCE="" URAM="0" VARIABLE="samples_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_23_U" SOURCE="" URAM="0" VARIABLE="samples_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_23_U" SOURCE="" URAM="0" VARIABLE="samples_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_24_U" SOURCE="" URAM="0" VARIABLE="samples_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_24_U" SOURCE="" URAM="0" VARIABLE="samples_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_25_U" SOURCE="" URAM="0" VARIABLE="samples_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_25_U" SOURCE="" URAM="0" VARIABLE="samples_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_26_U" SOURCE="" URAM="0" VARIABLE="samples_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_26_U" SOURCE="" URAM="0" VARIABLE="samples_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_27_U" SOURCE="" URAM="0" VARIABLE="samples_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_27_U" SOURCE="" URAM="0" VARIABLE="samples_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_28_U" SOURCE="" URAM="0" VARIABLE="samples_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_28_U" SOURCE="" URAM="0" VARIABLE="samples_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_29_U" SOURCE="" URAM="0" VARIABLE="samples_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_29_U" SOURCE="" URAM="0" VARIABLE="samples_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_30_U" SOURCE="" URAM="0" VARIABLE="samples_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_30_U" SOURCE="" URAM="0" VARIABLE="samples_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_31_U" SOURCE="" URAM="0" VARIABLE="samples_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_31_U" SOURCE="" URAM="0" VARIABLE="samples_Q_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.208 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.208 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.208 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_79_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>24</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.192 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1249</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1079</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_642_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_692_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_742_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_3_fu_792_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_4_fu_842_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_5_fu_892_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_6_fu_942_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_7_fu_992_p2" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="add_ln81_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_91_3</Name>
            <Loops>
                <VITIS_LOOP_91_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_3>
                        <Name>VITIS_LOOP_91_3</Name>
                        <Slack>5.84</Slack>
                        <TripCount>24</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.224 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>152</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U22" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U23" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U24" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U25" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U26" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U27" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U28" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U29" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U30" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U31" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U32" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U33" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U34" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U35" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_15s_18s_33_4_1_U36" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_15s_33_4_1_U37" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_761_p2" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="h_V_U" SOURCE="" URAM="0" VARIABLE="h_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_100_4</Name>
            <Loops>
                <VITIS_LOOP_100_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_4>
                        <Name>VITIS_LOOP_100_4</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_100_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>309</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>469</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_813_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_827_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_841_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_3_fu_855_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_869_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_5_fu_883_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_897_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_911_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_8_fu_925_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_939_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_10_fu_953_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_11_fu_967_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_981_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_13_fu_995_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_14_fu_1009_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_15_fu_1023_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_794_p2" SOURCE="receiver.cpp:100" URAM="0" VARIABLE="add_ln100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_111_5</Name>
            <Loops>
                <VITIS_LOOP_111_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_5>
                        <Name>VITIS_LOOP_111_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>466</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_805_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_19_fu_811_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_20_fu_817_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_823_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_829_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_23_fu_835_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_24_fu_841_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_25_fu_847_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_26_fu_853_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_27_fu_859_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_28_fu_865_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_871_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_30_fu_877_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_31_fu_883_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_32_fu_889_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_33_fu_895_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_794_p2" SOURCE="receiver.cpp:111" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_118_6</Name>
            <Loops>
                <VITIS_LOOP_118_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.506</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.216 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.216 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.216 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_6>
                        <Name>VITIS_LOOP_118_6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>260</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="filt_3_I_V_d0" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="filt_3_Q_V_d0" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_356_p2" SOURCE="receiver.cpp:118" URAM="0" VARIABLE="add_ln118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_124_7</Name>
            <Loops>
                <VITIS_LOOP_124_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_124_7>
                        <Name>VITIS_LOOP_124_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_124_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>115</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_36_fu_173_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_37_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_162_p2" SOURCE="receiver.cpp:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_130_8</Name>
            <Loops>
                <VITIS_LOOP_130_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_130_8>
                        <Name>VITIS_LOOP_130_8</Name>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_130_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>114</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_38_fu_173_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_39_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_162_p2" SOURCE="receiver.cpp:130" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_136_9</Name>
            <Loops>
                <VITIS_LOOP_136_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_9>
                        <Name>VITIS_LOOP_136_9</Name>
                        <Slack>5.84</Slack>
                        <TripCount>3</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_9" OPTYPE="add" PRAGMA="" RTLNAME="filt_6_I_V_1_4_fu_239_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="filt_6_I_V_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_9" OPTYPE="add" PRAGMA="" RTLNAME="filt_6_Q_V_1_4_fu_255_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="filt_6_Q_V_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_228_p2" SOURCE="receiver.cpp:136" URAM="0" VARIABLE="add_ln136"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_148_10</Name>
            <Loops>
                <VITIS_LOOP_148_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>244</Best-caseLatency>
                    <Average-caseLatency>244</Average-caseLatency>
                    <Worst-caseLatency>244</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>244</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_148_10>
                        <Name>VITIS_LOOP_148_10</Name>
                        <Slack>5.84</Slack>
                        <TripCount>240</TripCount>
                        <Latency>242</Latency>
                        <AbsoluteTimeLatency>1.936 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_148_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_148_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_1368_p2" SOURCE="receiver.cpp:150" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_148_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_1374_p2" SOURCE="receiver.cpp:150" URAM="0" VARIABLE="add_ln150_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_165_11</Name>
            <Loops>
                <VITIS_LOOP_165_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_11>
                        <Name>VITIS_LOOP_165_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>35</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_165_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>4501</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>3408</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_4695_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U240" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U241" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_4770_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U242" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U243" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_4791_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U244" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U245" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_3_fu_4812_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U246" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U247" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_4_fu_4833_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U248" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U249" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_5_fu_4854_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U250" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U251" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_6_fu_4875_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U252" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U253" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_7_fu_4896_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U254" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U255" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_8_fu_4917_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U256" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U257" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_9_fu_4938_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U258" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U259" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_10_fu_4959_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U260" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U261" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_11_fu_4980_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U262" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U263" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_12_fu_5001_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U264" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U265" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_13_fu_5022_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U266" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U267" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_14_fu_5043_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U268" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U269" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_15_fu_5064_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U270" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U271" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_16_fu_5085_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U272" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U273" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_17_fu_5106_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U274" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U275" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_18_fu_5127_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U276" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U277" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_19_fu_5148_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U278" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U279" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_5169_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_20_fu_5175_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U280" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U281" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_5212_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_21_fu_5218_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U282" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U283" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_2_fu_5255_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_22_fu_5261_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U284" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U285" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_3_fu_5298_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_23_fu_5304_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U286" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U287" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_4_fu_5341_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_24_fu_5347_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U288" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U289" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_5_fu_5384_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_25_fu_5390_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U290" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U291" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_6_fu_5427_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_26_fu_5433_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U292" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U293" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_7_fu_5470_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_27_fu_5476_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U294" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U295" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_8_fu_5513_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_28_fu_5519_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U296" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U297" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_9_fu_5556_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_29_fu_5562_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U298" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U299" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_10_fu_5599_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_30_fu_5605_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U300" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U301" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_11_fu_5642_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_31_fu_5648_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U302" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U303" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_32_fu_5685_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1271_fu_5696_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271" URAM="0" VARIABLE="add_ln1271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U304" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U305" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_12_fu_5718_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_33_fu_5724_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U306" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U307" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_13_fu_5761_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_34_fu_5767_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U308" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U309" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_14_fu_5804_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_35_fu_5810_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U310" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U311" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_15_fu_5847_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_36_fu_5853_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U312" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U313" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_16_fu_5890_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_37_fu_5896_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U314" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U315" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_17_fu_5933_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_38_fu_5939_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U316" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U317" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_18_fu_5976_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_39_fu_5982_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U318" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U319" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_19_fu_6019_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_40_fu_6025_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U320" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U321" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_20_fu_6062_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_41_fu_6068_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U322" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U323" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_21_fu_6105_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_42_fu_6111_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U324" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U325" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_22_fu_6148_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_43_fu_6154_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U326" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U327" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_23_fu_6191_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_44_fu_6197_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U328" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U329" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_24_fu_6234_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_45_fu_6240_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U330" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U331" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_25_fu_6277_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_46_fu_6283_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U332" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U333" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_26_fu_6320_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_47_fu_6326_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U334" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U335" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_27_fu_6363_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_48_fu_6369_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U336" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U337" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_28_fu_6406_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_49_fu_6412_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U338" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U339" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_29_fu_6449_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_50_fu_6455_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U340" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U341" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_30_fu_6492_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_51_fu_6498_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U342" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U343" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_31_fu_6535_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_52_fu_6541_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U344" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U345" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_32_fu_6578_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_53_fu_6584_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U346" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U347" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_33_fu_6621_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_54_fu_6627_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U348" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U349" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_34_fu_6664_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_55_fu_6670_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U350" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U351" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_35_fu_6707_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_56_fu_6713_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U352" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U353" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_36_fu_6750_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_57_fu_6756_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U354" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U355" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_37_fu_6793_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_58_fu_6799_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U356" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U357" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_38_fu_6836_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_59_fu_6842_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U358" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U359" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_39_fu_6879_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_60_fu_6885_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U360" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U361" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_40_fu_6922_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_61_fu_6928_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U362" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U363" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_41_fu_6965_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_62_fu_6971_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U364" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U365" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_42_fu_7008_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_63_fu_7014_p2" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="add_ln167_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_18s_34_4_1_U366" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_16s_34_4_1_U367" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_43_fu_7051_p2" SOURCE="receiver.cpp:165" URAM="0" VARIABLE="add_ln165_43"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="preamble_upsampled_V_U" SOURCE="" URAM="0" VARIABLE="preamble_upsampled_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_177_12</Name>
            <Loops>
                <VITIS_LOOP_177_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.304 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.304 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.304 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_12>
                        <Name>VITIS_LOOP_177_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>35</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_177_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1662</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_3083_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_3089_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_3095_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_3_fu_3101_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_3107_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_5_fu_3113_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_3119_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_3125_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_8_fu_3131_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_3137_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_10_fu_3143_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_11_fu_3149_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_3155_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_13_fu_3161_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_14_fu_3167_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_15_fu_3173_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_16_fu_3179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_3185_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_3191_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_19_fu_3197_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_20_fu_3203_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_3209_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_3215_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_23_fu_3221_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_24_fu_3227_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_25_fu_3233_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_26_fu_3239_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_27_fu_3245_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_28_fu_3251_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_3257_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_30_fu_3263_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_31_fu_3269_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_32_fu_3275_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_33_fu_3281_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_34_fu_3287_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_35_fu_3293_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_36_fu_3299_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_37_fu_3305_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_38_fu_3311_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_39_fu_3317_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_40_fu_3323_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_41_fu_3329_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_42_fu_3335_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_43_fu_3341_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_44_fu_3347_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_45_fu_3353_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_46_fu_3359_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_47_fu_3365_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_48_fu_3371_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_49_fu_3377_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_50_fu_3383_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_51_fu_3389_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_52_fu_3395_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_53_fu_3401_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_54_fu_3407_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_55_fu_3413_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_56_fu_3419_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_57_fu_3425_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_58_fu_3431_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_59_fu_3437_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_60_fu_3443_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_61_fu_3449_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_62_fu_3455_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_63_fu_3461_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_3072_p2" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_187_13</Name>
            <Loops>
                <VITIS_LOOP_187_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_187_13>
                        <Name>VITIS_LOOP_187_13</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_187_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1245</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1742</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_2937_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_75_fu_2951_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_76_fu_2965_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_77_fu_2979_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_78_fu_2993_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_79_fu_3007_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_80_fu_3021_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_81_fu_3035_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_82_fu_3049_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_83_fu_3063_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_84_fu_3077_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_85_fu_3091_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_86_fu_3105_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_87_fu_3119_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_88_fu_3133_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_89_fu_3147_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_90_fu_3161_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_91_fu_3175_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_92_fu_3189_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_93_fu_3203_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_94_fu_3217_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_95_fu_3231_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_96_fu_3245_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_97_fu_3259_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_98_fu_3273_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_99_fu_3287_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_100_fu_3301_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_101_fu_3315_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_102_fu_3329_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_103_fu_3343_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_104_fu_3357_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_105_fu_3371_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_106_fu_3385_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_107_fu_3399_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_108_fu_3413_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_109_fu_3427_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_110_fu_3441_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_111_fu_3455_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_112_fu_3469_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_113_fu_3483_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_114_fu_3497_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_115_fu_3511_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_116_fu_3525_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_117_fu_3539_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_118_fu_3553_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_119_fu_3567_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_120_fu_3581_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_121_fu_3595_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_122_fu_3609_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_123_fu_3623_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_124_fu_3637_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_125_fu_3651_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_126_fu_3665_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_127_fu_3679_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_128_fu_3693_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_129_fu_3707_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_130_fu_3721_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_131_fu_3735_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_132_fu_3749_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_133_fu_3763_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_134_fu_3777_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_135_fu_3791_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_136_fu_3805_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_137_fu_3819_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_2918_p2" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="add_ln187"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_197_14</Name>
            <Loops>
                <VITIS_LOOP_197_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.304 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.304 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.304 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_197_14>
                        <Name>VITIS_LOOP_197_14</Name>
                        <Slack>5.84</Slack>
                        <TripCount>35</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_197_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1400</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1387_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_60_fu_1415_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_61_fu_1443_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_62_fu_1471_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_63_fu_1499_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_64_fu_1527_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_65_fu_1555_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_66_fu_1583_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_67_fu_1611_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_68_fu_1639_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_69_fu_1667_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_70_fu_1695_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_71_fu_1723_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_72_fu_1751_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_73_fu_1779_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_74_fu_1807_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_1354_p2" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="add_ln197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_207_15</Name>
            <Loops>
                <VITIS_LOOP_207_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_207_15>
                        <Name>VITIS_LOOP_207_15</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_207_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>459</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>622</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_821_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_45_fu_835_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_849_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_47_fu_863_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_48_fu_877_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_49_fu_891_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_50_fu_905_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_51_fu_919_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_52_fu_933_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_53_fu_947_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_54_fu_961_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_55_fu_975_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_56_fu_989_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_57_fu_1003_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_58_fu_1017_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_59_fu_1031_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_802_p2" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="add_ln207"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_217_16</Name>
            <Loops>
                <VITIS_LOOP_217_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.726</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_217_16>
                        <Name>VITIS_LOOP_217_16</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_217_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>250</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>352</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_467_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_38_fu_481_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_39_fu_495_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_40_fu_509_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_523_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_42_fu_537_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_43_fu_551_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_565_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_217_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_448_p2" SOURCE="receiver.cpp:217" URAM="0" VARIABLE="add_ln217"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_227_17</Name>
            <Loops>
                <VITIS_LOOP_227_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_227_17>
                        <Name>VITIS_LOOP_227_17</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_227_17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>141</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_17" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_279_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_17" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_293_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_17" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_36_fu_307_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_17" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_37_fu_321_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_260_p2" SOURCE="receiver.cpp:227" URAM="0" VARIABLE="add_ln227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_235_18</Name>
            <Loops>
                <VITIS_LOOP_235_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.785</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_235_18>
                        <Name>VITIS_LOOP_235_18</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_235_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_18" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_175_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_18" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_fu_189_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_156_p2" SOURCE="receiver.cpp:235" URAM="0" VARIABLE="add_ln235"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_244_19</Name>
            <Loops>
                <VITIS_LOOP_244_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_244_19>
                        <Name>VITIS_LOOP_244_19</Name>
                        <Slack>5.84</Slack>
                        <TripCount>8</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>72.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_244_19>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_19" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_189_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_19" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_203_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_170_p2" SOURCE="receiver.cpp:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_253_20</Name>
            <Loops>
                <VITIS_LOOP_253_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_253_20>
                        <Name>VITIS_LOOP_253_20</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_253_20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>254</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_253_20" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_289_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_253_20" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_32_fu_328_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_253_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_270_p2" SOURCE="receiver.cpp:253" URAM="0" VARIABLE="add_ln253"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_260_21</Name>
            <Loops>
                <VITIS_LOOP_260_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.556</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_260_21>
                        <Name>VITIS_LOOP_260_21</Name>
                        <Slack>5.84</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_260_21>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_260_21" OPTYPE="add" PRAGMA="" RTLNAME="arr_10_I_V_0_fu_228_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="arr_10_I_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_260_21" OPTYPE="add" PRAGMA="" RTLNAME="arr_10_Q_V_0_fu_270_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="arr_10_Q_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_260_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_292_p2" SOURCE="receiver.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_281_22</Name>
            <Loops>
                <VITIS_LOOP_281_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>124</Best-caseLatency>
                    <Average-caseLatency>124</Average-caseLatency>
                    <Worst-caseLatency>124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.992 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.992 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.992 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_281_22>
                        <Name>VITIS_LOOP_281_22</Name>
                        <Slack>5.84</Slack>
                        <TripCount>14</TripCount>
                        <Latency>122</Latency>
                        <AbsoluteTimeLatency>0.976 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_281_22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>1429</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1074</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1063" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1067" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1067" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1068" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1064" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1068" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_fu_691_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1065" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1069" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1069" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1070" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1066" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1070" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_1_fu_719_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1071" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1075" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1075" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1076" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1072" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1076" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_2_fu_730_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1073" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1077" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1077" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1078" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1074" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1078" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_3_fu_757_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1079" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1083" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1083" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1084" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1080" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1084" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_4_fu_768_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1081" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1085" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1085" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1086" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1082" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1086" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_5_fu_795_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1087" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1091" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1091" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1092" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1088" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1092" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_6_fu_806_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1089" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1093" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1093" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1094" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1090" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1094" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_7_fu_833_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1095" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1099" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1099" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1100" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1096" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1100" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_8_fu_844_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1097" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1101" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1101" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1102" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1098" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1102" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_9_fu_932_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1103" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1104" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_10_fu_943_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1105" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1109" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1109" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1110" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1110" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_11_fu_1043_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1111" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1115" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1115" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1112" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_12_fu_1054_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1113" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1117" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1117" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1118" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1114" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1118" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_13_fu_1143_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1119" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1123" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1123" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1120" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1273_14_fu_1154_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="add_ln1273_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1121" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="mul_ln1348_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1126" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="mul_ln813_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24s_18s_40_4_1_U1122" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1126" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_1165_p2" SOURCE="receiver.cpp:287" URAM="0" VARIABLE="add_ln287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_1495_p2" SOURCE="receiver.cpp:281" URAM="0" VARIABLE="add_ln281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_292_23</Name>
            <Loops>
                <VITIS_LOOP_292_23/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>226</Best-caseLatency>
                    <Average-caseLatency>226</Average-caseLatency>
                    <Worst-caseLatency>226</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.808 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.808 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.808 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>226</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_292_23>
                        <Name>VITIS_LOOP_292_23</Name>
                        <Slack>5.84</Slack>
                        <TripCount>224</TripCount>
                        <Latency>224</Latency>
                        <AbsoluteTimeLatency>1.792 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_292_23>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_235_p2" SOURCE="receiver.cpp:292" URAM="0" VARIABLE="add_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.745</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>660</Best-caseLatency>
                    <Average-caseLatency>837</Average-caseLatency>
                    <Worst-caseLatency>1013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>661 ~ 1014</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>264</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>94</UTIL_BRAM>
                    <DSP>212</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>96</UTIL_DSP>
                    <FF>28403</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>40328</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>75</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="real_output_U" SOURCE="receiver.cpp:50" URAM="0" VARIABLE="real_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="imag_output_U" SOURCE="receiver.cpp:51" URAM="0" VARIABLE="imag_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_8_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_9_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_10_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_11_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_12_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_13_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_V_14_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_8_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_9_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_10_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_11_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_12_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_13_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_V_14_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_8_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_9_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_10_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_11_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_12_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_13_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_V_14_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_8_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_9_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_10_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_11_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_12_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_13_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_V_14_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_1_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_2_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_3_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_4_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_5_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_6_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_V_7_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_2_I_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_1_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_2_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_3_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_4_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_5_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_6_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_V_7_U" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="filt_2_Q_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_I_V_U" SOURCE="receiver.cpp:116" URAM="0" VARIABLE="filt_3_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_Q_V_U" SOURCE="receiver.cpp:117" URAM="0" VARIABLE="filt_3_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_I_V_U" SOURCE="receiver.cpp:122" URAM="0" VARIABLE="filt_4_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_Q_V_U" SOURCE="receiver.cpp:123" URAM="0" VARIABLE="filt_4_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_5_I_V_U" SOURCE="receiver.cpp:128" URAM="0" VARIABLE="filt_5_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_5_Q_V_U" SOURCE="receiver.cpp:129" URAM="0" VARIABLE="filt_5_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_1_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_2_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_3_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_4_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_5_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_6_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_7_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_8_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_9_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_10_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_11_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_12_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_13_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_14_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_15_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_16_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_17_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_18_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_19_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_20_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_21_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_22_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_23_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_24_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_25_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_26_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_27_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_28_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_29_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_30_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_31_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_32_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_33_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_34_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_35_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_36_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_37_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_38_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_39_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_40_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_41_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_42_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_43_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_44_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_45_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_46_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_47_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_48_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_49_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_50_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_51_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_52_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_53_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_54_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_55_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_56_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_57_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_58_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_59_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_60_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_61_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_62_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_V_63_U" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="arr_I_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_1_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_2_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_3_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_4_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_5_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_6_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_7_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_8_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_9_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_10_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_11_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_12_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_13_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_14_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_15_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_16_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_17_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_18_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_19_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_20_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_21_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_22_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_23_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_24_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_25_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_26_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_27_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_28_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_29_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_30_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_31_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_32_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_33_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_34_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_35_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_36_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_37_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_38_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_39_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_40_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_41_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_42_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_43_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_44_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_45_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_46_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_47_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_48_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_49_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_50_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_51_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_52_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_53_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_54_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_55_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_56_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_57_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_58_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_59_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_60_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_61_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_62_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_V_63_U" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="arr_Q_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_1_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_2_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_3_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_4_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_5_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_6_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_7_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_8_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_9_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_10_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_11_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_12_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_13_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_14_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_15_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_16_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_17_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_18_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_19_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_20_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_21_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_22_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_23_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_24_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_25_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_26_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_27_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_28_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_29_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_30_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_V_31_U" SOURCE="receiver.cpp:172" URAM="0" VARIABLE="arr_1_I_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_1_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_2_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_3_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_4_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_5_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_6_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_7_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_8_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_9_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_10_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_11_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_12_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_13_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_14_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_15_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_16_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_17_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_18_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_19_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_20_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_21_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_22_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_23_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_24_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_25_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_26_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_27_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_28_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_29_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_30_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_V_31_U" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="arr_1_Q_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_1_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_2_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_3_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_4_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_5_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_6_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_7_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_8_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_9_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_10_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_11_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_12_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_13_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_14_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_15_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_16_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_17_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_18_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_19_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_20_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_21_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_22_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_23_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_24_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_25_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_26_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_27_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_28_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_29_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_30_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_V_31_U" SOURCE="receiver.cpp:182" URAM="0" VARIABLE="arr_2_I_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_1_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_2_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_3_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_4_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_5_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_6_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_7_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_8_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_9_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_10_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_11_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_12_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_13_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_14_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_15_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_16_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_17_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_18_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_19_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_20_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_21_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_22_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_23_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_24_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_25_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_26_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_27_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_28_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_29_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_30_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_V_31_U" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="arr_2_Q_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_1_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_2_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_3_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_4_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_5_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_6_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_V_7_U" SOURCE="receiver.cpp:192" URAM="0" VARIABLE="arr_3_I_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_1_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_2_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_3_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_4_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_5_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_6_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_V_7_U" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="arr_3_Q_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_1_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_2_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_3_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_4_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_5_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_6_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_V_7_U" SOURCE="receiver.cpp:202" URAM="0" VARIABLE="arr_4_I_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_1_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_2_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_3_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_4_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_5_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_6_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_V_7_U" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="arr_4_Q_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_V_U" SOURCE="receiver.cpp:212" URAM="0" VARIABLE="arr_5_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_V_1_U" SOURCE="receiver.cpp:212" URAM="0" VARIABLE="arr_5_I_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_V_2_U" SOURCE="receiver.cpp:212" URAM="0" VARIABLE="arr_5_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_V_3_U" SOURCE="receiver.cpp:212" URAM="0" VARIABLE="arr_5_I_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_V_U" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="arr_5_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_V_1_U" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="arr_5_Q_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_V_2_U" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="arr_5_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_V_3_U" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="arr_5_Q_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_I_V_U" SOURCE="receiver.cpp:222" URAM="0" VARIABLE="arr_6_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_I_V_2_U" SOURCE="receiver.cpp:222" URAM="0" VARIABLE="arr_6_I_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_Q_V_U" SOURCE="receiver.cpp:223" URAM="0" VARIABLE="arr_6_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_Q_V_2_U" SOURCE="receiver.cpp:223" URAM="0" VARIABLE="arr_6_Q_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_I_V_U" SOURCE="receiver.cpp:232" URAM="0" VARIABLE="arr_7_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_Q_V_U" SOURCE="receiver.cpp:233" URAM="0" VARIABLE="arr_7_Q_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_8_I_V_U" SOURCE="receiver.cpp:241" URAM="0" VARIABLE="arr_8_I_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_8_Q_V_U" SOURCE="receiver.cpp:242" URAM="0" VARIABLE="arr_8_Q_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_34_4_1_U1161" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_18s_34_4_1_U1162" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_4078_p2" SOURCE="receiver.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_16_fu_4141_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_4151_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_4203_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_64_fu_4213_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_65_fu_4222_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_66_fu_4231_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_I_V_fu_4281_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="corr_accum_I_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_Q_V_fu_4287_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="corr_accum_Q_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_3_1_U1159" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_3_1_U1160" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_4317_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1099_fu_4357_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1099" URAM="0" VARIABLE="sub_ln1099"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_4371_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1099" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1102_fu_4392_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102" URAM="0" VARIABLE="sub_ln1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1109_fu_4424_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1109" URAM="0" VARIABLE="add_ln1109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1110_fu_4429_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1110" URAM="0" VARIABLE="sub_ln1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_1_fu_4513_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1116" URAM="0" VARIABLE="m_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_coefficients_table_V_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_coefficients_table_V_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_11_U" SOURCE="" URAM="0" VARIABLE="samples_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_11_U" SOURCE="" URAM="0" VARIABLE="samples_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_7_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_0_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_7_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_0_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_6_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_6_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_5_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_5_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_4_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_4_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_3_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_3_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_2_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_2_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_1_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_1_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_1_U" SOURCE="" URAM="0" VARIABLE="matched_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_0_U" SOURCE="" URAM="0" VARIABLE="matched_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_1_U" SOURCE="" URAM="0" VARIABLE="matched_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_0_U" SOURCE="" URAM="0" VARIABLE="matched_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_2_U" SOURCE="" URAM="0" VARIABLE="matched_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_2_U" SOURCE="" URAM="0" VARIABLE="matched_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_3_U" SOURCE="" URAM="0" VARIABLE="matched_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_3_U" SOURCE="" URAM="0" VARIABLE="matched_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_4_U" SOURCE="" URAM="0" VARIABLE="matched_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_4_U" SOURCE="" URAM="0" VARIABLE="matched_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_5_U" SOURCE="" URAM="0" VARIABLE="matched_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_5_U" SOURCE="" URAM="0" VARIABLE="matched_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_6_U" SOURCE="" URAM="0" VARIABLE="matched_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_6_U" SOURCE="" URAM="0" VARIABLE="matched_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_7_U" SOURCE="" URAM="0" VARIABLE="matched_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_7_U" SOURCE="" URAM="0" VARIABLE="matched_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_8_U" SOURCE="" URAM="0" VARIABLE="matched_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_8_U" SOURCE="" URAM="0" VARIABLE="matched_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_9_U" SOURCE="" URAM="0" VARIABLE="matched_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_9_U" SOURCE="" URAM="0" VARIABLE="matched_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_10_U" SOURCE="" URAM="0" VARIABLE="matched_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_10_U" SOURCE="" URAM="0" VARIABLE="matched_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_11_U" SOURCE="" URAM="0" VARIABLE="matched_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_11_U" SOURCE="" URAM="0" VARIABLE="matched_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_12_U" SOURCE="" URAM="0" VARIABLE="matched_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_12_U" SOURCE="" URAM="0" VARIABLE="matched_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_13_U" SOURCE="" URAM="0" VARIABLE="matched_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_13_U" SOURCE="" URAM="0" VARIABLE="matched_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_14_U" SOURCE="" URAM="0" VARIABLE="matched_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_14_U" SOURCE="" URAM="0" VARIABLE="matched_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_15_U" SOURCE="" URAM="0" VARIABLE="matched_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_15_U" SOURCE="" URAM="0" VARIABLE="matched_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_16_U" SOURCE="" URAM="0" VARIABLE="matched_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_16_U" SOURCE="" URAM="0" VARIABLE="matched_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_17_U" SOURCE="" URAM="0" VARIABLE="matched_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_17_U" SOURCE="" URAM="0" VARIABLE="matched_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_18_U" SOURCE="" URAM="0" VARIABLE="matched_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_18_U" SOURCE="" URAM="0" VARIABLE="matched_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_19_U" SOURCE="" URAM="0" VARIABLE="matched_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_19_U" SOURCE="" URAM="0" VARIABLE="matched_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_20_U" SOURCE="" URAM="0" VARIABLE="matched_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_20_U" SOURCE="" URAM="0" VARIABLE="matched_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_21_U" SOURCE="" URAM="0" VARIABLE="matched_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_21_U" SOURCE="" URAM="0" VARIABLE="matched_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_22_U" SOURCE="" URAM="0" VARIABLE="matched_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_22_U" SOURCE="" URAM="0" VARIABLE="matched_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_23_U" SOURCE="" URAM="0" VARIABLE="matched_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_23_U" SOURCE="" URAM="0" VARIABLE="matched_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_24_U" SOURCE="" URAM="0" VARIABLE="matched_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_24_U" SOURCE="" URAM="0" VARIABLE="matched_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_25_U" SOURCE="" URAM="0" VARIABLE="matched_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_25_U" SOURCE="" URAM="0" VARIABLE="matched_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_26_U" SOURCE="" URAM="0" VARIABLE="matched_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_26_U" SOURCE="" URAM="0" VARIABLE="matched_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_27_U" SOURCE="" URAM="0" VARIABLE="matched_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_27_U" SOURCE="" URAM="0" VARIABLE="matched_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_28_U" SOURCE="" URAM="0" VARIABLE="matched_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_28_U" SOURCE="" URAM="0" VARIABLE="matched_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_29_U" SOURCE="" URAM="0" VARIABLE="matched_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_29_U" SOURCE="" URAM="0" VARIABLE="matched_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_30_U" SOURCE="" URAM="0" VARIABLE="matched_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_30_U" SOURCE="" URAM="0" VARIABLE="matched_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_31_U" SOURCE="" URAM="0" VARIABLE="matched_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_31_U" SOURCE="" URAM="0" VARIABLE="matched_Q_31"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_r" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_i" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_i" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_q" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_q" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:input_r:output_i:output_q</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TDEST</port>
                <port>input_r_TID</port>
                <port>input_r_TKEEP</port>
                <port>input_r_TLAST</port>
                <port>input_r_TREADY</port>
                <port>input_r_TSTRB</port>
                <port>input_r_TUSER</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="input_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_i" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="output_i_">
            <ports>
                <port>output_i_TDATA</port>
                <port>output_i_TDEST</port>
                <port>output_i_TID</port>
                <port>output_i_TKEEP</port>
                <port>output_i_TLAST</port>
                <port>output_i_TREADY</port>
                <port>output_i_TSTRB</port>
                <port>output_i_TUSER</port>
                <port>output_i_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_q" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="output_q_">
            <ports>
                <port>output_q_TDATA</port>
                <port>output_q_TDEST</port>
                <port>output_q_TID</port>
                <port>output_q_TKEEP</port>
                <port>output_q_TLAST</port>
                <port>output_q_TREADY</port>
                <port>output_q_TSTRB</port>
                <port>output_q_TUSER</port>
                <port>output_q_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output_q"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="input_r">both, 32, 6, 5, 4, 1, 1, 4, 2, 1, </column>
                    <column name="output_i">both, 32, 6, 5, 4, 1, 1, 4, 2, 1, </column>
                    <column name="output_q">both, 32, 6, 5, 4, 1, 1, 4, 2, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_r">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_i">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_q">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input_r">input_r, interface, , </column>
                    <column name="output_i">output_i, interface, , </column>
                    <column name="output_q">output_q, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="receiver.cpp:32" status="valid" parentFunction="receiver" variable="samples_I" isDirective="0" options="variable=samples_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:33" status="valid" parentFunction="receiver" variable="samples_Q" isDirective="0" options="variable=samples_Q type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:34" status="valid" parentFunction="receiver" variable="matched_I" isDirective="0" options="variable=matched_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:35" status="valid" parentFunction="receiver" variable="matched_Q" isDirective="0" options="variable=matched_Q type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:36" status="valid" parentFunction="receiver" variable="delay_line_I" isDirective="0" options="variable=delay_line_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:37" status="valid" parentFunction="receiver" variable="delay_line_Q" isDirective="0" options="variable=delay_line_Q type=cyclic factor=8"/>
        <Pragma type="interface" location="receiver.cpp:40" status="valid" parentFunction="receiver" variable="input_r,output_i,output_q" isDirective="0" options="mode=axis port=input_r,output_i,output_q"/>
        <Pragma type="interface" location="receiver.cpp:41" status="valid" parentFunction="receiver" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="unroll" location="receiver.cpp:69" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:80" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:89" status="valid" parentFunction="receiver" variable="filt_I" isDirective="0" options="variable=filt_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:90" status="valid" parentFunction="receiver" variable="filt_Q" isDirective="0" options="variable=filt_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:92" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:98" status="valid" parentFunction="receiver" variable="filt_1_I" isDirective="0" options="variable=filt_1_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:99" status="valid" parentFunction="receiver" variable="filt_1_Q" isDirective="0" options="variable=filt_1_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:101" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:109" status="valid" parentFunction="receiver" variable="filt_2_I" isDirective="0" options="variable=filt_2_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:110" status="valid" parentFunction="receiver" variable="filt_2_Q" isDirective="0" options="variable=filt_2_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:112" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:149" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:163" status="valid" parentFunction="receiver" variable="arr_I" isDirective="0" options="variable=arr_I type=cyclic factor=64"/>
        <Pragma type="array_partition" location="receiver.cpp:164" status="valid" parentFunction="receiver" variable="arr_Q" isDirective="0" options="variable=arr_Q type=cyclic factor=64"/>
        <Pragma type="unroll" location="receiver.cpp:166" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=64"/>
        <Pragma type="array_partition" location="receiver.cpp:174" status="valid" parentFunction="receiver" variable="arr_1_I" isDirective="0" options="variable=arr_1_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:175" status="valid" parentFunction="receiver" variable="arr_1_Q" isDirective="0" options="variable=arr_1_Q type=cyclic factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:178" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:184" status="valid" parentFunction="receiver" variable="arr_2_I" isDirective="0" options="variable=arr_2_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:185" status="valid" parentFunction="receiver" variable="arr_2_Q" isDirective="0" options="variable=arr_2_Q type=cyclic factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:188" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:194" status="valid" parentFunction="receiver" variable="arr_3_I" isDirective="0" options="variable=arr_3_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:195" status="valid" parentFunction="receiver" variable="arr_3_Q" isDirective="0" options="variable=arr_3_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:198" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:204" status="valid" parentFunction="receiver" variable="arr_4_I" isDirective="0" options="variable=arr_4_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:205" status="valid" parentFunction="receiver" variable="arr_4_Q" isDirective="0" options="variable=arr_4_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:208" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:214" status="valid" parentFunction="receiver" variable="arr_5_I" isDirective="0" options="variable=arr_5_I type=cyclic factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:215" status="valid" parentFunction="receiver" variable="arr_5_Q" isDirective="0" options="variable=arr_5_Q type=cyclic factor=4"/>
        <Pragma type="unroll" location="receiver.cpp:218" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:224" status="valid" parentFunction="receiver" variable="arr_6_I" isDirective="0" options="variable=arr_6_I type=cyclic factor=2"/>
        <Pragma type="array_partition" location="receiver.cpp:225" status="valid" parentFunction="receiver" variable="arr_6_Q" isDirective="0" options="variable=arr_6_Q type=cyclic factor=2"/>
        <Pragma type="unroll" location="receiver.cpp:228" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="receiver.cpp:282" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
    </PragmaReport>
</profile>

