I:/College/ECE_552/project/demo1/verilog/Processor_Control/Processor_Control.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/Processor_Control/Processor_Control.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Processor_Control

Top level modules:
	Processor_Control

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/Bit1Mux4_1.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/Bit1Mux4_1.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bit1_Mux4_1

Top level modules:
	Bit1_Mux4_1

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_1.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_1.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_Shifter_1

Top level modules:
	ALU_Shifter_1

} {} {}} I:/College/ECE_552/project/demo1/verilog/Extender/Bit8_SExt.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/Extender/Bit8_SExt.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bits8_SExt

Top level modules:
	Bits8_SExt

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_2.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_2.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_Shifter_2

Top level modules:
	ALU_Shifter_2

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_4.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_4.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_Shifter_4

Top level modules:
	ALU_Shifter_4

} {} {}} I:/College/ECE_552/project/demo1/verilog/proc_hier.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/proc_hier.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {I:/College/ECE_552/project/demo1/verilog/Register File/dff.v} {1 {vlog -work work -vopt -stats=none {I:/College/ECE_552/project/demo1/verilog/Register File/dff.v}
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module dff

Top level modules:
	dff

} {} {}} I:/College/ECE_552/project/demo1/verilog/PC/PC.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/PC/PC.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module PC

Top level modules:
	PC

} {} {}} I:/College/ECE_552/project/demo1/verilog/PC/PC_inc.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/PC/PC_inc.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module PC_inc

Top level modules:
	PC_inc

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_8.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter_8.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_Shifter_8

Top level modules:
	ALU_Shifter_8

} {} {}} {I:/College/ECE_552/project/demo1/verilog/Register File/Register_File_Input.v} {1 {vlog -work work -vopt -stats=none {I:/College/ECE_552/project/demo1/verilog/Register File/Register_File_Input.v}
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Register_File_Input

Top level modules:
	Register_File_Input

} {} {}} I:/College/ECE_552/project/demo1/verilog/Extender/Bits5_ZExt.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/Extender/Bits5_ZExt.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bits5_ZExt

Top level modules:
	Bits5_ZExt

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Shifter.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_Shifter

Top level modules:
	ALU_Shifter

} {} {}} {I:/College/ECE_552/project/demo1/verilog/Register File/Register_File.v} {1 {vlog -work work -vopt -stats=none {I:/College/ECE_552/project/demo1/verilog/Register File/Register_File.v}
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Register_File

Top level modules:
	Register_File

} {} {}} I:/College/ECE_552/project/demo1/verilog/PC/CLA_FA.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/PC/CLA_FA.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module CLA_FA

Top level modules:
	CLA_FA

} {} {}} I:/College/ECE_552/project/demo1/verilog/Extender/Bits5_SExt.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/Extender/Bits5_SExt.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bits5_SExt

Top level modules:
	Bits5_SExt

} {} {}} I:/College/ECE_552/project/demo1/verilog/dff.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/dff.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module dff

Top level modules:
	dff

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_CLA_FA.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_CLA_FA.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_CLA_FA

Top level modules:
	ALU_CLA_FA

} {} {}} {I:/College/ECE_552/project/demo1/verilog/Register File/Register.v} {1 {vlog -work work -vopt -stats=none {I:/College/ECE_552/project/demo1/verilog/Register File/Register.v}
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module register

Top level modules:
	register

} {} {}} I:/College/ECE_552/project/demo1/verilog/PC/CLA.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/PC/CLA.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module CLA

Top level modules:
	CLA

} {} {}} I:/College/ECE_552/project/demo1/verilog/PC/PC_Logic.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/PC/PC_Logic.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module PC_Logic

Top level modules:
	PC_Logic

} {} {}} I:/College/ECE_552/project/demo1/verilog/proc_hier_bench.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/proc_hier_bench.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_CLA.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_CLA.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_CLA

Top level modules:
	ALU_CLA

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_XOR.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_XOR.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_XOR

Top level modules:
	ALU_XOR

} {} {}} I:/College/ECE_552/project/demo1/verilog/clkrst.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/clkrst.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_ANDN.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_ANDN.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_ANDN

Top level modules:
	ALU_ANDN

} {} {}} I:/College/ECE_552/project/demo1/verilog/PC/Bit4_CLA.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/PC/Bit4_CLA.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bit4_CLA

Top level modules:
	Bit4_CLA

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/Bit1_Mux2_1.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/Bit1_Mux2_1.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bit1_Mux2_1

Top level modules:
	Bit1_Mux2_1

} {} {}} I:/College/ECE_552/project/demo1/verilog/proc.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/proc.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module proc

Top level modules:
	proc

} {} {}} I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Bit4_CLA.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/ALU/ALU_Bit4_CLA.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module ALU_Bit4_CLA

Top level modules:
	ALU_Bit4_CLA

} {} {}} I:/College/ECE_552/project/demo1/verilog/Extender/Bits11_SExt.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/Extender/Bits11_SExt.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Bits11_SExt

Top level modules:
	Bits11_SExt

} {} {}} I:/College/ECE_552/project/demo1/verilog/Extender/Extender.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/Extender/Extender.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module Extender

Top level modules:
	Extender

} {} {}} I:/College/ECE_552/project/demo1/verilog/memory2c.syn.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/memory2c.syn.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} I:/College/ECE_552/project/demo1/verilog/memory2c.v {1 {vlog -work work -vopt -stats=none I:/College/ECE_552/project/demo1/verilog/memory2c.v
Model Technology ModelSim SE vlog 10.3c Compiler 2014.07 Jul 19 2014
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}}
