-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_wedgePatch_init is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wp_superpoints_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints_ce0 : OUT STD_LOGIC;
    wp_superpoints_we0 : OUT STD_LOGIC;
    wp_superpoints_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints_ce1 : OUT STD_LOGIC;
    wp_superpoints_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints1_ce0 : OUT STD_LOGIC;
    wp_superpoints1_we0 : OUT STD_LOGIC;
    wp_superpoints1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints1_ce1 : OUT STD_LOGIC;
    wp_superpoints1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints2_ce0 : OUT STD_LOGIC;
    wp_superpoints2_we0 : OUT STD_LOGIC;
    wp_superpoints2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints2_ce1 : OUT STD_LOGIC;
    wp_superpoints2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints3_ce0 : OUT STD_LOGIC;
    wp_superpoints3_we0 : OUT STD_LOGIC;
    wp_superpoints3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints3_ce1 : OUT STD_LOGIC;
    wp_superpoints3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints4_ce0 : OUT STD_LOGIC;
    wp_superpoints4_we0 : OUT STD_LOGIC;
    wp_superpoints4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_superpoints4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_superpoints4_ce1 : OUT STD_LOGIC;
    wp_superpoints4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters_ce0 : OUT STD_LOGIC;
    wp_parameters_we0 : OUT STD_LOGIC;
    wp_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters_ce1 : OUT STD_LOGIC;
    wp_parameters_we1 : OUT STD_LOGIC;
    wp_parameters_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters5_ce0 : OUT STD_LOGIC;
    wp_parameters5_we0 : OUT STD_LOGIC;
    wp_parameters5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters5_ce1 : OUT STD_LOGIC;
    wp_parameters5_we1 : OUT STD_LOGIC;
    wp_parameters5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters6_ce0 : OUT STD_LOGIC;
    wp_parameters6_we0 : OUT STD_LOGIC;
    wp_parameters6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters6_ce1 : OUT STD_LOGIC;
    wp_parameters6_we1 : OUT STD_LOGIC;
    wp_parameters6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters7_ce0 : OUT STD_LOGIC;
    wp_parameters7_we0 : OUT STD_LOGIC;
    wp_parameters7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters7_ce1 : OUT STD_LOGIC;
    wp_parameters7_we1 : OUT STD_LOGIC;
    wp_parameters7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters8_ce0 : OUT STD_LOGIC;
    wp_parameters8_we0 : OUT STD_LOGIC;
    wp_parameters8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters8_ce1 : OUT STD_LOGIC;
    wp_parameters8_we1 : OUT STD_LOGIC;
    wp_parameters8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    wp_parameters8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    superpointsI_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    superpointsI_ce0 : OUT STD_LOGIC;
    superpointsI_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    superpointsI9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    superpointsI9_ce0 : OUT STD_LOGIC;
    superpointsI9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    superpointsI10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    superpointsI10_ce0 : OUT STD_LOGIC;
    superpointsI10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    superpointsI11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    superpointsI11_ce0 : OUT STD_LOGIC;
    superpointsI11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    superpointsI12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    superpointsI12_ce0 : OUT STD_LOGIC;
    superpointsI12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    superpoint_count : IN STD_LOGIC_VECTOR (7 downto 0);
    apexZ0I : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_wedgePatch_init is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_FEB04E1C : STD_LOGIC_VECTOR (31 downto 0) := "11111110101100000100111000011100";
    constant ap_const_lv32_14FB1E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000001010011111011000111100100";
    constant ap_const_lv26_15EF424 : STD_LOGIC_VECTOR (25 downto 0) := "01010111101111010000100100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten13_reg_531 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_reg_542 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_reg_553 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_reg_564 : STD_LOGIC_VECTOR (4 downto 0);
    signal b_reg_575 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_1_reg_586 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal conv_fu_638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_642_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_reg_1170 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln80_fu_650_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln80_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_1_fu_681_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln80_1_reg_1184 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_fu_689_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln80_reg_1189 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln83_2_fu_763_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal wp_superpoints_addr_2_reg_1199 : STD_LOGIC_VECTOR (4 downto 0);
    signal wp_superpoints1_addr_reg_1204 : STD_LOGIC_VECTOR (4 downto 0);
    signal wp_superpoints2_addr_reg_1209 : STD_LOGIC_VECTOR (4 downto 0);
    signal wp_superpoints3_addr_reg_1214 : STD_LOGIC_VECTOR (4 downto 0);
    signal wp_superpoints4_addr_reg_1219 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln85_fu_795_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln83_3_fu_807_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal wp_superpoints_load_reg_1266 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal wp_superpoints_load_1_reg_1271 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln31_fu_890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln31_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln28_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln28_reg_1282 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints1_load_reg_1288 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints2_load_reg_1293 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints3_load_reg_1298 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints4_load_reg_1303 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints1_load_1_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints2_load_1_reg_1313 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints3_load_1_reg_1318 : STD_LOGIC_VECTOR (31 downto 0);
    signal wp_superpoints4_load_1_reg_1323 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln44_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_1328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state7_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state13_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln44_reg_1328_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_1328_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_1328_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_1328_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_914_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln46_reg_1332 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln57_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1339 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1339_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1339_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1339_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1339_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln59_fu_958_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_1343 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_1343_pp1_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_1343_pp1_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_1343_pp1_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln51_fu_976_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln51_reg_1348 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state8_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state11_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state14_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_state17_pp1_stage1_iter3 : BOOLEAN;
    signal ap_block_state20_pp1_stage1_iter4 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal sub_ln60_fu_1007_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_1354 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_1354_pp1_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_1354_pp1_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_1354_pp1_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_1354_pp1_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_1047_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_reg_1361 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state9_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state12_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_state15_pp1_stage2_iter2 : BOOLEAN;
    signal ap_block_state18_pp1_stage2_iter3 : BOOLEAN;
    signal ap_block_state21_pp1_stage2_iter4 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal c_V_reg_1366 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal d_V_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state7 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_get_acceptanceCorners_fu_626_ap_start : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_ap_done : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_ap_idle : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_ap_ready : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters_ce1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_ce1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_we1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_ce1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_we1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_626_wp_parameters3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_626_wp_parameters4_ce0 : STD_LOGIC;
    signal ap_phi_mux_i_phi_fu_546_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_i_1_phi_fu_590_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal tmp_1_fu_964_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1053_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start_reg : STD_LOGIC := '0';
    signal grp_get_acceptanceCorners_fu_626_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal zext_ln87_1_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln63_fu_1019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_fu_1030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln59_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_1084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln62_fu_1094_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_72_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln691_fu_1035_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_2_fu_815_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln83_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_661_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln85_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln80_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_fu_673_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln80_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln83_fu_711_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln87_1_fu_735_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln87_fu_731_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln80_2_fu_739_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln83_1_fu_747_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln83_fu_723_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_cast_fu_755_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln87_fu_771_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln87_fu_775_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln83_1_fu_801_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln878_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z1_min_V_fu_846_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln878_1_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z1_max_V_fu_864_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln886_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln29_fu_872_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_max_V_1_fu_882_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln28_fu_854_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_min_V_1_fu_894_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_4_fu_918_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln59_fu_934_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln59_1_fu_946_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_cast_fu_938_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_cast_fu_950_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln60_fu_983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_1_fu_995_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_cast_fu_987_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_cast_fu_999_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln63_fu_1013_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln64_fu_1024_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln60_fu_1069_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln61_fu_1079_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln62_fu_1089_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (2 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wp_parameters_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters_ce0 : OUT STD_LOGIC;
        wp_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters_ce1 : OUT STD_LOGIC;
        wp_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters2_ce0 : OUT STD_LOGIC;
        wp_parameters2_we0 : OUT STD_LOGIC;
        wp_parameters2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters2_ce1 : OUT STD_LOGIC;
        wp_parameters2_we1 : OUT STD_LOGIC;
        wp_parameters2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        wp_parameters3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters3_ce0 : OUT STD_LOGIC;
        wp_parameters3_we0 : OUT STD_LOGIC;
        wp_parameters3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        wp_parameters3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters3_ce1 : OUT STD_LOGIC;
        wp_parameters3_we1 : OUT STD_LOGIC;
        wp_parameters3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        wp_parameters4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters4_ce0 : OUT STD_LOGIC;
        wp_parameters4_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_straightLineProjectorFromLayerIJtoK_fu_598 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_ready,
        ap_ce => ap_const_logic_1,
        z_i => sext_ln28_reg_1282,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j,
        i => ap_const_lv3_1,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_598_j,
        k => ap_const_lv3_5,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_612 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_ready,
        ap_ce => ap_const_logic_1,
        z_i => sext_ln31_reg_1276,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j,
        i => ap_const_lv3_1,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_612_j,
        k => ap_const_lv3_5,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_return);

    grp_get_acceptanceCorners_fu_626 : component makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_acceptanceCorners_fu_626_ap_start,
        ap_done => grp_get_acceptanceCorners_fu_626_ap_done,
        ap_idle => grp_get_acceptanceCorners_fu_626_ap_idle,
        ap_ready => grp_get_acceptanceCorners_fu_626_ap_ready,
        wp_parameters_address0 => grp_get_acceptanceCorners_fu_626_wp_parameters_address0,
        wp_parameters_ce0 => grp_get_acceptanceCorners_fu_626_wp_parameters_ce0,
        wp_parameters_q0 => wp_parameters_q0,
        wp_parameters_address1 => grp_get_acceptanceCorners_fu_626_wp_parameters_address1,
        wp_parameters_ce1 => grp_get_acceptanceCorners_fu_626_wp_parameters_ce1,
        wp_parameters_q1 => wp_parameters_q1,
        wp_parameters2_address0 => grp_get_acceptanceCorners_fu_626_wp_parameters2_address0,
        wp_parameters2_ce0 => grp_get_acceptanceCorners_fu_626_wp_parameters2_ce0,
        wp_parameters2_we0 => grp_get_acceptanceCorners_fu_626_wp_parameters2_we0,
        wp_parameters2_d0 => grp_get_acceptanceCorners_fu_626_wp_parameters2_d0,
        wp_parameters2_address1 => grp_get_acceptanceCorners_fu_626_wp_parameters2_address1,
        wp_parameters2_ce1 => grp_get_acceptanceCorners_fu_626_wp_parameters2_ce1,
        wp_parameters2_we1 => grp_get_acceptanceCorners_fu_626_wp_parameters2_we1,
        wp_parameters2_d1 => grp_get_acceptanceCorners_fu_626_wp_parameters2_d1,
        wp_parameters3_address0 => grp_get_acceptanceCorners_fu_626_wp_parameters3_address0,
        wp_parameters3_ce0 => grp_get_acceptanceCorners_fu_626_wp_parameters3_ce0,
        wp_parameters3_we0 => grp_get_acceptanceCorners_fu_626_wp_parameters3_we0,
        wp_parameters3_d0 => grp_get_acceptanceCorners_fu_626_wp_parameters3_d0,
        wp_parameters3_address1 => grp_get_acceptanceCorners_fu_626_wp_parameters3_address1,
        wp_parameters3_ce1 => grp_get_acceptanceCorners_fu_626_wp_parameters3_ce1,
        wp_parameters3_we1 => grp_get_acceptanceCorners_fu_626_wp_parameters3_we1,
        wp_parameters3_d1 => grp_get_acceptanceCorners_fu_626_wp_parameters3_d1,
        wp_parameters4_address0 => grp_get_acceptanceCorners_fu_626_wp_parameters4_address0,
        wp_parameters4_ce0 => grp_get_acceptanceCorners_fu_626_wp_parameters4_ce0,
        wp_parameters4_q0 => wp_parameters8_q0);

    mux_53_32_1_1_U49 : component makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => superpointsI_q0,
        din1 => superpointsI9_q0,
        din2 => superpointsI10_q0,
        din3 => superpointsI11_q0,
        din4 => superpointsI12_q0,
        din5 => trunc_ln80_reg_1189,
        dout => tmp_2_fu_815_p7);

    mux_53_32_1_1_U50 : component makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => wp_superpoints_load_1_reg_1271,
        din1 => wp_superpoints1_load_1_reg_1308,
        din2 => wp_superpoints2_load_1_reg_1313,
        din3 => wp_superpoints3_load_1_reg_1318,
        din4 => wp_superpoints4_load_1_reg_1323,
        din5 => trunc_ln46_reg_1332,
        dout => tmp_1_fu_964_p7);

    mux_53_32_1_1_U51 : component makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => wp_superpoints_load_reg_1266,
        din1 => wp_superpoints1_load_reg_1288,
        din2 => wp_superpoints2_load_reg_1293,
        din3 => wp_superpoints3_load_reg_1298,
        din4 => wp_superpoints4_load_reg_1303,
        din5 => trunc_ln46_reg_1332,
        dout => tmp_fu_1053_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_acceptanceCorners_fu_626_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_acceptanceCorners_fu_626_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_get_acceptanceCorners_fu_626_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_acceptanceCorners_fu_626_ap_ready = ap_const_logic_1)) then 
                    grp_get_acceptanceCorners_fu_626_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_fu_906_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_fu_906_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_656_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                a_reg_564 <= select_ln83_2_fu_763_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                a_reg_564 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    b_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_656_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                b_reg_575 <= add_ln85_fu_795_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                b_reg_575 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    empty_72_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                empty_72_fu_150 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln57_reg_1339 = ap_const_lv1_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                empty_72_fu_150 <= add_ln691_fu_1035_p2;
            end if; 
        end if;
    end process;

    i_1_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i_1_reg_586 <= j_reg_1361;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_1_reg_586 <= ap_const_lv8_1;
            end if; 
        end if;
    end process;

    i_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln80_reg_1180 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_542 <= select_ln80_1_reg_1184;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_reg_542 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_656_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten13_reg_531 <= add_ln80_fu_650_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten13_reg_531 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_656_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_553 <= select_ln83_3_fu_807_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_553 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                add_ln51_reg_1348 <= add_ln51_fu_976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln44_reg_1328_pp1_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                c_V_reg_1366 <= grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_return;
                d_V_reg_1371 <= grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    conv_reg_1165(7 downto 0) <= conv_fu_638_p1(7 downto 0);
                    tmp_3_reg_1170(12 downto 5) <= tmp_3_fu_642_p3(12 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln44_reg_1328 <= icmp_ln44_fu_906_p2;
                icmp_ln44_reg_1328_pp1_iter1_reg <= icmp_ln44_reg_1328;
                icmp_ln44_reg_1328_pp1_iter2_reg <= icmp_ln44_reg_1328_pp1_iter1_reg;
                icmp_ln44_reg_1328_pp1_iter3_reg <= icmp_ln44_reg_1328_pp1_iter2_reg;
                icmp_ln44_reg_1328_pp1_iter4_reg <= icmp_ln44_reg_1328_pp1_iter3_reg;
                icmp_ln57_reg_1339_pp1_iter1_reg <= icmp_ln57_reg_1339;
                icmp_ln57_reg_1339_pp1_iter2_reg <= icmp_ln57_reg_1339_pp1_iter1_reg;
                icmp_ln57_reg_1339_pp1_iter3_reg <= icmp_ln57_reg_1339_pp1_iter2_reg;
                icmp_ln57_reg_1339_pp1_iter4_reg <= icmp_ln57_reg_1339_pp1_iter3_reg;
                    sub_ln59_reg_1343_pp1_iter1_reg(4 downto 1) <= sub_ln59_reg_1343(4 downto 1);
                    sub_ln59_reg_1343_pp1_iter2_reg(4 downto 1) <= sub_ln59_reg_1343_pp1_iter1_reg(4 downto 1);
                    sub_ln59_reg_1343_pp1_iter3_reg(4 downto 1) <= sub_ln59_reg_1343_pp1_iter2_reg(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln44_fu_906_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln57_reg_1339 <= icmp_ln57_fu_928_p2;
                trunc_ln46_reg_1332 <= trunc_ln46_fu_914_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_1180 <= icmp_ln80_fu_656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                j_reg_1361 <= j_fu_1047_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_656_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln80_1_reg_1184 <= select_ln80_1_fu_681_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                sext_ln28_reg_1282 <= sext_ln28_fu_902_p1;
                sext_ln31_reg_1276 <= sext_ln31_fu_890_p1;
                wp_superpoints1_load_1_reg_1308 <= wp_superpoints1_q0;
                wp_superpoints1_load_reg_1288 <= wp_superpoints1_q1;
                wp_superpoints2_load_1_reg_1313 <= wp_superpoints2_q0;
                wp_superpoints2_load_reg_1293 <= wp_superpoints2_q1;
                wp_superpoints3_load_1_reg_1318 <= wp_superpoints3_q0;
                wp_superpoints3_load_reg_1298 <= wp_superpoints3_q1;
                wp_superpoints4_load_1_reg_1323 <= wp_superpoints4_q0;
                wp_superpoints4_load_reg_1303 <= wp_superpoints4_q1;
                wp_superpoints_load_1_reg_1271 <= wp_superpoints_q0;
                wp_superpoints_load_reg_1266 <= wp_superpoints_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_fu_928_p2 = ap_const_lv1_1) and (icmp_ln44_fu_906_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                    sub_ln59_reg_1343(4 downto 1) <= sub_ln59_fu_958_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_reg_1339 = ap_const_lv1_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    sub_ln60_reg_1354(4 downto 1) <= sub_ln60_fu_1007_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    sub_ln60_reg_1354_pp1_iter1_reg(4 downto 1) <= sub_ln60_reg_1354(4 downto 1);
                    sub_ln60_reg_1354_pp1_iter2_reg(4 downto 1) <= sub_ln60_reg_1354_pp1_iter1_reg(4 downto 1);
                    sub_ln60_reg_1354_pp1_iter3_reg(4 downto 1) <= sub_ln60_reg_1354_pp1_iter2_reg(4 downto 1);
                    sub_ln60_reg_1354_pp1_iter4_reg(4 downto 1) <= sub_ln60_reg_1354_pp1_iter3_reg(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_656_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln80_reg_1189 <= trunc_ln80_fu_689_p1;
                wp_superpoints1_addr_reg_1204 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);
                wp_superpoints2_addr_reg_1209 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);
                wp_superpoints3_addr_reg_1214 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);
                wp_superpoints4_addr_reg_1219 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);
                wp_superpoints_addr_2_reg_1199 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    conv_reg_1165(31 downto 8) <= "000000000000000000000000";
    tmp_3_reg_1170(4 downto 0) <= "00000";
    sub_ln59_reg_1343(0) <= '0';
    sub_ln59_reg_1343_pp1_iter1_reg(0) <= '0';
    sub_ln59_reg_1343_pp1_iter2_reg(0) <= '0';
    sub_ln59_reg_1343_pp1_iter3_reg(0) <= '0';
    sub_ln60_reg_1354(0) <= '0';
    sub_ln60_reg_1354_pp1_iter1_reg(0) <= '0';
    sub_ln60_reg_1354_pp1_iter2_reg(0) <= '0';
    sub_ln60_reg_1354_pp1_iter3_reg(0) <= '0';
    sub_ln60_reg_1354_pp1_iter4_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln80_fu_656_p2, icmp_ln44_fu_906_p2, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_block_pp1_stage2_subdone, ap_enable_reg_pp1_iter3, grp_get_acceptanceCorners_fu_626_ap_done, ap_CS_fsm_state23, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln80_fu_656_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln80_fu_656_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_fu_906_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_fu_906_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((not(((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) and (ap_const_boolean_0 = ap_block_pp1_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_get_acceptanceCorners_fu_626_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln51_fu_976_p2 <= std_logic_vector(unsigned(trunc_ln46_reg_1332) + unsigned(ap_const_lv3_1));
    add_ln61_fu_1079_p2 <= std_logic_vector(unsigned(sub_ln60_reg_1354_pp1_iter4_reg) + unsigned(ap_const_lv5_2));
    add_ln62_fu_1089_p2 <= std_logic_vector(unsigned(sub_ln60_reg_1354_pp1_iter4_reg) + unsigned(ap_const_lv5_3));
    add_ln63_fu_1013_p2 <= std_logic_vector(unsigned(sub_ln60_fu_1007_p2) + unsigned(ap_const_lv5_4));
    add_ln64_fu_1024_p2 <= std_logic_vector(unsigned(sub_ln60_fu_1007_p2) + unsigned(ap_const_lv5_5));
    add_ln691_fu_1035_p2 <= std_logic_vector(unsigned(wp_parameters8_q1) + unsigned(ap_const_lv32_1));
    add_ln80_fu_650_p2 <= std_logic_vector(unsigned(indvar_flatten13_reg_531) + unsigned(ap_const_lv13_1));
    add_ln83_1_fu_801_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_553) + unsigned(ap_const_lv7_1));
    add_ln83_fu_711_p2 <= std_logic_vector(unsigned(select_ln80_fu_673_p3) + unsigned(ap_const_lv5_1));
    add_ln85_fu_795_p2 <= std_logic_vector(unsigned(select_ln83_fu_723_p3) + unsigned(ap_const_lv2_1));
    add_ln87_fu_775_p2 <= std_logic_vector(unsigned(tmp_4_cast_fu_755_p3) + unsigned(zext_ln87_fu_771_p1));
    and_ln80_fu_705_p2 <= (xor_ln80_fu_693_p2 and icmp_ln85_fu_699_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(8);
    ap_CS_fsm_state23 <= ap_CS_fsm(9);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln80_fu_656_p2)
    begin
        if ((icmp_ln80_fu_656_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state7_assign_proc : process(icmp_ln44_fu_906_p2)
    begin
        if ((icmp_ln44_fu_906_p2 = ap_const_lv1_0)) then 
            ap_condition_pp1_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_get_acceptanceCorners_fu_626_ap_done, ap_CS_fsm_state23)
    begin
        if ((((grp_get_acceptanceCorners_fu_626_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_1_phi_fu_590_p4_assign_proc : process(i_1_reg_586, icmp_ln44_reg_1328, ap_CS_fsm_pp1_stage0, j_reg_1361, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_i_1_phi_fu_590_p4 <= j_reg_1361;
        else 
            ap_phi_mux_i_1_phi_fu_590_p4 <= i_1_reg_586;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_546_p4_assign_proc : process(i_reg_542, ap_CS_fsm_pp0_stage0, icmp_ln80_reg_1180, select_ln80_1_reg_1184, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln80_reg_1180 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_546_p4 <= select_ln80_1_reg_1184;
        else 
            ap_phi_mux_i_phi_fu_546_p4 <= i_reg_542;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_get_acceptanceCorners_fu_626_ap_done, ap_CS_fsm_state23)
    begin
        if (((grp_get_acceptanceCorners_fu_626_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    conv_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(superpoint_count),32));
    grp_get_acceptanceCorners_fu_626_ap_start <= grp_get_acceptanceCorners_fu_626_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_598_j_assign_proc : process(icmp_ln44_reg_1328, add_ln51_fu_976_p2, add_ln51_reg_1348, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_598_j <= add_ln51_reg_1348;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_598_j <= add_ln51_fu_976_p2;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_598_j <= "XXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_598_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j_assign_proc : process(icmp_ln44_reg_1328, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_block_pp1_stage2, tmp_1_fu_964_p7, tmp_fu_1053_p7)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j <= tmp_fu_1053_p7;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j <= tmp_1_fu_964_p7;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_598_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_start_reg;

    grp_straightLineProjectorFromLayerIJtoK_fu_612_j_assign_proc : process(icmp_ln44_reg_1328, add_ln51_fu_976_p2, add_ln51_reg_1348, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_612_j <= add_ln51_reg_1348;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_612_j <= add_ln51_fu_976_p2;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_612_j <= "XXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_612_j <= "XXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j_assign_proc : process(icmp_ln44_reg_1328, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_block_pp1_stage2, tmp_1_fu_964_p7, tmp_fu_1053_p7)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j <= tmp_fu_1053_p7;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j <= tmp_1_fu_964_p7;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_612_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_3_fu_661_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_546_p4) + unsigned(ap_const_lv8_1));
    icmp_ln44_fu_906_p2 <= "1" when (unsigned(ap_phi_mux_i_1_phi_fu_590_p4) < unsigned(superpoint_count)) else "0";
    icmp_ln57_fu_928_p2 <= "1" when (signed(tmp_4_fu_918_p4) < signed(ap_const_lv30_1)) else "0";
    icmp_ln80_fu_656_p2 <= "1" when (indvar_flatten13_reg_531 = tmp_3_reg_1170) else "0";
    icmp_ln83_fu_667_p2 <= "1" when (indvar_flatten_reg_553 = ap_const_lv7_20) else "0";
    icmp_ln85_fu_699_p2 <= "1" when (b_reg_575 = ap_const_lv2_2) else "0";
    icmp_ln878_1_fu_858_p2 <= "1" when (signed(wp_superpoints_q0) < signed(ap_const_lv32_14FB1E4)) else "0";
    icmp_ln878_fu_840_p2 <= "1" when (signed(wp_superpoints_q1) < signed(ap_const_lv32_FEB04E1C)) else "0";
    icmp_ln886_fu_876_p2 <= "1" when (signed(z1_min_V_fu_846_p3) > signed(z1_max_V_fu_864_p3)) else "0";
    j_fu_1047_p2 <= std_logic_vector(unsigned(i_1_reg_586) + unsigned(ap_const_lv8_1));
    or_ln60_fu_1069_p2 <= (sub_ln60_reg_1354_pp1_iter3_reg or ap_const_lv5_1);
    or_ln83_fu_717_p2 <= (icmp_ln83_fu_667_p2 or and_ln80_fu_705_p2);
    select_ln80_1_fu_681_p3 <= 
        i_3_fu_661_p2 when (icmp_ln83_fu_667_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_546_p4;
    select_ln80_2_fu_739_p3 <= 
        ap_const_lv4_0 when (icmp_ln83_fu_667_p2(0) = '1') else 
        trunc_ln87_1_fu_735_p1;
    select_ln80_fu_673_p3 <= 
        ap_const_lv5_0 when (icmp_ln83_fu_667_p2(0) = '1') else 
        a_reg_564;
    select_ln83_1_fu_747_p3 <= 
        trunc_ln87_fu_731_p1 when (and_ln80_fu_705_p2(0) = '1') else 
        select_ln80_2_fu_739_p3;
    select_ln83_2_fu_763_p3 <= 
        add_ln83_fu_711_p2 when (and_ln80_fu_705_p2(0) = '1') else 
        select_ln80_fu_673_p3;
    select_ln83_3_fu_807_p3 <= 
        ap_const_lv7_1 when (icmp_ln83_fu_667_p2(0) = '1') else 
        add_ln83_1_fu_801_p2;
    select_ln83_fu_723_p3 <= 
        ap_const_lv2_0 when (or_ln83_fu_717_p2(0) = '1') else 
        b_reg_575;
        sext_ln28_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z1_min_V_1_fu_894_p3),32));

        sext_ln31_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z1_max_V_1_fu_882_p3),32));

    sub_ln59_fu_958_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_938_p3) - unsigned(tmp_6_cast_fu_950_p3));
    sub_ln60_fu_1007_p2 <= std_logic_vector(unsigned(tmp_7_cast_fu_987_p3) - unsigned(tmp_8_cast_fu_999_p3));
    superpointsI10_address0 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);

    superpointsI10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            superpointsI10_ce0 <= ap_const_logic_1;
        else 
            superpointsI10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    superpointsI11_address0 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);

    superpointsI11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            superpointsI11_ce0 <= ap_const_logic_1;
        else 
            superpointsI11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    superpointsI12_address0 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);

    superpointsI12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            superpointsI12_ce0 <= ap_const_logic_1;
        else 
            superpointsI12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    superpointsI9_address0 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);

    superpointsI9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            superpointsI9_ce0 <= ap_const_logic_1;
        else 
            superpointsI9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    superpointsI_address0 <= zext_ln87_1_fu_781_p1(5 - 1 downto 0);

    superpointsI_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            superpointsI_ce0 <= ap_const_logic_1;
        else 
            superpointsI_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_3_fu_642_p3 <= (superpoint_count & ap_const_lv5_0);
    tmp_4_cast_fu_755_p3 <= (select_ln83_1_fu_747_p3 & ap_const_lv1_0);
    tmp_4_fu_918_p4 <= empty_72_fu_150(31 downto 2);
    tmp_5_cast_fu_938_p3 <= (trunc_ln59_fu_934_p1 & ap_const_lv3_0);
    tmp_6_cast_fu_950_p3 <= (trunc_ln59_1_fu_946_p1 & ap_const_lv1_0);
    tmp_7_cast_fu_987_p3 <= (trunc_ln60_fu_983_p1 & ap_const_lv3_0);
    tmp_8_cast_fu_999_p3 <= (trunc_ln60_1_fu_995_p1 & ap_const_lv1_0);
    trunc_ln28_fu_854_p1 <= z1_min_V_fu_846_p3(26 - 1 downto 0);
    trunc_ln29_fu_872_p1 <= z1_max_V_fu_864_p3(26 - 1 downto 0);
    trunc_ln46_fu_914_p1 <= ap_phi_mux_i_1_phi_fu_590_p4(3 - 1 downto 0);
    trunc_ln59_1_fu_946_p1 <= empty_72_fu_150(4 - 1 downto 0);
    trunc_ln59_fu_934_p1 <= empty_72_fu_150(2 - 1 downto 0);
    trunc_ln60_1_fu_995_p1 <= wp_parameters8_q1(4 - 1 downto 0);
    trunc_ln60_fu_983_p1 <= wp_parameters8_q1(2 - 1 downto 0);
    trunc_ln80_fu_689_p1 <= select_ln80_1_fu_681_p3(3 - 1 downto 0);
    trunc_ln87_1_fu_735_p1 <= a_reg_564(4 - 1 downto 0);
    trunc_ln87_fu_731_p1 <= add_ln83_fu_711_p2(4 - 1 downto 0);

    wp_parameters5_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_parameters5_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            wp_parameters5_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        else 
            wp_parameters5_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters5_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_parameters5_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            wp_parameters5_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            wp_parameters5_address1 <= "XXXXX";
        end if; 
    end process;


    wp_parameters5_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_parameters5_ce0 <= ap_const_logic_1;
        else 
            wp_parameters5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters5_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_parameters5_ce1 <= ap_const_logic_1;
        else 
            wp_parameters5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_parameters5_d0 <= ap_const_lv1_0;
    wp_parameters5_d1 <= ap_const_lv1_0;

    wp_parameters5_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_parameters5_we0 <= ap_const_logic_1;
        else 
            wp_parameters5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters5_we1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_parameters5_we1 <= ap_const_logic_1;
        else 
            wp_parameters5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_parameters6_address0 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_address0;
    wp_parameters6_address1 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_address1;
    wp_parameters6_ce0 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_ce0;
    wp_parameters6_ce1 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_ce1;
    wp_parameters6_d0 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_d0;
    wp_parameters6_d1 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_d1;
    wp_parameters6_we0 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_we0;
    wp_parameters6_we1 <= grp_get_acceptanceCorners_fu_626_wp_parameters2_we1;
    wp_parameters7_address0 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_address0;
    wp_parameters7_address1 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_address1;
    wp_parameters7_ce0 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_ce0;
    wp_parameters7_ce1 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_ce1;
    wp_parameters7_d0 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_d0;
    wp_parameters7_d1 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_d1;
    wp_parameters7_we0 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_we0;
    wp_parameters7_we1 <= grp_get_acceptanceCorners_fu_626_wp_parameters3_we1;

    wp_parameters8_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, grp_get_acceptanceCorners_fu_626_wp_parameters4_address0, ap_block_pp1_stage1, ap_CS_fsm_state23, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            wp_parameters8_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            wp_parameters8_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            wp_parameters8_address0 <= grp_get_acceptanceCorners_fu_626_wp_parameters4_address0;
        else 
            wp_parameters8_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters8_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_state5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_parameters8_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_parameters8_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        else 
            wp_parameters8_address1 <= "XXXXX";
        end if; 
    end process;


    wp_parameters8_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter0, grp_get_acceptanceCorners_fu_626_wp_parameters4_ce0, ap_CS_fsm_state23, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_parameters8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            wp_parameters8_ce0 <= grp_get_acceptanceCorners_fu_626_wp_parameters4_ce0;
        else 
            wp_parameters8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_parameters8_ce1 <= ap_const_logic_1;
        else 
            wp_parameters8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters8_d0_assign_proc : process(ap_CS_fsm_state1, apexZ0I, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, add_ln691_fu_1035_p2, ap_CS_fsm_state5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            wp_parameters8_d0 <= add_ln691_fu_1035_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_parameters8_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            wp_parameters8_d0 <= apexZ0I;
        else 
            wp_parameters8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    wp_parameters8_d1 <= conv_reg_1165;

    wp_parameters8_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln44_reg_1328, icmp_ln57_reg_1339, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln57_reg_1339 = ap_const_lv1_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            wp_parameters8_we0 <= ap_const_logic_1;
        else 
            wp_parameters8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters8_we1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_parameters8_we1 <= ap_const_logic_1;
        else 
            wp_parameters8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, grp_get_acceptanceCorners_fu_626_wp_parameters_address0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2, ap_CS_fsm_state23, zext_ln64_fu_1030_p1, zext_ln60_fu_1074_p1, zext_ln62_fu_1094_p1)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            wp_parameters_address0 <= zext_ln62_fu_1094_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_parameters_address0 <= zext_ln60_fu_1074_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            wp_parameters_address0 <= zext_ln64_fu_1030_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            wp_parameters_address0 <= grp_get_acceptanceCorners_fu_626_wp_parameters_address0;
        else 
            wp_parameters_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, grp_get_acceptanceCorners_fu_626_wp_parameters_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2, ap_CS_fsm_state23, zext_ln63_fu_1019_p1, zext_ln59_fu_1065_p1, zext_ln61_fu_1084_p1)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            wp_parameters_address1 <= zext_ln61_fu_1084_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_parameters_address1 <= zext_ln59_fu_1065_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            wp_parameters_address1 <= zext_ln63_fu_1019_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            wp_parameters_address1 <= grp_get_acceptanceCorners_fu_626_wp_parameters_address1;
        else 
            wp_parameters_address1 <= "XXXXX";
        end if; 
    end process;


    wp_parameters_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter4, grp_get_acceptanceCorners_fu_626_wp_parameters_ce0, ap_CS_fsm_state23)
    begin
        if ((((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            wp_parameters_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            wp_parameters_ce0 <= grp_get_acceptanceCorners_fu_626_wp_parameters_ce0;
        else 
            wp_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter4, grp_get_acceptanceCorners_fu_626_wp_parameters_ce1, ap_CS_fsm_state23)
    begin
        if ((((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            wp_parameters_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            wp_parameters_ce1 <= grp_get_acceptanceCorners_fu_626_wp_parameters_ce1;
        else 
            wp_parameters_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_d0_assign_proc : process(sext_ln31_reg_1276, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_return, d_V_reg_1371, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            wp_parameters_d0 <= d_V_reg_1371;
        elsif (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_parameters_d0 <= grp_straightLineProjectorFromLayerIJtoK_fu_612_ap_return;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            wp_parameters_d0 <= sext_ln31_reg_1276;
        else 
            wp_parameters_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wp_parameters_d1_assign_proc : process(sext_ln28_reg_1282, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_return, c_V_reg_1366, ap_enable_reg_pp1_iter4, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            wp_parameters_d1 <= c_V_reg_1366;
        elsif (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_parameters_d1 <= grp_straightLineProjectorFromLayerIJtoK_fu_598_ap_return;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            wp_parameters_d1 <= sext_ln28_reg_1282;
        else 
            wp_parameters_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wp_parameters_we0_assign_proc : process(icmp_ln44_reg_1328, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, icmp_ln57_reg_1339, icmp_ln57_reg_1339_pp1_iter3_reg, icmp_ln57_reg_1339_pp1_iter4_reg, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln57_reg_1339_pp1_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln57_reg_1339_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln57_reg_1339 = ap_const_lv1_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            wp_parameters_we0 <= ap_const_logic_1;
        else 
            wp_parameters_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_we1_assign_proc : process(icmp_ln44_reg_1328, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, icmp_ln57_reg_1339, icmp_ln57_reg_1339_pp1_iter3_reg, icmp_ln57_reg_1339_pp1_iter4_reg, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln57_reg_1339_pp1_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (icmp_ln57_reg_1339_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln57_reg_1339 = ap_const_lv1_1) and (icmp_ln44_reg_1328 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            wp_parameters_we1 <= ap_const_logic_1;
        else 
            wp_parameters_we1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, wp_superpoints1_addr_reg_1204, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints1_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints1_address0 <= wp_superpoints1_addr_reg_1204;
        else 
            wp_superpoints1_address0 <= "XXXXX";
        end if; 
    end process;

    wp_superpoints1_address1 <= ap_const_lv64_1(5 - 1 downto 0);

    wp_superpoints1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            wp_superpoints1_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints1_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints1_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_superpoints1_d0 <= tmp_2_fu_815_p7;

    wp_superpoints1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln80_reg_1189, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln80_reg_1189 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints1_we0 <= ap_const_logic_1;
        else 
            wp_superpoints1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, wp_superpoints2_addr_reg_1209, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints2_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints2_address0 <= wp_superpoints2_addr_reg_1209;
        else 
            wp_superpoints2_address0 <= "XXXXX";
        end if; 
    end process;

    wp_superpoints2_address1 <= ap_const_lv64_1(5 - 1 downto 0);

    wp_superpoints2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            wp_superpoints2_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints2_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints2_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_superpoints2_d0 <= tmp_2_fu_815_p7;

    wp_superpoints2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln80_reg_1189, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln80_reg_1189 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints2_we0 <= ap_const_logic_1;
        else 
            wp_superpoints2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, wp_superpoints3_addr_reg_1214, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints3_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints3_address0 <= wp_superpoints3_addr_reg_1214;
        else 
            wp_superpoints3_address0 <= "XXXXX";
        end if; 
    end process;

    wp_superpoints3_address1 <= ap_const_lv64_1(5 - 1 downto 0);

    wp_superpoints3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            wp_superpoints3_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints3_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints3_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_superpoints3_d0 <= tmp_2_fu_815_p7;

    wp_superpoints3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln80_reg_1189, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln80_reg_1189 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints3_we0 <= ap_const_logic_1;
        else 
            wp_superpoints3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, wp_superpoints4_addr_reg_1219, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints4_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints4_address0 <= wp_superpoints4_addr_reg_1219;
        else 
            wp_superpoints4_address0 <= "XXXXX";
        end if; 
    end process;

    wp_superpoints4_address1 <= ap_const_lv64_1(5 - 1 downto 0);

    wp_superpoints4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            wp_superpoints4_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints4_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints4_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_superpoints4_d0 <= tmp_2_fu_815_p7;

    wp_superpoints4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln80_reg_1189, ap_enable_reg_pp0_iter1)
    begin
        if ((not((trunc_ln80_reg_1189 = ap_const_lv3_0)) and not((trunc_ln80_reg_1189 = ap_const_lv3_1)) and not((trunc_ln80_reg_1189 = ap_const_lv3_2)) and not((trunc_ln80_reg_1189 = ap_const_lv3_3)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints4_we0 <= ap_const_logic_1;
        else 
            wp_superpoints4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, wp_superpoints_addr_2_reg_1199, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints_address0 <= wp_superpoints_addr_2_reg_1199;
        else 
            wp_superpoints_address0 <= "XXXXX";
        end if; 
    end process;

    wp_superpoints_address1 <= ap_const_lv64_1(5 - 1 downto 0);

    wp_superpoints_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            wp_superpoints_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            wp_superpoints_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    wp_superpoints_d0 <= tmp_2_fu_815_p7;

    wp_superpoints_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln80_reg_1189, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln80_reg_1189 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wp_superpoints_we0 <= ap_const_logic_1;
        else 
            wp_superpoints_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln80_fu_693_p2 <= (icmp_ln83_fu_667_p2 xor ap_const_lv1_1);
    z1_max_V_1_fu_882_p3 <= 
        ap_const_lv26_15EF424 when (icmp_ln886_fu_876_p2(0) = '1') else 
        trunc_ln29_fu_872_p1;
    z1_max_V_fu_864_p3 <= 
        wp_superpoints_q0 when (icmp_ln878_1_fu_858_p2(0) = '1') else 
        ap_const_lv32_14FB1E4;
    z1_min_V_1_fu_894_p3 <= 
        ap_const_lv26_15EF424 when (icmp_ln886_fu_876_p2(0) = '1') else 
        trunc_ln28_fu_854_p1;
    z1_min_V_fu_846_p3 <= 
        ap_const_lv32_FEB04E1C when (icmp_ln878_fu_840_p2(0) = '1') else 
        wp_superpoints_q1;
    zext_ln59_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln59_reg_1343_pp1_iter3_reg),64));
    zext_ln60_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln60_fu_1069_p2),64));
    zext_ln61_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln61_fu_1079_p2),64));
    zext_ln62_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln62_fu_1089_p2),64));
    zext_ln63_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln63_fu_1013_p2),64));
    zext_ln64_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_fu_1024_p2),64));
    zext_ln87_1_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_fu_775_p2),64));
    zext_ln87_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_fu_723_p3),5));
end behav;
