
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.11.634
   Kernels:                k2k_relay, spmv_result_drain, spmv_sk0, spmv_sk2, spmv_sk1, spmv_vector_loader
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          3116d965-56bd-7a48-e8e7-46de932fa3e0
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 385 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 214 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        45
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        46
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        47
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: k2k_relay

Definition
----------
   Signature: k2k_relay (stream<VEC_AXIS_T, 0>& in, stream<VEC_AXIS_T, 0>& out)

Ports
-----
   Port:          IN_R
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          OUT_R
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

--------------------------
Instance:        relay_SK2_vin
   Base Address: not_used

   Argument:          in
   Register Offset:   0x0
   Port:              IN_R
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        relay_SK2_rout
   Base Address: not_used

   Argument:          in
   Register Offset:   0x0
   Port:              IN_R
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)
Kernel: spmv_result_drain

Definition
----------
   Signature: spmv_result_drain (void* packed_dense_result, unsigned int row_part_id, stream<VEC_AXIS_T, 0>& from_SLR0, stream<VEC_AXIS_T, 0>& from_SLR1, stream<VEC_AXIS_T, 0>& from_SLR2)

Ports
-----
   Port:          M_AXI_SPMV_VIN
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          FROM_SLR0
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          FROM_SLR1
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          FROM_SLR2
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        RD
   Base Address: 0x1800000

   Argument:          packed_dense_result
   Register Offset:   0x10
   Port:              M_AXI_SPMV_VIN
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          row_part_id
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          from_SLR0
   Register Offset:   0x0
   Port:              FROM_SLR0
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          from_SLR1
   Register Offset:   0x0
   Port:              FROM_SLR1
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          from_SLR2
   Register Offset:   0x0
   Port:              FROM_SLR2
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)
Kernel: spmv_sk0

Definition
----------
   Signature: spmv_sk0 (void* matrix_hbm_0, void* matrix_hbm_1, void* matrix_hbm_2, void* matrix_hbm_3, stream<VEC_AXIS_T, 0>& vec_in, stream<VEC_AXIS_T, 0>& res_out, unsigned int row_partition_idx, unsigned int rows_per_c_in_partition, unsigned int num_col_partitions, unsigned int num_partitions)

Ports
-----
   Port:          M_AXI_SPMV_MAT0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          VEC_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          RES_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x60
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        SK0
   Base Address: 0x1810000

   Argument:          matrix_hbm_0
   Register Offset:   0x10
   Port:              M_AXI_SPMV_MAT0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          matrix_hbm_1
   Register Offset:   0x1C
   Port:              M_AXI_SPMV_MAT1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          matrix_hbm_2
   Register Offset:   0x28
   Port:              M_AXI_SPMV_MAT2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          matrix_hbm_3
   Register Offset:   0x34
   Port:              M_AXI_SPMV_MAT3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          vec_in
   Register Offset:   0x0
   Port:              VEC_IN
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          res_out
   Register Offset:   0x0
   Port:              RES_OUT
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          row_partition_idx
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          rows_per_c_in_partition
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_col_partitions
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_partitions
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: spmv_sk2

Definition
----------
   Signature: spmv_sk2 (void* matrix_hbm_10, void* matrix_hbm_11, void* matrix_hbm_12, void* matrix_hbm_13, void* matrix_hbm_14, void* matrix_hbm_15, stream<VEC_AXIS_T, 0>& vec_in, stream<VEC_AXIS_T, 0>& res_out, unsigned int row_partition_idx, unsigned int rows_per_c_in_partition, unsigned int num_col_partitions, unsigned int num_partitions)

Ports
-----
   Port:          M_AXI_SPMV_MAT10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT13
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT14
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT15
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          VEC_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          RES_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x78
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        SK2
   Base Address: 0x1830000

   Argument:          matrix_hbm_10
   Register Offset:   0x10
   Port:              M_AXI_SPMV_MAT10
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          matrix_hbm_11
   Register Offset:   0x1C
   Port:              M_AXI_SPMV_MAT11
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          matrix_hbm_12
   Register Offset:   0x28
   Port:              M_AXI_SPMV_MAT12
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          matrix_hbm_13
   Register Offset:   0x34
   Port:              M_AXI_SPMV_MAT13
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          matrix_hbm_14
   Register Offset:   0x40
   Port:              M_AXI_SPMV_MAT14
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          matrix_hbm_15
   Register Offset:   0x4C
   Port:              M_AXI_SPMV_MAT15
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          vec_in
   Register Offset:   0x0
   Port:              VEC_IN
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          res_out
   Register Offset:   0x0
   Port:              RES_OUT
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          row_partition_idx
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          rows_per_c_in_partition
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_col_partitions
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_partitions
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: spmv_sk1

Definition
----------
   Signature: spmv_sk1 (void* matrix_hbm_4, void* matrix_hbm_5, void* matrix_hbm_6, void* matrix_hbm_7, void* matrix_hbm_8, void* matrix_hbm_9, stream<VEC_AXIS_T, 0>& vec_in, stream<VEC_AXIS_T, 0>& res_out, unsigned int row_partition_idx, unsigned int rows_per_c_in_partition, unsigned int num_col_partitions, unsigned int num_partitions)

Ports
-----
   Port:          M_AXI_SPMV_MAT4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_SPMV_MAT9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          VEC_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          RES_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x78
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        SK1
   Base Address: 0x1820000

   Argument:          matrix_hbm_4
   Register Offset:   0x10
   Port:              M_AXI_SPMV_MAT4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          matrix_hbm_5
   Register Offset:   0x1C
   Port:              M_AXI_SPMV_MAT5
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          matrix_hbm_6
   Register Offset:   0x28
   Port:              M_AXI_SPMV_MAT6
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          matrix_hbm_7
   Register Offset:   0x34
   Port:              M_AXI_SPMV_MAT7
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          matrix_hbm_8
   Register Offset:   0x40
   Port:              M_AXI_SPMV_MAT8
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          matrix_hbm_9
   Register Offset:   0x4C
   Port:              M_AXI_SPMV_MAT9
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          vec_in
   Register Offset:   0x0
   Port:              VEC_IN
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          res_out
   Register Offset:   0x0
   Port:              RES_OUT
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          row_partition_idx
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          rows_per_c_in_partition
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_col_partitions
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_partitions
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: spmv_vector_loader

Definition
----------
   Signature: spmv_vector_loader (void* packed_dense_vector, unsigned int num_cols, stream<VEC_AXIS_T, 0>& to_SLR0, stream<VEC_AXIS_T, 0>& to_SLR1, stream<VEC_AXIS_T, 0>& to_SLR2)

Ports
-----
   Port:          M_AXI_SPMV_VIN
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          TO_SLR0
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          TO_SLR1
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          TO_SLR2
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        VL
   Base Address: 0x1840000

   Argument:          packed_dense_vector
   Register Offset:   0x10
   Port:              M_AXI_SPMV_VIN
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          num_cols
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          to_SLR0
   Register Offset:   0x0
   Port:              TO_SLR0
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          to_SLR1
   Register Offset:   0x0
   Port:              TO_SLR1
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          to_SLR2
   Register Offset:   0x0
   Port:              TO_SLR2
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config spmv.ini --connectivity.nk spmv_sk0:1:SK0 --connectivity.nk spmv_sk1:1:SK1 --connectivity.nk spmv_sk2:1:SK2 --connectivity.nk spmv_vector_loader:1:VL --connectivity.nk spmv_result_drain:1:RD --connectivity.nk k2k_relay:2:relay_SK2_vin.relay_SK2_rout --connectivity.sc VL.to_SLR0:SK0.vec_in:32 --connectivity.sc VL.to_SLR1:SK1.vec_in:32 --connectivity.sc VL.to_SLR2:relay_SK2_vin.in:32 --connectivity.sc relay_SK2_vin.out:SK2.vec_in:32 --connectivity.sc SK0.res_out:RD.from_SLR0:32 --connectivity.sc SK1.res_out:RD.from_SLR1:32 --connectivity.sc SK2.res_out:relay_SK2_rout.in:32 --connectivity.sc relay_SK2_rout.out:RD.from_SLR2:32 --connectivity.slr SK0:SLR0 --connectivity.slr SK1:SLR1 --connectivity.slr SK2:SLR2 --connectivity.slr VL:SLR0 --connectivity.slr RD:SLR0 --connectivity.slr relay_SK2_vin:SLR1 --connectivity.slr relay_SK2_rout:SLR1 --connectivity.sp SK0.matrix_hbm_0:HBM[0] --connectivity.sp SK0.matrix_hbm_1:HBM[1] --connectivity.sp SK0.matrix_hbm_2:HBM[2] --connectivity.sp SK0.matrix_hbm_3:HBM[3] --connectivity.sp SK1.matrix_hbm_4:HBM[4] --connectivity.sp SK1.matrix_hbm_5:HBM[5] --connectivity.sp SK1.matrix_hbm_6:HBM[6] --connectivity.sp SK1.matrix_hbm_7:HBM[7] --connectivity.sp SK1.matrix_hbm_8:HBM[8] --connectivity.sp SK1.matrix_hbm_9:HBM[9] --connectivity.sp SK2.matrix_hbm_10:HBM[10] --connectivity.sp SK2.matrix_hbm_11:HBM[11] --connectivity.sp SK2.matrix_hbm_12:HBM[12] --connectivity.sp SK2.matrix_hbm_13:HBM[13] --connectivity.sp SK2.matrix_hbm_14:HBM[14] --connectivity.sp SK2.matrix_hbm_15:HBM[15] --connectivity.sp VL.packed_dense_vector:HBM[20:21] --connectivity.sp RD.packed_dense_result:HBM[20:21] --define FP_STALL --include ./libfpga --input_files _x.hw/spmv_sk0.xo --input_files _x.hw/spmv_sk1.xo --input_files _x.hw/spmv_sk2.xo --input_files _x.hw/spmv_vector_loader.xo --input_files _x.hw/spmv_result_drain.xo --input_files _x.hw/k2k_relay.xo --link --optimize 3 --output build_dir.hw/spmv.xclbin --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --report_level 0 --save-temps --target hw --temp_dir ./build_dir.hw 
   Options:       --config spmv.ini
                  --connectivity.nk spmv_sk0:1:SK0
                  --connectivity.nk spmv_sk1:1:SK1
                  --connectivity.nk spmv_sk2:1:SK2
                  --connectivity.nk spmv_vector_loader:1:VL
                  --connectivity.nk spmv_result_drain:1:RD
                  --connectivity.nk k2k_relay:2:relay_SK2_vin.relay_SK2_rout
                  --connectivity.sc VL.to_SLR0:SK0.vec_in:32
                  --connectivity.sc VL.to_SLR1:SK1.vec_in:32
                  --connectivity.sc VL.to_SLR2:relay_SK2_vin.in:32
                  --connectivity.sc relay_SK2_vin.out:SK2.vec_in:32
                  --connectivity.sc SK0.res_out:RD.from_SLR0:32
                  --connectivity.sc SK1.res_out:RD.from_SLR1:32
                  --connectivity.sc SK2.res_out:relay_SK2_rout.in:32
                  --connectivity.sc relay_SK2_rout.out:RD.from_SLR2:32
                  --connectivity.slr SK0:SLR0
                  --connectivity.slr SK1:SLR1
                  --connectivity.slr SK2:SLR2
                  --connectivity.slr VL:SLR0
                  --connectivity.slr RD:SLR0
                  --connectivity.slr relay_SK2_vin:SLR1
                  --connectivity.slr relay_SK2_rout:SLR1
                  --connectivity.sp SK0.matrix_hbm_0:HBM[0]
                  --connectivity.sp SK0.matrix_hbm_1:HBM[1]
                  --connectivity.sp SK0.matrix_hbm_2:HBM[2]
                  --connectivity.sp SK0.matrix_hbm_3:HBM[3]
                  --connectivity.sp SK1.matrix_hbm_4:HBM[4]
                  --connectivity.sp SK1.matrix_hbm_5:HBM[5]
                  --connectivity.sp SK1.matrix_hbm_6:HBM[6]
                  --connectivity.sp SK1.matrix_hbm_7:HBM[7]
                  --connectivity.sp SK1.matrix_hbm_8:HBM[8]
                  --connectivity.sp SK1.matrix_hbm_9:HBM[9]
                  --connectivity.sp SK2.matrix_hbm_10:HBM[10]
                  --connectivity.sp SK2.matrix_hbm_11:HBM[11]
                  --connectivity.sp SK2.matrix_hbm_12:HBM[12]
                  --connectivity.sp SK2.matrix_hbm_13:HBM[13]
                  --connectivity.sp SK2.matrix_hbm_14:HBM[14]
                  --connectivity.sp SK2.matrix_hbm_15:HBM[15]
                  --connectivity.sp VL.packed_dense_vector:HBM[20:21]
                  --connectivity.sp RD.packed_dense_result:HBM[20:21]
                  --define FP_STALL
                  --include ./libfpga
                  --input_files _x.hw/spmv_sk0.xo
                  --input_files _x.hw/spmv_sk1.xo
                  --input_files _x.hw/spmv_sk2.xo
                  --input_files _x.hw/spmv_vector_loader.xo
                  --input_files _x.hw/spmv_result_drain.xo
                  --input_files _x.hw/k2k_relay.xo
                  --link
                  --optimize 3
                  --output build_dir.hw/spmv.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./build_dir.hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
