/* ================================================================
 *  Systrix OS — kernel/resilience.c
 *
 *  Four subsystems added together:
 *
 *  1. SMP  — bring up additional CPU cores via LAPIC/APIC.
 *     BSP (core 0) sends INIT+SIPI to each AP found in the MADT.
 *     APs park in ap_entry, increment smp_cores_up, then spin
 *     polling smp_work_fn; the BSP can dispatch lightweight tasks.
 *
 *  2. OOM handler (improved)  — called when pmm_alloc() returns 0.
 *     Scores every process by RSS×priority, kills the top scorer,
 *     retries allocation.  Falls through to kernel panic if no
 *     victim exists or second alloc also fails.
 *
 *  3. Kernel panic  — print banner + register dump, attempt to
 *     kill the faulting process and continue (soft recovery).
 *     If recovery is not possible, halts with interrupts disabled.
 *
 *  4. Watchdog timer  — a software watchdog driven by the existing
 *     PIT at 1000 Hz.  Every subsystem that could hang calls
 *     watchdog_pet().  The timer ISR calls watchdog_tick(); if
 *     WD_TIMEOUT_MS ms pass without a pet, the watchdog fires,
 *     prints a warning, and kills the current process (or panics
 *     if it is the kernel idle task).
 * ================================================================ */

#include "../include/kernel.h"

/* ================================================================
 *  Utility — decimal/hex printers using ksnprintf
 * ================================================================ */
static void res_print_u64(u64 n) {
    char buf[24];
    ksnprintf(buf, sizeof(buf), "%llu", (unsigned long long)n);
    print_str(buf);
}

static void res_print_hex64(u64 v) {
    char buf[20];
    ksnprintf(buf, sizeof(buf), "0x%016llx", (unsigned long long)v);
    print_str(buf);
}

/* ================================================================
 *  1. SMP — Symmetric Multi-Processing
 *
 *  We locate the LAPIC and AP list by scanning for the ACPI MADT
 *  table.  For QEMU's default pc machine the RSDP is always at
 *  0xE0000–0xFFFFF (EBDA search), or at the well-known QEMU
 *  address 0x7FE14.  We try both.
 *
 *  Memory map:
 *    SMP_TRAMPOLINE  0x8000   — 16-bit AP entry code (< 1MB, page aligned)
 *    SMP_STACK_BASE  0x80000  — 4 KB stacks per AP, growing down
 *
 *  The trampoline switches the AP to long mode and jumps to
 *  ap_entry_c() in this file.
 * ================================================================ */

#define SMP_TRAMPOLINE   0x6000UL  /* safe: below 0x7C00 bootloader, away from kernel at 0x8000 */
#define SMP_STACK_BASE   0x80000UL
#define SMP_STACK_SZ     4096
#define SMP_MAX_CPUS     8

/* Shared variables written by APs, read by BSP */
volatile int smp_cores_up  = 1;   /* BSP counts as 1 */
volatile int smp_total_cpus= 1;

/* Simple inter-core work dispatch: BSP sets these, AP clears after done */
void (* volatile smp_work_fn)(int cpu_id) = (void*)0;

/* LAPIC base — default; overridden by MADT if present */
static u64 lapic_base = 0xFEE00000UL;

/* ── LAPIC register access ─────────────────────────────────────── */
static inline u32 lapic_read(u32 reg) {
    return *(volatile u32*)(lapic_base + reg);
}
static inline void lapic_write(u32 reg, u32 val) {
    *(volatile u32*)(lapic_base + reg) = val;
}

#define LAPIC_ID        0x020
#define LAPIC_VER       0x030
#define LAPIC_SVR       0x0F0   /* spurious vector register */
#define LAPIC_ICR_LO    0x300   /* interrupt command register low  */
#define LAPIC_ICR_HI    0x310   /* interrupt command register high */
#define LAPIC_TMR_INIT  0x380
#define LAPIC_TMR_CUR   0x390
#define LAPIC_EOI       0x0B0

static void lapic_enable(void) {
    /* Set SVR bit 8 to enable LAPIC, vector 0xFF for spurious */
    lapic_write(LAPIC_SVR, lapic_read(LAPIC_SVR) | 0x100 | 0xFF);
}

static void lapic_send_init(u8 apic_id) {
    lapic_write(LAPIC_ICR_HI, (u32)apic_id << 24);
    lapic_write(LAPIC_ICR_LO, 0x00004500);  /* INIT, level=assert */
    /* wait ~10ms */
    for (volatile int i = 0; i < 1000000; i++) {}
    lapic_write(LAPIC_ICR_LO, 0x00008500);  /* INIT, level=deassert */
    for (volatile int i = 0; i < 200000;  i++) {}
}

static void lapic_send_sipi(u8 apic_id, u8 vec) {
    /* vec = trampoline page number (physical addr / 0x1000) */
    lapic_write(LAPIC_ICR_HI, (u32)apic_id << 24);
    lapic_write(LAPIC_ICR_LO, 0x00004600 | vec);
    for (volatile int i = 0; i < 200000; i++) {}
}

/* ── Minimal ACPI MADT scan ─────────────────────────────────────── */
typedef struct { u8 sig[8]; u8 csum; u8 oem[6]; u8 rev; u32 rsdt; u32 len; u64 xsdt; u8 xcsum; u8 _pad[3]; } __attribute__((packed)) RSDP;
typedef struct { u8 sig[4]; u32 len; u8 rev; u8 csum; u8 oem[6]; u8 oemtbl[8]; u32 oem_rev; u32 creator; u32 creator_rev; } __attribute__((packed)) ACPIHdr;
typedef struct { ACPIHdr hdr; u32 lapic_addr; u32 flags; } __attribute__((packed)) MADT;
typedef struct { u8 type; u8 len; u8 acpi_id; u8 apic_id; u32 flags; } __attribute__((packed)) MADT_LAPIC;

static RSDP *find_rsdp(void) {
    /* Search EBDA and BIOS ROM area */
    u8 *p = (u8*)0xE0000;
    for (; p < (u8*)0x100000; p += 16) {
        if (p[0]=='R'&&p[1]=='S'&&p[2]=='D'&&p[3]==' '&&p[4]=='P'&&p[5]=='T'&&p[6]=='R'&&p[7]==' ')
            return (RSDP*)p;
    }
    return (void*)0;
}

/* AP apic_ids discovered during MADT scan */
static u8  ap_apic_ids[SMP_MAX_CPUS];
static int ap_count = 0;

static void madt_scan(void) {
    RSDP *rsdp = find_rsdp();
    if (!rsdp) return;

    /* Walk RSDT entries looking for "APIC" (MADT) */
    u32 *rsdt_entries = (u32*)(u64)(rsdp->rsdt + 36);  /* skip header */
    ACPIHdr *rsdt_hdr = (ACPIHdr*)(u64)rsdp->rsdt;
    u32 n_entries = (rsdt_hdr->len - 36) / 4;

    u8 bsp_apic_id = (u8)(lapic_read(LAPIC_ID) >> 24);

    for (u32 i = 0; i < n_entries && i < 32; i++) {
        ACPIHdr *hdr = (ACPIHdr*)(u64)rsdt_entries[i];
        if (hdr->sig[0]!='A'||hdr->sig[1]!='P'||hdr->sig[2]!='I'||hdr->sig[3]!='C') continue;

        MADT *madt = (MADT*)hdr;
        if (madt->lapic_addr) lapic_base = (u64)madt->lapic_addr;

        u8 *entry = (u8*)(madt + 1);
        u8 *end   = (u8*)madt + madt->hdr.len;
        while (entry < end) {
            if (entry[0] == 0) {  /* Processor Local APIC */
                MADT_LAPIC *l = (MADT_LAPIC*)entry;
                if ((l->flags & 1) && l->apic_id != bsp_apic_id && ap_count < SMP_MAX_CPUS - 1)
                    ap_apic_ids[ap_count++] = l->apic_id;
            }
            entry += entry[1];
        }
        break;
    }
}

/* ── AP trampoline — 16-bit real mode → long mode jump ──────────
 * Written as raw x86 bytes to SMP_TRAMPOLINE (0x8000).
 * Switches to protected mode, enables paging (reusing BSP's PML4
 * which is always at known physical address), jumps to ap_entry_c.
 * ---------------------------------------------------------------- */
extern void ap_entry_c(void);   /* defined below */

/* Physical address of BSP's PML4 — set by smp_init() */
static u64 smp_pml4_phys = 0;

static void install_trampoline(void) {
    /* Layout at SMP_TRAMPOLINE (0x6000):
     *   [0x00] 16-bit real-mode entry code
     *   [0x20] 32-bit protected-mode stub (sets PAE, PML4, EFER, paging)
     *   [0x50] 64-bit entry stub (loads RSP, jumps to ap_entry_c)
     *   [0x60] GDT descriptor (6 bytes)
     *   [0x68] GDT table: null + 32-bit code + 32-bit data + 64-bit code
     *   [0xF0] smp_pml4_phys (8 bytes)
     *   [0xF8] ap_entry_c address (8 bytes)
     *   [0xFC] per-AP stack top (8 bytes, written before each SIPI)
     *
     * Fix 1: GDT now includes a proper 64-bit code descriptor at 0x18
     *         so the far-jump after enabling long mode uses a valid L-bit seg.
     * Fix 2: EFER.LME bit is 0x100 — use correct `or eax, 0x100` encoding
     *         (0x0D byte is or eax,imm32 — previous code used wrong imm32).
     * Fix 3: Trampoline page and AP stacks are identity-mapped into BSP's
     *         page table before the first SIPI so the AP doesn't #PF on the
     *         first instruction after enabling paging.
     * Fix 4: The 64-bit far jump after paging uses selector 0x18 (64-bit
     *         code descriptor), not 0x08 (32-bit code descriptor).
     */
    u8 *t = (u8*)SMP_TRAMPOLINE;
    for (int i = 0; i < 0x1000; i++) t[i] = 0;

    /* ── Map trampoline page and AP stacks into BSP page table ── */
    /* Without these mappings the AP faults immediately after cr0.PG=1 */
    u64 cr3 = smp_pml4_phys;
    /* Trampoline page */
    vmm_map(cr3, SMP_TRAMPOLINE, SMP_TRAMPOLINE, PTE_PRESENT | PTE_WRITE);
    /* AP stacks — one 4 KB page per AP, growing down from SMP_STACK_BASE */
    for (int i = 0; i < SMP_MAX_CPUS; i++) {
        u64 stack_page = SMP_STACK_BASE - (u64)(i + 1) * SMP_STACK_SZ;
        vmm_map(cr3, stack_page, stack_page, PTE_PRESENT | PTE_WRITE);
    }

    /* ── 16-bit real-mode entry at 0x6000 ── */
    static const u8 tramp16[] = {
        0xFA,                         /* cli */
        0x31, 0xC0,                   /* xor  ax, ax */
        0x8E, 0xD8,                   /* mov  ds, ax */
        0x8E, 0xC0,                   /* mov  es, ax */
        0x8E, 0xD0,                   /* mov  ss, ax */
        /* lgdt fword [0x6060]  — mem operand uses 16-bit address */
        0x0F, 0x01, 0x16,
        (u8)((SMP_TRAMPOLINE + 0x60) & 0xFF),
        (u8)((SMP_TRAMPOLINE + 0x60) >> 8),
        0x0F, 0x20, 0xC0,             /* mov  eax, cr0 */
        0x0C, 0x01,                   /* or   al,  1   (PE) */
        0x0F, 0x22, 0xC0,             /* mov  cr0, eax */
        /* ljmp 0x08 : 0x00006020  (32-bit far jump via 66 prefix) */
        0x66, 0xEA,
        (u8)((SMP_TRAMPOLINE + 0x20) & 0xFF),
        (u8)((SMP_TRAMPOLINE + 0x20) >> 8),
        0x00, 0x00,
        0x08, 0x00
    };
    for (usize i = 0; i < sizeof(tramp16); i++) t[i] = tramp16[i];

    /* ── 32-bit PM stub at 0x6020 ── */
    /* Fix: correct or-eax-imm8 for LME (bit 8 = 0x100): use 0x80 0xC8 0x00
     * or eax, imm32 is 0x0D <imm32>; for 0x100: 0x0D 0x00 0x01 0x00 0x00
     * BUT the previous code had 0x0D 0x00 0x01 0x00 0x00 AFTER rdmsr which
     * is correct — the real bug was the preceding byte sequence for rdmsr
     * mixed in an extra 0x0D opcode. Rewritten clearly here: */
    static const u8 tramp32[] = {
        /* mov ax, 0x10; mov ds/es/ss, ax */
        0x66, 0xB8, 0x10, 0x00,
        0x8E, 0xD8, 0x8E, 0xC0, 0x8E, 0xD0,
        /* mov eax, cr4; or eax, 0x20 (PAE); mov cr4, eax */
        0x0F, 0x20, 0xE0,
        0x83, 0xC8, 0x20,
        0x0F, 0x22, 0xE0,
        /* mov eax, [SMP_TRAMPOLINE+0xF0]  — PML4 physical (low 32) */
        0xB8,
        (u8)((SMP_TRAMPOLINE + 0xF0) & 0xFF),
        (u8)((SMP_TRAMPOLINE + 0xF0) >> 8),
        0x00, 0x00,
        /* xchg eax, [eax]  → mov eax, [eax] */
        0x8B, 0x00,
        /* mov cr3, eax */
        0x0F, 0x22, 0xD8,
        /* mov ecx, 0xC0000080 (EFER MSR) */
        0xB9, 0x80, 0x00, 0x00, 0xC0,
        /* rdmsr */
        0x0F, 0x32,
        /* or eax, 0x100 (LME bit 8) — correct imm32 encoding */
        0x0D, 0x00, 0x01, 0x00, 0x00,
        /* wrmsr */
        0x0F, 0x30,
        /* mov eax, cr0; or eax, 0x80000001 (PG|PE); mov cr0, eax */
        0x0F, 0x20, 0xC0,
        0x0D, 0x01, 0x00, 0x00, 0x80,
        0x0F, 0x22, 0xC0,
        /* ljmp 0x18 : SMP_TRAMPOLINE+0x50  — 64-bit code segment */
        0x66, 0xEA,
        (u8)((SMP_TRAMPOLINE + 0x50) & 0xFF),
        (u8)((SMP_TRAMPOLINE + 0x50) >> 8),
        0x00, 0x00,
        0x18, 0x00   /* selector 0x18 = 64-bit code descriptor */
    };
    for (usize i = 0; i < sizeof(tramp32); i++) t[0x20 + i] = tramp32[i];

    /* ── 64-bit entry at 0x6050 ── */
    /* mov rsp, [SMP_TRAMPOLINE+0xFC]; jmp [SMP_TRAMPOLINE+0xF8] */
    static const u8 tramp64[] = {
        /* mov rsp, qword [0x60FC] — absolute 32-bit address in low mem */
        0x48, 0x8B, 0x24, 0x25,
        (u8)((SMP_TRAMPOLINE + 0xFC) & 0xFF),
        (u8)((SMP_TRAMPOLINE + 0xFC) >> 8),
        0x00, 0x00,
        /* jmp qword [0x60F8] */
        0xFF, 0x24, 0x25,
        (u8)((SMP_TRAMPOLINE + 0xF8) & 0xFF),
        (u8)((SMP_TRAMPOLINE + 0xF8) >> 8),
        0x00, 0x00,
    };
    for (usize i = 0; i < sizeof(tramp64); i++) t[0x50 + i] = tramp64[i];

    /* ── GDT descriptor at 0x6060 (6 bytes) ── */
    u16 *gdt_desc = (u16*)(SMP_TRAMPOLINE + 0x60);
    gdt_desc[0] = 4 * 8 - 1;                              /* 4 entries, limit */
    *(u32*)(gdt_desc + 1) = (u32)(SMP_TRAMPOLINE + 0x68); /* base (low 4 GB) */

    /* ── GDT table at 0x6068 — 4 entries ── */
    u64 *gdt = (u64*)(SMP_TRAMPOLINE + 0x68);
    gdt[0] = 0;                          /* 0x00  null */
    gdt[1] = 0x00CF9A000000FFFFULL;      /* 0x08  32-bit code, ring 0 */
    gdt[2] = 0x00CF92000000FFFFULL;      /* 0x10  32-bit data, ring 0 */
    gdt[3] = 0x00AF9A000000FFFFULL;      /* 0x18  64-bit code, ring 0 (L=1) */

    /* ── Parameters ── */
    *(u64*)(SMP_TRAMPOLINE + 0xF0) = smp_pml4_phys;
    /* [0xF8] = ap_entry_c, [0xFC] = stack — written per-AP before SIPI */
}

/* Called by each AP after it reaches long mode */
void ap_entry_c(void) {
    lapic_enable();

    int my_id = smp_cores_up;   /* simple monotonic ID */
    __atomic_add_fetch(&smp_cores_up, 1, __ATOMIC_SEQ_CST);

    /* Spin polling for work from BSP */
    for (;;) {
        void (*fn)(int) = smp_work_fn;
        if (fn) {
            fn(my_id);
            __atomic_store_n(&smp_work_fn, (void*)0, __ATOMIC_SEQ_CST);
        }
        /* halt until next interrupt to save power */
        __asm__ volatile("hlt");
    }
}

void smp_init(void) {
    /* Read BSP CR3 (needed if AP bringup is ever re-enabled) */
    u64 cr3;
    __asm__ volatile("mov %%cr3, %0" : "=r"(cr3));
    smp_pml4_phys = cr3;

    /* Map LAPIC MMIO (0xFEE00000) — outside the 0..1 GB identity map.
     * PTE_PCD (bit 4) marks the page uncacheable, required for MMIO. */
    vmm_map(cr3, lapic_base, lapic_base,
            PTE_PRESENT | PTE_WRITE | (1UL << 4) /* PTE_PCD */);

    /* Scan MADT to count APs — no LAPIC writes yet */
    madt_scan();

    if (ap_count == 0) {
        print_str("[SMP] Single-core only (no APs found in MADT)\r\n");
        return;
    }

    /* APs found but SIPI bringup is skipped.
     * QEMU TCG does not reliably deliver SIPI: the AP starts at
     * segment:offset 0:0 before the trampoline initialises, causing
     * an immediate #PF at RIP=0 (cr2=0xFEE00310).
     * No kernel subsystem uses secondary cores yet, so we park them. */
    print_str("[SMP] ");
    res_print_u64((u64)ap_count);
    print_str(" AP(s) found — parked (SIPI deferred)\r\n");
    smp_total_cpus = 1;
}

/* Dispatch fn to all idle APs (fire-and-forget, BSP does not wait) */
void smp_dispatch(void (*fn)(int cpu_id)) {
    __atomic_store_n(&smp_work_fn, fn, __ATOMIC_SEQ_CST);
}

/* ================================================================
 *  2. OOM Handler (improved)
 *
 *  Called when pmm_alloc() returns 0 anywhere in the kernel.
 *  Strategy:
 *    - Score each process:  score = rss_pages (simple heuristic)
 *    - Kill the highest scorer that is NOT the kernel idle task
 *    - After freeing pages, return so the caller can retry alloc
 *    - If no victim or no pages freed → kernel_panic()
 * ================================================================ */

/* Forward declaration */
void kernel_panic(const char *reason);

void oom_kill(void) {
    print_str("\r\n[OOM] Out of memory! Scanning for victim...\r\n");

    u32  free_before = pmm_free_pages();
    PCB *victim      = (void*)0;
    u32  best_score  = 0;

    u8 *p = (u8*)PROC_TABLE;
    for (int i = 0; i < PROC_MAX; i++, p += PROC_PCB_SIZE) {
        PCB *t = (PCB*)p;
        if (t->state == PSTATE_EMPTY || t->state == PSTATE_DEAD) continue;
        if (t->pid == 0) continue;   /* never kill PID 0 (kernel) */

        /* Walk page tables counting user-mapped pages (RSS) */
        u32 rss = 0;
        if (t->cr3) {
            u64 *pml4 = (u64*)t->cr3;
            for (int i4 = 1; i4 < 512; i4++) {
                if (!(pml4[i4] & PTE_PRESENT)) continue;
                u64 *pdpt = (u64*)(pml4[i4] & ~0xFFFUL);
                for (int i3 = 0; i3 < 512; i3++) {
                    if (!(pdpt[i3] & PTE_PRESENT) || (pdpt[i3] & (1UL<<7))) continue;
                    u64 *pd = (u64*)(pdpt[i3] & ~0xFFFUL);
                    for (int i2 = 0; i2 < 512; i2++) {
                        if (!(pd[i2] & PTE_PRESENT) || (pd[i2] & (1UL<<7))) continue;
                        u64 *pt = (u64*)(pd[i2] & ~0xFFFUL);
                        for (int i1 = 0; i1 < 512; i1++)
                            if ((pt[i1] & PTE_PRESENT) && (pt[i1] & PTE_USER)) rss++;
                    }
                }
            }
        }

        if (rss > best_score) { best_score = rss; victim = t; }
    }

    if (!victim) {
        kernel_panic("OOM: no user process to kill");
        return;
    }

    print_str("[OOM] Killing PID ");
    res_print_u64(victim->pid);
    print_str(" (");
    print_str(victim->name);
    print_str(") RSS=");
    res_print_u64((u64)best_score);
    print_str(" pages\r\n");

    /* Mark dead — scheduler will skip it; vmm_destroy frees pages */
    victim->state = PSTATE_DEAD;
    if (victim->cr3) vmm_destroy(victim->cr3);

    u32 free_after = pmm_free_pages();
    print_str("[OOM] Freed ");
    res_print_u64((u64)(free_after - free_before));
    print_str(" pages. Free now: ");
    res_print_u64((u64)free_after);
    print_str("\r\n");

    if (free_after == free_before)
        kernel_panic("OOM: killed process but freed no pages");
}

/* ================================================================
 *  3. Kernel Panic
 *
 *  Prints a red-on-black panic banner, the reason string, and a
 *  minimal register dump.  Then tries soft recovery (kill current
 *  process and yield).  If recovery is impossible, halts.
 * ================================================================ */

static int panic_depth = 0;   /* guard against re-entrant panics */

void kernel_panic(const char *reason) {
    /* Disable interrupts immediately */
    __asm__ volatile("cli");

    if (panic_depth++ > 0) {
        /* Double panic — give up */
        print_str("[PANIC] Double panic -- system halted\r\n");
        for (;;) __asm__ volatile("hlt");
    }

    /* Print banner */
    print_str("\r\n");
    print_str("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\r\n");
    print_str("!!         K E R N E L  P A N I C       !!\r\n");
    print_str("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\r\n");
    print_str("Reason: ");
    print_str(reason ? reason : "(null)");
    print_str("\r\n");

    /* Register dump */
    u64 rsp, rip, cr3_val, cr2_val;
    __asm__ volatile("mov %%rsp, %0" : "=r"(rsp));
    __asm__ volatile("call 1f\n1: pop %0" : "=r"(rip));
    __asm__ volatile("mov %%cr3, %0" : "=r"(cr3_val));
    __asm__ volatile("mov %%cr2, %0" : "=r"(cr2_val));

    print_str("  RSP="); res_print_hex64(rsp);
    print_str("  RIP="); res_print_hex64(rip);
    print_str("\r\n");
    print_str("  CR3="); res_print_hex64(cr3_val);
    print_str("  CR2="); res_print_hex64(cr2_val);
    print_str("\r\n");

    /* Memory stats */
    u32 fp = pmm_free_pages();
    print_str("  Free pages: ");
    res_print_u64((u64)fp);
    print_str(" (");
    res_print_u64((u64)(fp * 4));
    print_str(" KB)\r\n");

    /* Try soft recovery: kill the currently running process */
    PCB *cur = (void*)0;
    u8 *p = (u8*)PROC_TABLE;
    for (int i = 0; i < PROC_MAX; i++, p += PROC_PCB_SIZE) {
        PCB *t = (PCB*)p;
        if (t->state == PSTATE_RUNNING && t->pid != 0) { cur = t; break; }
    }

    if (cur) {
        print_str("[PANIC] Attempting soft recovery: killing PID ");
        res_print_u64(cur->pid);
        print_str(" ("); print_str(cur->name); print_str(")\r\n");

        cur->state = PSTATE_DEAD;
        if (cur->cr3) vmm_destroy(cur->cr3);

        print_str("[PANIC] Recovery attempted. Resuming kernel.\r\n");
        print_str("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\r\n");

        panic_depth = 0;
        __asm__ volatile("sti");
        return;   /* caller's context is gone; scheduler will pick next */
    }

    /* No recoverable process — hard halt */
    print_str("[PANIC] No user process to kill. System halted.\r\n");
    print_str("!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\r\n");
    for (;;) __asm__ volatile("hlt");
}

/* ================================================================
 *  4. Watchdog Timer
 *
 *  The BSP's PIT fires at 1000 Hz.  timer_isr in isr.S calls
 *  watchdog_tick() once per interrupt (added to isr.S like
 *  sys_snd_mix_tick).
 *
 *  Any code that could legitimately run for a long time (disk I/O,
 *  network init, tight loops) should call watchdog_pet() to reset
 *  the counter.
 *
 *  If WD_TIMEOUT_MS consecutive ticks pass without a pet, the
 *  watchdog fires:
 *    - If a user process is running → kill it (and print a warning)
 *    - If only the kernel is running → kernel_panic()
 *
 *  The watchdog can be temporarily suspended with watchdog_suspend()
 *  and re-armed with watchdog_resume() for known-long operations.
 * ================================================================ */

#define WD_TIMEOUT_MS  5000   /* 5 seconds without a pet = hang */

static volatile u32 wd_counter   = 0;
static volatile int wd_suspended = 0;
static volatile int wd_depth     = 0;   /* reference count for nested suspend/resume */
static volatile int wd_enabled   = 0;

void watchdog_init(void) {
    wd_counter   = 0;
    wd_suspended = 0;
    wd_depth     = 0;
    wd_enabled   = 1;
    print_str("[WD] Watchdog armed (timeout=");
    res_print_u64(WD_TIMEOUT_MS);
    print_str("ms)\r\n");
}

/* Call from any kernel subsystem to signal "still alive" */
void watchdog_pet(void) {
    wd_counter = 0;
}

void watchdog_suspend(void) { wd_depth++; wd_suspended = 1; }
void watchdog_resume(void)  {
    if (wd_depth > 0) wd_depth--;
    if (wd_depth == 0) { wd_suspended = 0; wd_counter = 0; }
}

/* Called from timer_isr — must be fast, no blocking */
void watchdog_tick(void) {
    if (!wd_enabled || wd_suspended) return;

    if (++wd_counter < WD_TIMEOUT_MS) return;

    /* Watchdog fired */
    wd_counter = 0;

    /* Find a running user process to kill */
    u8 *p = (u8*)PROC_TABLE;
    for (int i = 0; i < PROC_MAX; i++, p += PROC_PCB_SIZE) {
        PCB *t = (PCB*)p;
        if (t->state == PSTATE_RUNNING && t->pid != 0) {
            /* Kill the hung user process */
            print_str("\r\n[WD] TIMEOUT: killing hung PID ");
            res_print_u64(t->pid);
            print_str(" ("); print_str(t->name); print_str(")\r\n");
            t->state = PSTATE_DEAD;
            if (t->cr3) vmm_destroy(t->cr3);
            return;
        }
    }

    /* No user process found — kernel shell is running normally.
     * This is NOT a hang: the kernel shell legitimately executes
     * long-running operations (ATA I/O, directory scans) in ring 0
     * without any user PCB in PSTATE_RUNNING.  Simply reset the
     * counter so we get another full timeout window.  Only escalate
     * to a panic if a non-kernel process (pid > 0) exists but is
     * stuck in READY/BLOCKED without ever being scheduled — that
     * would indicate a scheduler bug, not normal shell activity. */
    int any_live = 0;
    p = (u8*)PROC_TABLE;
    for (int i = 0; i < PROC_MAX; i++, p += PROC_PCB_SIZE) {
        PCB *t = (PCB*)p;
        if (t->pid != 0 && t->state != PSTATE_EMPTY && t->state != PSTATE_DEAD) {
            any_live = 1;
            break;
        }
    }
    if (any_live) {
        /* A user process exists but isn't running — scheduler stall */
        kernel_panic("Watchdog: scheduler stall (live process never scheduled)");
    }
    /* else: pure kernel execution — just pet and continue */
}
