// Seed: 3670892423
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  wire id_6, id_7;
  logic id_8, id_9;
  wire id_10;
  assign id_9 = id_9;
endmodule
program module_1 #(
    parameter id_0 = 32'd77
) (
    input wand _id_0
);
  logic [7:0][id_0] id_2;
  ;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
endprogram
module module_2 (
    output tri id_0
);
  wire id_2;
  wire [-1 'd0 : 1] id_3;
  bufif0 primCall (id_0, id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
