
Zone3_LOCAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c51c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800c630  0800c630  0000d630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca64  0800ca64  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca64  0800ca64  0000da64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca6c  0800ca6c  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca6c  0800ca6c  0000da6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca70  0800ca70  0000da70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800ca74  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d44  200001dc  0800cc50  0000e1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f20  0800cc50  0000ef20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a2e  00000000  00000000  0000e205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000395e  00000000  00000000  00026c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  0002a598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000111a  00000000  00000000  0002bba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a624  00000000  00000000  0002ccba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018cae  00000000  00000000  000472de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095fd7  00000000  00000000  0005ff8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5f63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d40  00000000  00000000  000f5fa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000fcce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c614 	.word	0x0800c614

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800c614 	.word	0x0800c614

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <Init_Accel>:
static const float alpha = 0.2f;

float ax, ay, az;


void Init_Accel(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	@ 0x30
 8000f94:	af04      	add	r7, sp, #16

	  uint8_t val;
	  // 
	  val = 0x00; // 0000 1000 -> Measur .
 8000f96:	2300      	movs	r3, #0
 8000f98:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_POWER_CTL, 1, &val, 1, 100);
 8000f9a:	2364      	movs	r3, #100	@ 0x64
 8000f9c:	9302      	str	r3, [sp, #8]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	1c7b      	adds	r3, r7, #1
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	222d      	movs	r2, #45	@ 0x2d
 8000faa:	21a6      	movs	r1, #166	@ 0xa6
 8000fac:	4885      	ldr	r0, [pc, #532]	@ (80011c4 <Init_Accel+0x234>)
 8000fae:	f003 fa49 	bl	8004444 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f001 fcac 	bl	8002910 <HAL_Delay>

	  val = 0x08; // 0000 1000 -> Measur .
 8000fb8:	2308      	movs	r3, #8
 8000fba:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_POWER_CTL, 1, &val, 1, 100);
 8000fbc:	2364      	movs	r3, #100	@ 0x64
 8000fbe:	9302      	str	r3, [sp, #8]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	9301      	str	r3, [sp, #4]
 8000fc4:	1c7b      	adds	r3, r7, #1
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	222d      	movs	r2, #45	@ 0x2d
 8000fcc:	21a6      	movs	r1, #166	@ 0xa6
 8000fce:	487d      	ldr	r0, [pc, #500]	@ (80011c4 <Init_Accel+0x234>)
 8000fd0:	f003 fa38 	bl	8004444 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8000fd4:	200a      	movs	r0, #10
 8000fd6:	f001 fc9b 	bl	8002910 <HAL_Delay>

	  //  +-2g, FULL-RES
	  val = 0x08;
 8000fda:	2308      	movs	r3, #8
 8000fdc:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATA_FORMAT, 1, &val, 1, 100);
 8000fde:	2364      	movs	r3, #100	@ 0x64
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	1c7b      	adds	r3, r7, #1
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2301      	movs	r3, #1
 8000fec:	2231      	movs	r2, #49	@ 0x31
 8000fee:	21a6      	movs	r1, #166	@ 0xa6
 8000ff0:	4874      	ldr	r0, [pc, #464]	@ (80011c4 <Init_Accel+0x234>)
 8000ff2:	f003 fa27 	bl	8004444 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8000ff6:	200a      	movs	r0, #10
 8000ff8:	f001 fc8a 	bl	8002910 <HAL_Delay>

	  // 100Hz - 0x0A
	  val = 0x09; //09 25Hz -> 1/25 = 40ms
 8000ffc:	2309      	movs	r3, #9
 8000ffe:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_BW_RATE, 1, &val, 1, 100);
 8001000:	2364      	movs	r3, #100	@ 0x64
 8001002:	9302      	str	r3, [sp, #8]
 8001004:	2301      	movs	r3, #1
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	1c7b      	adds	r3, r7, #1
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2301      	movs	r3, #1
 800100e:	222c      	movs	r2, #44	@ 0x2c
 8001010:	21a6      	movs	r1, #166	@ 0xa6
 8001012:	486c      	ldr	r0, [pc, #432]	@ (80011c4 <Init_Accel+0x234>)
 8001014:	f003 fa16 	bl	8004444 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8001018:	200a      	movs	r0, #10
 800101a:	f001 fc79 	bl	8002910 <HAL_Delay>

	  //  = INT1
	  val = 0x00;
 800101e:	2300      	movs	r3, #0
 8001020:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_INT_MAP, 1, &val, 1, 100);
 8001022:	2364      	movs	r3, #100	@ 0x64
 8001024:	9302      	str	r3, [sp, #8]
 8001026:	2301      	movs	r3, #1
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	1c7b      	adds	r3, r7, #1
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2301      	movs	r3, #1
 8001030:	222f      	movs	r2, #47	@ 0x2f
 8001032:	21a6      	movs	r1, #166	@ 0xa6
 8001034:	4863      	ldr	r0, [pc, #396]	@ (80011c4 <Init_Accel+0x234>)
 8001036:	f003 fa05 	bl	8004444 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 800103a:	200a      	movs	r0, #10
 800103c:	f001 fc68 	bl	8002910 <HAL_Delay>

	  //  Enable
	  val = 0x80;
 8001040:	2380      	movs	r3, #128	@ 0x80
 8001042:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_INT_ENABLE, 1, &val, 1, 100);
 8001044:	2364      	movs	r3, #100	@ 0x64
 8001046:	9302      	str	r3, [sp, #8]
 8001048:	2301      	movs	r3, #1
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	1c7b      	adds	r3, r7, #1
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	222e      	movs	r2, #46	@ 0x2e
 8001054:	21a6      	movs	r1, #166	@ 0xa6
 8001056:	485b      	ldr	r0, [pc, #364]	@ (80011c4 <Init_Accel+0x234>)
 8001058:	f003 f9f4 	bl	8004444 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 800105c:	200a      	movs	r0, #10
 800105e:	f001 fc57 	bl	8002910 <HAL_Delay>


    //  
    float ax_sum = 0, ay_sum = 0, az_sum = 0;
 8001062:	f04f 0300 	mov.w	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	61bb      	str	r3, [r7, #24]
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
    const int SAMPLES = 1000;
 8001074:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001078:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < 500; i++) { //   
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	e012      	b.n	80010a6 <Init_Accel+0x116>
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATAX0, I2C_MEMADD_SIZE_8BIT, accel_buf, 6, HAL_MAX_DELAY);
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2306      	movs	r3, #6
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	4b4f      	ldr	r3, [pc, #316]	@ (80011c8 <Init_Accel+0x238>)
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	2232      	movs	r2, #50	@ 0x32
 8001092:	21a6      	movs	r1, #166	@ 0xa6
 8001094:	484b      	ldr	r0, [pc, #300]	@ (80011c4 <Init_Accel+0x234>)
 8001096:	f003 facf 	bl	8004638 <HAL_I2C_Mem_Read>
        HAL_Delay(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f001 fc38 	bl	8002910 <HAL_Delay>
    for (int i = 0; i < 500; i++) { //   
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	3301      	adds	r3, #1
 80010a4:	613b      	str	r3, [r7, #16]
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80010ac:	dbe8      	blt.n	8001080 <Init_Accel+0xf0>
    }

    //  
    for (int i = 0; i < SAMPLES; i++) { //  
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	e054      	b.n	800115e <Init_Accel+0x1ce>
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATAX0,
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2306      	movs	r3, #6
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	4b42      	ldr	r3, [pc, #264]	@ (80011c8 <Init_Accel+0x238>)
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	2232      	movs	r2, #50	@ 0x32
 80010c6:	21a6      	movs	r1, #166	@ 0xa6
 80010c8:	483e      	ldr	r0, [pc, #248]	@ (80011c4 <Init_Accel+0x234>)
 80010ca:	f003 fab5 	bl	8004638 <HAL_I2C_Mem_Read>
                         I2C_MEMADD_SIZE_8BIT, accel_buf, 6, HAL_MAX_DELAY);
        int16_t rx = (int16_t)((accel_buf[1] << 8) | accel_buf[0]);
 80010ce:	4b3e      	ldr	r3, [pc, #248]	@ (80011c8 <Init_Accel+0x238>)
 80010d0:	785b      	ldrb	r3, [r3, #1]
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	021b      	lsls	r3, r3, #8
 80010d6:	b21a      	sxth	r2, r3
 80010d8:	4b3b      	ldr	r3, [pc, #236]	@ (80011c8 <Init_Accel+0x238>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	80fb      	strh	r3, [r7, #6]
        int16_t ry = (int16_t)((accel_buf[3] << 8) | accel_buf[2]);
 80010e2:	4b39      	ldr	r3, [pc, #228]	@ (80011c8 <Init_Accel+0x238>)
 80010e4:	78db      	ldrb	r3, [r3, #3]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	4b36      	ldr	r3, [pc, #216]	@ (80011c8 <Init_Accel+0x238>)
 80010ee:	789b      	ldrb	r3, [r3, #2]
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	4313      	orrs	r3, r2
 80010f4:	80bb      	strh	r3, [r7, #4]
        int16_t rz = (int16_t)((accel_buf[5] << 8) | accel_buf[4]);
 80010f6:	4b34      	ldr	r3, [pc, #208]	@ (80011c8 <Init_Accel+0x238>)
 80010f8:	795b      	ldrb	r3, [r3, #5]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	b21a      	sxth	r2, r3
 8001100:	4b31      	ldr	r3, [pc, #196]	@ (80011c8 <Init_Accel+0x238>)
 8001102:	791b      	ldrb	r3, [r3, #4]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	807b      	strh	r3, [r7, #2]

        ax_sum += rx;
 800110a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fd74 	bl	8000bfc <__aeabi_i2f>
 8001114:	4603      	mov	r3, r0
 8001116:	4619      	mov	r1, r3
 8001118:	69f8      	ldr	r0, [r7, #28]
 800111a:	f7ff fcbb 	bl	8000a94 <__addsf3>
 800111e:	4603      	mov	r3, r0
 8001120:	61fb      	str	r3, [r7, #28]
        ay_sum += ry;
 8001122:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fd68 	bl	8000bfc <__aeabi_i2f>
 800112c:	4603      	mov	r3, r0
 800112e:	4619      	mov	r1, r3
 8001130:	69b8      	ldr	r0, [r7, #24]
 8001132:	f7ff fcaf 	bl	8000a94 <__addsf3>
 8001136:	4603      	mov	r3, r0
 8001138:	61bb      	str	r3, [r7, #24]
        az_sum += rz;
 800113a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fd5c 	bl	8000bfc <__aeabi_i2f>
 8001144:	4603      	mov	r3, r0
 8001146:	4619      	mov	r1, r3
 8001148:	6978      	ldr	r0, [r7, #20]
 800114a:	f7ff fca3 	bl	8000a94 <__addsf3>
 800114e:	4603      	mov	r3, r0
 8001150:	617b      	str	r3, [r7, #20]
        HAL_Delay(1);
 8001152:	2001      	movs	r0, #1
 8001154:	f001 fbdc 	bl	8002910 <HAL_Delay>
    for (int i = 0; i < SAMPLES; i++) { //  
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	429a      	cmp	r2, r3
 8001164:	dba6      	blt.n	80010b4 <Init_Accel+0x124>
    }

    //  
    ax_offset = ax_sum / (float)SAMPLES;
 8001166:	68b8      	ldr	r0, [r7, #8]
 8001168:	f7ff fd48 	bl	8000bfc <__aeabi_i2f>
 800116c:	4603      	mov	r3, r0
 800116e:	4619      	mov	r1, r3
 8001170:	69f8      	ldr	r0, [r7, #28]
 8001172:	f7ff fe4b 	bl	8000e0c <__aeabi_fdiv>
 8001176:	4603      	mov	r3, r0
 8001178:	461a      	mov	r2, r3
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <Init_Accel+0x23c>)
 800117c:	601a      	str	r2, [r3, #0]
    ay_offset = ay_sum / (float)SAMPLES;
 800117e:	68b8      	ldr	r0, [r7, #8]
 8001180:	f7ff fd3c 	bl	8000bfc <__aeabi_i2f>
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	69b8      	ldr	r0, [r7, #24]
 800118a:	f7ff fe3f 	bl	8000e0c <__aeabi_fdiv>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <Init_Accel+0x240>)
 8001194:	601a      	str	r2, [r3, #0]
    az_offset = (az_sum / (float)SAMPLES) - 256.0f;
 8001196:	68b8      	ldr	r0, [r7, #8]
 8001198:	f7ff fd30 	bl	8000bfc <__aeabi_i2f>
 800119c:	4603      	mov	r3, r0
 800119e:	4619      	mov	r1, r3
 80011a0:	6978      	ldr	r0, [r7, #20]
 80011a2:	f7ff fe33 	bl	8000e0c <__aeabi_fdiv>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fc6f 	bl	8000a90 <__aeabi_fsub>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <Init_Accel+0x244>)
 80011b8:	601a      	str	r2, [r3, #0]
}
 80011ba:	bf00      	nop
 80011bc:	3720      	adds	r7, #32
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000240 	.word	0x20000240
 80011c8:	200001f8 	.word	0x200001f8
 80011cc:	20000200 	.word	0x20000200
 80011d0:	20000204 	.word	0x20000204
 80011d4:	20000208 	.word	0x20000208

080011d8 <Read_Accel>:

//DMA  
void Read_Accel(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af02      	add	r7, sp, #8
    HAL_I2C_Mem_Read_DMA(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATAX0,
 80011de:	2306      	movs	r3, #6
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <Read_Accel+0x20>)
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2301      	movs	r3, #1
 80011e8:	2232      	movs	r2, #50	@ 0x32
 80011ea:	21a6      	movs	r1, #166	@ 0xa6
 80011ec:	4803      	ldr	r0, [pc, #12]	@ (80011fc <Read_Accel+0x24>)
 80011ee:	f003 fc97 	bl	8004b20 <HAL_I2C_Mem_Read_DMA>
                         I2C_MEMADD_SIZE_8BIT, accel_buf, 6);
}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200001f8 	.word	0x200001f8
 80011fc:	20000240 	.word	0x20000240

08001200 <Accel_ProcessData>:

//DMA  
void Accel_ProcessData(void) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
    int16_t raw_ax = (int16_t)((accel_buf[1] << 8) | accel_buf[0]);
 8001206:	4b31      	ldr	r3, [pc, #196]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001208:	785b      	ldrb	r3, [r3, #1]
 800120a:	b21b      	sxth	r3, r3
 800120c:	021b      	lsls	r3, r3, #8
 800120e:	b21a      	sxth	r2, r3
 8001210:	4b2e      	ldr	r3, [pc, #184]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	4313      	orrs	r3, r2
 8001218:	81fb      	strh	r3, [r7, #14]
    int16_t raw_ay = (int16_t)((accel_buf[3] << 8) | accel_buf[2]);
 800121a:	4b2c      	ldr	r3, [pc, #176]	@ (80012cc <Accel_ProcessData+0xcc>)
 800121c:	78db      	ldrb	r3, [r3, #3]
 800121e:	b21b      	sxth	r3, r3
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21a      	sxth	r2, r3
 8001224:	4b29      	ldr	r3, [pc, #164]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	b21b      	sxth	r3, r3
 800122a:	4313      	orrs	r3, r2
 800122c:	81bb      	strh	r3, [r7, #12]
    int16_t raw_az = (int16_t)((accel_buf[5] << 8) | accel_buf[4]);
 800122e:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001230:	795b      	ldrb	r3, [r3, #5]
 8001232:	b21b      	sxth	r3, r3
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	b21a      	sxth	r2, r3
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <Accel_ProcessData+0xcc>)
 800123a:	791b      	ldrb	r3, [r3, #4]
 800123c:	b21b      	sxth	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	817b      	strh	r3, [r7, #10]

    //4 mg/LSB
    float scale_g_per_lsb = 0.004f;
 8001242:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <Accel_ProcessData+0xd0>)
 8001244:	607b      	str	r3, [r7, #4]

    //   + g 
    ax = (raw_ax - ax_offset) * scale_g_per_lsb;
 8001246:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff fcd6 	bl	8000bfc <__aeabi_i2f>
 8001250:	4602      	mov	r2, r0
 8001252:	4b20      	ldr	r3, [pc, #128]	@ (80012d4 <Accel_ProcessData+0xd4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	4610      	mov	r0, r2
 800125a:	f7ff fc19 	bl	8000a90 <__aeabi_fsub>
 800125e:	4603      	mov	r3, r0
 8001260:	6879      	ldr	r1, [r7, #4]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fd1e 	bl	8000ca4 <__aeabi_fmul>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <Accel_ProcessData+0xd8>)
 800126e:	601a      	str	r2, [r3, #0]
    ay = (raw_ay - ay_offset) * scale_g_per_lsb;
 8001270:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fcc1 	bl	8000bfc <__aeabi_i2f>
 800127a:	4602      	mov	r2, r0
 800127c:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <Accel_ProcessData+0xdc>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4619      	mov	r1, r3
 8001282:	4610      	mov	r0, r2
 8001284:	f7ff fc04 	bl	8000a90 <__aeabi_fsub>
 8001288:	4603      	mov	r3, r0
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fd09 	bl	8000ca4 <__aeabi_fmul>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <Accel_ProcessData+0xe0>)
 8001298:	601a      	str	r2, [r3, #0]
    az = (raw_az - az_offset) * scale_g_per_lsb;
 800129a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fcac 	bl	8000bfc <__aeabi_i2f>
 80012a4:	4602      	mov	r2, r0
 80012a6:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <Accel_ProcessData+0xe4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	4610      	mov	r0, r2
 80012ae:	f7ff fbef 	bl	8000a90 <__aeabi_fsub>
 80012b2:	4603      	mov	r3, r0
 80012b4:	6879      	ldr	r1, [r7, #4]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fcf4 	bl	8000ca4 <__aeabi_fmul>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <Accel_ProcessData+0xe8>)
 80012c2:	601a      	str	r2, [r3, #0]

    ax = filtered_ax;
    ay = filtered_ay;
    az = filtered_az;
    */
}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200001f8 	.word	0x200001f8
 80012d0:	3b83126f 	.word	0x3b83126f
 80012d4:	20000200 	.word	0x20000200
 80012d8:	2000020c 	.word	0x2000020c
 80012dc:	20000204 	.word	0x20000204
 80012e0:	20000210 	.word	0x20000210
 80012e4:	20000208 	.word	0x20000208
 80012e8:	20000214 	.word	0x20000214

080012ec <crc_xor>:

#define FLAG_SPI_DMA_COMPLETE		0x1111
#define FLAG_I2C_DMA_COMPLETE		0x2222


static uint8_t crc_xor(const uint8_t *p, int n) {
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint8_t c = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < n; i++) c ^= p[i];
 80012fa:	2300      	movs	r3, #0
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	e009      	b.n	8001314 <crc_xor+0x28>
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	781a      	ldrb	r2, [r3, #0]
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	4053      	eors	r3, r2
 800130c:	73fb      	strb	r3, [r7, #15]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	3301      	adds	r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	dbf1      	blt.n	8001300 <crc_xor+0x14>
  return c;
 800131c:	7bfb      	ldrb	r3, [r7, #15]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <HAL_SPI_TxRxCpltCallback>:

volatile uint8_t SPI1_ERR_FLAG = 0;
volatile uint8_t I2C1_ERR_FLAG = 0;
volatile uint8_t I2C1_ERR_CNT = 0;

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) //   SPI  
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a06      	ldr	r2, [pc, #24]	@ (8001350 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d106      	bne.n	8001348 <HAL_SPI_TxRxCpltCallback+0x20>
    {
    	osThreadFlagsSet(LEDHandle, FLAG_SPI_DMA_COMPLETE);
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f241 1111 	movw	r1, #4369	@ 0x1111
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fd22 	bl	8006d8c <osThreadFlagsSet>
    }
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40013000 	.word	0x40013000
 8001354:	20000448 	.word	0x20000448

08001358 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a06      	ldr	r2, [pc, #24]	@ (8001380 <HAL_SPI_ErrorCallback+0x28>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d106      	bne.n	8001378 <HAL_SPI_ErrorCallback+0x20>
    {
		HAL_SPI_DMAStop(hspi); // 
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f004 ffd4 	bl	8006318 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; //     
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2201      	movs	r2, #1
 8001374:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    }
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40013000 	.word	0x40013000

08001384 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0a      	ldr	r2, [pc, #40]	@ (80013bc <HAL_I2C_MemRxCpltCallback+0x38>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d10d      	bne.n	80013b2 <HAL_I2C_MemRxCpltCallback+0x2e>
    	I2C1_ERR_CNT = I2C1_ERR_FLAG = 0;
 8001396:	2100      	movs	r1, #0
 8001398:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <HAL_I2C_MemRxCpltCallback+0x3c>)
 800139a:	460a      	mov	r2, r1
 800139c:	701a      	strb	r2, [r3, #0]
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <HAL_I2C_MemRxCpltCallback+0x40>)
 80013a0:	460a      	mov	r2, r1
 80013a2:	701a      	strb	r2, [r3, #0]
        osThreadFlagsSet(AccelHandle, FLAG_I2C_DMA_COMPLETE);
 80013a4:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <HAL_I2C_MemRxCpltCallback+0x44>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f242 2122 	movw	r1, #8738	@ 0x2222
 80013ac:	4618      	mov	r0, r3
 80013ae:	f005 fced 	bl	8006d8c <osThreadFlagsSet>
    }
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40005400 	.word	0x40005400
 80013c0:	20000452 	.word	0x20000452
 80013c4:	20000453 	.word	0x20000453
 80013c8:	2000044c 	.word	0x2000044c

080013cc <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) { // I2C1    . SPI  I2C ACK  !
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <HAL_I2C_ErrorCallback+0x38>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d10c      	bne.n	80013f8 <HAL_I2C_ErrorCallback+0x2c>
    	if(++I2C1_ERR_CNT>5){
 80013de:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <HAL_I2C_ErrorCallback+0x3c>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	3301      	adds	r3, #1
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	4a07      	ldr	r2, [pc, #28]	@ (8001408 <HAL_I2C_ErrorCallback+0x3c>)
 80013ea:	4619      	mov	r1, r3
 80013ec:	7011      	strb	r1, [r2, #0]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d902      	bls.n	80013f8 <HAL_I2C_ErrorCallback+0x2c>
    		I2C1_ERR_FLAG = 1;
 80013f2:	4b06      	ldr	r3, [pc, #24]	@ (800140c <HAL_I2C_ErrorCallback+0x40>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	701a      	strb	r2, [r3, #0]
    	}
    }
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40005400 	.word	0x40005400
 8001408:	20000453 	.word	0x20000453
 800140c:	20000452 	.word	0x20000452

08001410 <CAN_OFF_FILTER>:
CAN_CNT can_rx_err_cnt;
volatile uint32_t last_zone_rx_time;
volatile uint8_t state_global = OFF;
uint8_t global_tx_counter = 0;

void CAN_OFF_FILTER(){
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	@ 0x28
 8001414:	af00      	add	r7, sp, #0
				CAN_FilterTypeDef canFilter;
				canFilter.FilterBank = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
				canFilter.FilterMode = CAN_FILTERMODE_IDLIST;
 800141a:	2301      	movs	r3, #1
 800141c:	61bb      	str	r3, [r7, #24]
				canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
				canFilter.FilterIdHigh = (0x001 << 5);
 8001422:	2320      	movs	r3, #32
 8001424:	603b      	str	r3, [r7, #0]
				canFilter.FilterIdLow = (0x002 << 5);
 8001426:	2340      	movs	r3, #64	@ 0x40
 8001428:	607b      	str	r3, [r7, #4]
				canFilter.FilterMaskIdHigh = (0x004 << 5);
 800142a:	2380      	movs	r3, #128	@ 0x80
 800142c:	60bb      	str	r3, [r7, #8]
				canFilter.FilterMaskIdLow = (0x000 << 5);
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
				canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
				canFilter.FilterActivation = DISABLE;
 8001436:	2300      	movs	r3, #0
 8001438:	623b      	str	r3, [r7, #32]
				canFilter.SlaveStartFilterBank = 14;
 800143a:	230e      	movs	r3, #14
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
				HAL_CAN_ConfigFilter(&hcan, &canFilter);
 800143e:	463b      	mov	r3, r7
 8001440:	4619      	mov	r1, r3
 8001442:	4803      	ldr	r0, [pc, #12]	@ (8001450 <CAN_OFF_FILTER+0x40>)
 8001444:	f001 fb83 	bl	8002b4e <HAL_CAN_ConfigFilter>
}
 8001448:	bf00      	nop
 800144a:	3728      	adds	r7, #40	@ 0x28
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000218 	.word	0x20000218

08001454 <CAN_ERR_HANDLE>:

void CAN_ERR_HANDLE(uint32_t ID, CAN_Err_Type type){ //,   
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	70fb      	strb	r3, [r7, #3]
	switch(ID){
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001466:	4293      	cmp	r3, r2
 8001468:	d02a      	beq.n	80014c0 <CAN_ERR_HANDLE+0x6c>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001470:	d22d      	bcs.n	80014ce <CAN_ERR_HANDLE+0x7a>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2b04      	cmp	r3, #4
 8001476:	d010      	beq.n	800149a <CAN_ERR_HANDLE+0x46>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b12      	cmp	r3, #18
 800147c:	d127      	bne.n	80014ce <CAN_ERR_HANDLE+0x7a>
	case ID_3_ACC:
		can_rx_err_cnt.z3++;
 800147e:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <CAN_ERR_HANDLE+0x90>)
 8001480:	789b      	ldrb	r3, [r3, #2]
 8001482:	3301      	adds	r3, #1
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <CAN_ERR_HANDLE+0x90>)
 8001488:	709a      	strb	r2, [r3, #2]
		if(can_rx_err_cnt.z3>=20){
 800148a:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <CAN_ERR_HANDLE+0x90>)
 800148c:	789b      	ldrb	r3, [r3, #2]
 800148e:	2b13      	cmp	r3, #19
 8001490:	d91f      	bls.n	80014d2 <CAN_ERR_HANDLE+0x7e>
			state_global = BROKEN_SELF;
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <CAN_ERR_HANDLE+0x94>)
 8001494:	2280      	movs	r2, #128	@ 0x80
 8001496:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001498:	e01b      	b.n	80014d2 <CAN_ERR_HANDLE+0x7e>

	case ID_CENTRAL_STATUS:
		can_rx_err_cnt.central++;
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <CAN_ERR_HANDLE+0x90>)
 800149c:	791b      	ldrb	r3, [r3, #4]
 800149e:	3301      	adds	r3, #1
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <CAN_ERR_HANDLE+0x90>)
 80014a4:	711a      	strb	r2, [r3, #4]
		if(can_rx_err_cnt.central>=20){
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <CAN_ERR_HANDLE+0x90>)
 80014a8:	791b      	ldrb	r3, [r3, #4]
 80014aa:	2b13      	cmp	r3, #19
 80014ac:	d913      	bls.n	80014d6 <CAN_ERR_HANDLE+0x82>
			CAN_OFF_FILTER();
 80014ae:	f7ff ffaf 	bl	8001410 <CAN_OFF_FILTER>
			state_global = CENTRAL_DOWN;
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <CAN_ERR_HANDLE+0x94>)
 80014b4:	2240      	movs	r2, #64	@ 0x40
 80014b6:	701a      	strb	r2, [r3, #0]
			HAL_CAN_Stop(&hcan);
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <CAN_ERR_HANDLE+0x98>)
 80014ba:	f001 fc55 	bl	8002d68 <HAL_CAN_Stop>
		}
		break;
 80014be:	e00a      	b.n	80014d6 <CAN_ERR_HANDLE+0x82>

	case ID_HARDWARE_ERR:
		if(type == ERR_TYPE_HW){
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d109      	bne.n	80014da <CAN_ERR_HANDLE+0x86>
			state_global = BROKEN_SELF;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <CAN_ERR_HANDLE+0x94>)
 80014c8:	2280      	movs	r2, #128	@ 0x80
 80014ca:	701a      	strb	r2, [r3, #0]

		}
		break;
 80014cc:	e005      	b.n	80014da <CAN_ERR_HANDLE+0x86>

	default:
		break;
 80014ce:	bf00      	nop
 80014d0:	e004      	b.n	80014dc <CAN_ERR_HANDLE+0x88>
		break;
 80014d2:	bf00      	nop
 80014d4:	e002      	b.n	80014dc <CAN_ERR_HANDLE+0x88>
		break;
 80014d6:	bf00      	nop
 80014d8:	e000      	b.n	80014dc <CAN_ERR_HANDLE+0x88>
		break;
 80014da:	bf00      	nop
	}
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2000046c 	.word	0x2000046c
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000218 	.word	0x20000218

080014f0 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08e      	sub	sp, #56	@ 0x38
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    CAN_Payload_t payload = {0};
 80014f8:	f107 030c 	add.w	r3, r7, #12
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, payload.bytes) == HAL_OK){
 8001502:	f107 030c 	add.w	r3, r7, #12
 8001506:	f107 0214 	add.w	r2, r7, #20
 800150a:	2100      	movs	r1, #0
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f001 fd77 	bl	8003000 <HAL_CAN_GetRxMessage>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	f040 80a8 	bne.w	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
    	if(rxHeader.IDE == CAN_ID_STD){
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	2b00      	cmp	r3, #0
 800151e:	f040 80a4 	bne.w	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
    		uint8_t received_sum = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			for(int i = 0; i<7; i++){ // Checksum
 8001528:	2300      	movs	r3, #0
 800152a:	633b      	str	r3, [r7, #48]	@ 0x30
 800152c:	e00c      	b.n	8001548 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
				received_sum += payload.bytes[i];
 800152e:	f107 020c 	add.w	r2, r7, #12
 8001532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001534:	4413      	add	r3, r2
 8001536:	781a      	ldrb	r2, [r3, #0]
 8001538:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800153c:	4413      	add	r3, r2
 800153e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			for(int i = 0; i<7; i++){ // Checksum
 8001542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001544:	3301      	adds	r3, #1
 8001546:	633b      	str	r3, [r7, #48]	@ 0x30
 8001548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800154a:	2b06      	cmp	r3, #6
 800154c:	ddef      	ble.n	800152e <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
			}
			if(received_sum != payload.bytes[7]) {
 800154e:	7cfb      	ldrb	r3, [r7, #19]
 8001550:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001554:	429a      	cmp	r2, r3
 8001556:	d005      	beq.n	8001564 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
				CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_CHKSUM);
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	2104      	movs	r1, #4
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff79 	bl	8001454 <CAN_ERR_HANDLE>
				return; //    ,  
 8001562:	e082      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
			}
			//   
			switch(rxHeader.StdId){
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	2b04      	cmp	r3, #4
 8001568:	d054      	beq.n	8001614 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
 800156a:	2b04      	cmp	r3, #4
 800156c:	d87d      	bhi.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
 800156e:	2b01      	cmp	r3, #1
 8001570:	d002      	beq.n	8001578 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
 8001572:	2b02      	cmp	r3, #2
 8001574:	d027      	beq.n	80015c6 <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
 8001576:	e078      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
			case ID_CENTRAL_MOTOR_ERR:
				if (payload.data16.counter == last_counter.central) {
 8001578:	7cba      	ldrb	r2, [r7, #18]
 800157a:	4b3d      	ldr	r3, [pc, #244]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 800157c:	791b      	ldrb	r3, [r3, #4]
 800157e:	429a      	cmp	r2, r3
 8001580:	d10f      	bne.n	80015a2 <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
					if (++stuck_counter.central > 5) {
 8001582:	4b3c      	ldr	r3, [pc, #240]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001584:	791b      	ldrb	r3, [r3, #4]
 8001586:	3301      	adds	r3, #1
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4b3a      	ldr	r3, [pc, #232]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800158c:	711a      	strb	r2, [r3, #4]
 800158e:	4b39      	ldr	r3, [pc, #228]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001590:	791b      	ldrb	r3, [r3, #4]
 8001592:	2b05      	cmp	r3, #5
 8001594:	d90b      	bls.n	80015ae <HAL_CAN_RxFifo0MsgPendingCallback+0xbe>
						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	2100      	movs	r1, #0
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ff5a 	bl	8001454 <CAN_ERR_HANDLE>
						return; //   return
 80015a0:	e063      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
					}
				}
				else {
					stuck_counter.central = 0;
 80015a2:	4b34      	ldr	r3, [pc, #208]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	711a      	strb	r2, [r3, #4]
					last_counter.central = payload.data16.counter;
 80015a8:	7cba      	ldrb	r2, [r7, #18]
 80015aa:	4b31      	ldr	r3, [pc, #196]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80015ac:	711a      	strb	r2, [r3, #4]
				}

				state_global = MOTOR_ERR; // state_global 8bit, 8bit  atomic .  cs 
 80015ae:	4b32      	ldr	r3, [pc, #200]	@ (8001678 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80015b0:	2210      	movs	r2, #16
 80015b2:	701a      	strb	r2, [r3, #0]
				can_rx_err_cnt.central = 0;
 80015b4:	4b31      	ldr	r3, [pc, #196]	@ (800167c <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	711a      	strb	r2, [r3, #4]
				last_zone_rx_time = HAL_GetTick(); //  HeartBeat 
 80015ba:	f001 f99f 	bl	80028fc <HAL_GetTick>
 80015be:	4603      	mov	r3, r0
 80015c0:	4a2f      	ldr	r2, [pc, #188]	@ (8001680 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 80015c2:	6013      	str	r3, [r2, #0]
				break;
 80015c4:	e051      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>

			case ID_CENTRAL_EMERGENCY:
				if (payload.data16.counter == last_counter.central) {
 80015c6:	7cba      	ldrb	r2, [r7, #18]
 80015c8:	4b29      	ldr	r3, [pc, #164]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80015ca:	791b      	ldrb	r3, [r3, #4]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d10f      	bne.n	80015f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
					if (++stuck_counter.central > 5) {
 80015d0:	4b28      	ldr	r3, [pc, #160]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80015d2:	791b      	ldrb	r3, [r3, #4]
 80015d4:	3301      	adds	r3, #1
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	4b26      	ldr	r3, [pc, #152]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80015da:	711a      	strb	r2, [r3, #4]
 80015dc:	4b25      	ldr	r3, [pc, #148]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80015de:	791b      	ldrb	r3, [r3, #4]
 80015e0:	2b05      	cmp	r3, #5
 80015e2:	d90b      	bls.n	80015fc <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>
						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	2100      	movs	r1, #0
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff33 	bl	8001454 <CAN_ERR_HANDLE>
						return; //   return
 80015ee:	e03c      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
					}
				}
				else {
					stuck_counter.central = 0;
 80015f0:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	711a      	strb	r2, [r3, #4]
					last_counter.central = payload.data16.counter;
 80015f6:	7cba      	ldrb	r2, [r7, #18]
 80015f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80015fa:	711a      	strb	r2, [r3, #4]
				}

				state_global = EMERGENCY;
 80015fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80015fe:	2208      	movs	r2, #8
 8001600:	701a      	strb	r2, [r3, #0]
				can_rx_err_cnt.central = 0;
 8001602:	4b1e      	ldr	r3, [pc, #120]	@ (800167c <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001604:	2200      	movs	r2, #0
 8001606:	711a      	strb	r2, [r3, #4]
				last_zone_rx_time = HAL_GetTick(); //  HeartBeat 
 8001608:	f001 f978 	bl	80028fc <HAL_GetTick>
 800160c:	4603      	mov	r3, r0
 800160e:	4a1c      	ldr	r2, [pc, #112]	@ (8001680 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8001610:	6013      	str	r3, [r2, #0]
				break;
 8001612:	e02a      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>

			case ID_CENTRAL_STATUS:
				if(payload.data16.counter == last_counter.central){
 8001614:	7cba      	ldrb	r2, [r7, #18]
 8001616:	4b16      	ldr	r3, [pc, #88]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8001618:	791b      	ldrb	r3, [r3, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	d10f      	bne.n	800163e <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
					if(++stuck_counter.central > 5){
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001620:	791b      	ldrb	r3, [r3, #4]
 8001622:	3301      	adds	r3, #1
 8001624:	b2da      	uxtb	r2, r3
 8001626:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001628:	711a      	strb	r2, [r3, #4]
 800162a:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800162c:	791b      	ldrb	r3, [r3, #4]
 800162e:	2b05      	cmp	r3, #5
 8001630:	d90b      	bls.n	800164a <HAL_CAN_RxFifo0MsgPendingCallback+0x15a>
					CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2100      	movs	r1, #0
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff0c 	bl	8001454 <CAN_ERR_HANDLE>
					return; //   return
 800163c:	e015      	b.n	800166a <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
					}
				}
				else {
					stuck_counter.central = 0;
 800163e:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001640:	2200      	movs	r2, #0
 8001642:	711a      	strb	r2, [r3, #4]
					last_counter.central = payload.data16.counter;
 8001644:	7cba      	ldrb	r2, [r7, #18]
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8001648:	711a      	strb	r2, [r3, #4]
				}

				if(rxHeader.DLC == 8){
 800164a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800164c:	2b08      	cmp	r3, #8
 800164e:	d103      	bne.n	8001658 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>
					state_global = payload.data16.data;
 8001650:	89bb      	ldrh	r3, [r7, #12]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001656:	701a      	strb	r2, [r3, #0]
				}
				can_rx_err_cnt.central = 0;
 8001658:	4b08      	ldr	r3, [pc, #32]	@ (800167c <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 800165a:	2200      	movs	r2, #0
 800165c:	711a      	strb	r2, [r3, #4]
				last_zone_rx_time = HAL_GetTick(); //  HeartBeat 
 800165e:	f001 f94d 	bl	80028fc <HAL_GetTick>
 8001662:	4603      	mov	r3, r0
 8001664:	4a06      	ldr	r2, [pc, #24]	@ (8001680 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8001666:	6013      	str	r3, [r2, #0]
				break;
 8001668:	bf00      	nop
			}
    	}
    }
}
 800166a:	3738      	adds	r7, #56	@ 0x38
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000464 	.word	0x20000464
 8001674:	2000045c 	.word	0x2000045c
 8001678:	20000000 	.word	0x20000000
 800167c:	2000046c 	.word	0x2000046c
 8001680:	20000474 	.word	0x20000474

08001684 <CAN_INIT>:


void CAN_INIT() {
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	@ 0x28
 8001688:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;

	canFilter.FilterBank = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDLIST;
 800168e:	2301      	movs	r3, #1
 8001690:	61bb      	str	r3, [r7, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
	canFilter.FilterIdHigh = (0x001 << 5);
 8001696:	2320      	movs	r3, #32
 8001698:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x002 << 5);
 800169a:	2340      	movs	r3, #64	@ 0x40
 800169c:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x004 << 5);
 800169e:	2380      	movs	r3, #128	@ 0x80
 80016a0:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
	canFilter.FilterActivation = ENABLE;
 80016aa:	2301      	movs	r3, #1
 80016ac:	623b      	str	r3, [r7, #32]
	canFilter.SlaveStartFilterBank = 14;
 80016ae:	230e      	movs	r3, #14
 80016b0:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 80016b2:	463b      	mov	r3, r7
 80016b4:	4619      	mov	r1, r3
 80016b6:	480c      	ldr	r0, [pc, #48]	@ (80016e8 <CAN_INIT+0x64>)
 80016b8:	f001 fa49 	bl	8002b4e <HAL_CAN_ConfigFilter>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <CAN_INIT+0x42>
		Error_Handler();
 80016c2:	f000 fd59 	bl	8002178 <Error_Handler>
	}

	last_zone_rx_time = HAL_GetTick();
 80016c6:	f001 f919 	bl	80028fc <HAL_GetTick>
 80016ca:	4603      	mov	r3, r0
 80016cc:	4a07      	ldr	r2, [pc, #28]	@ (80016ec <CAN_INIT+0x68>)
 80016ce:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(&hcan);
 80016d0:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <CAN_INIT+0x64>)
 80016d2:	f001 fb05 	bl	8002ce0 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80016d6:	2102      	movs	r1, #2
 80016d8:	4803      	ldr	r0, [pc, #12]	@ (80016e8 <CAN_INIT+0x64>)
 80016da:	f001 fdd9 	bl	8003290 <HAL_CAN_ActivateNotification>
}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	@ 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000218 	.word	0x20000218
 80016ec:	20000474 	.word	0x20000474

080016f0 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08e      	sub	sp, #56	@ 0x38
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
	      uint32_t err = HAL_CAN_GetError(hcan);
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f002 f808 	bl	800370e <HAL_CAN_GetError>
 80016fe:	62f8      	str	r0, [r7, #44]	@ 0x2c
	      uint8_t any = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	      if(err & HAL_CAN_ERROR_BOF){
 8001706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001708:	f003 0304 	and.w	r3, r3, #4
 800170c:	2b00      	cmp	r3, #0
 800170e:	d007      	beq.n	8001720 <HAL_CAN_ErrorCallback+0x30>
	    	  any = 1;
 8001710:	2301      	movs	r3, #1
 8001712:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 8001716:	2103      	movs	r1, #3
 8001718:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 800171c:	f7ff fe9a 	bl	8001454 <CAN_ERR_HANDLE>
	      }

	      if(err & HAL_CAN_ERROR_ACK){
 8001720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001722:	f003 0320 	and.w	r3, r3, #32
 8001726:	2b00      	cmp	r3, #0
 8001728:	d008      	beq.n	800173c <HAL_CAN_ErrorCallback+0x4c>
	    	  any = 1;
 800172a:	2301      	movs	r3, #1
 800172c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  can_rx_err_cnt.central++;
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <HAL_CAN_ErrorCallback+0xa0>)
 8001732:	791b      	ldrb	r3, [r3, #4]
 8001734:	3301      	adds	r3, #1
 8001736:	b2da      	uxtb	r2, r3
 8001738:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <HAL_CAN_ErrorCallback+0xa0>)
 800173a:	711a      	strb	r2, [r3, #4]
	      }

	      if(err & HAL_CAN_ERROR_RX_FOV0){
 800173c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800173e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001742:	2b00      	cmp	r3, #0
 8001744:	d016      	beq.n	8001774 <HAL_CAN_ErrorCallback+0x84>
	    	  any = 1;
 8001746:	2301      	movs	r3, #1
 8001748:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_RxHeaderTypeDef rxHeader;
	    	  uint8_t dummyData[8];

	    	  uint32_t fillLevel = HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0);
 800174c:	2100      	movs	r1, #0
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f001 fd77 	bl	8003242 <HAL_CAN_GetRxFifoFillLevel>
 8001754:	6338      	str	r0, [r7, #48]	@ 0x30

	    	  while (fillLevel > 0) {
 8001756:	e00a      	b.n	800176e <HAL_CAN_ErrorCallback+0x7e>
	    	  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, dummyData);
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	f107 0210 	add.w	r2, r7, #16
 8001760:	2100      	movs	r1, #0
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f001 fc4c 	bl	8003000 <HAL_CAN_GetRxMessage>
	    	  fillLevel--;
 8001768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800176a:	3b01      	subs	r3, #1
 800176c:	633b      	str	r3, [r7, #48]	@ 0x30
	    	  while (fillLevel > 0) {
 800176e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1f1      	bne.n	8001758 <HAL_CAN_ErrorCallback+0x68>
	    	  }
	      }
	      if(!any){ //   , 
 8001774:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001778:	2b00      	cmp	r3, #0
 800177a:	d104      	bne.n	8001786 <HAL_CAN_ErrorCallback+0x96>
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 800177c:	2103      	movs	r1, #3
 800177e:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001782:	f7ff fe67 	bl	8001454 <CAN_ERR_HANDLE>
	      }
}
 8001786:	bf00      	nop
 8001788:	3738      	adds	r7, #56	@ 0x38
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	2000046c 	.word	0x2000046c

08001794 <CAN_SEND>:

void CAN_SEND(uint32_t ID) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b090      	sub	sp, #64	@ 0x40
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	    CAN_TxHeaderTypeDef txHeader ={0};
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
 80017ac:	615a      	str	r2, [r3, #20]
	    uint32_t txMailbox;
	    CAN_Payload_t payload ={0};
 80017ae:	f107 0310 	add.w	r3, r7, #16
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
	    AccelData_t snap_accel;

	    txHeader.IDE = CAN_ID_STD;
 80017b8:	2300      	movs	r3, #0
 80017ba:	627b      	str	r3, [r7, #36]	@ 0x24
	    txHeader.RTR = CAN_RTR_DATA;
 80017bc:	2300      	movs	r3, #0
 80017be:	62bb      	str	r3, [r7, #40]	@ 0x28
	    txHeader.TransmitGlobalTime = DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	    txHeader.StdId = ID;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	61fb      	str	r3, [r7, #28]
	    txHeader.DLC = 8;
 80017ca:	2308      	movs	r3, #8
 80017cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    switch(ID){
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b12      	cmp	r3, #18
 80017d2:	d123      	bne.n	800181c <CAN_SEND+0x88>
		case ID_3_ACC:
			if(I2C1_ERR_FLAG){
 80017d4:	4b34      	ldr	r3, [pc, #208]	@ (80018a8 <CAN_SEND+0x114>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d008      	beq.n	80017f0 <CAN_SEND+0x5c>
				payload.accel_data.ax = payload.accel_data.ay = payload.accel_data.az = 0xFFFF;
 80017de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017e2:	82bb      	strh	r3, [r7, #20]
 80017e4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80017e8:	827b      	strh	r3, [r7, #18]
 80017ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017ee:	823b      	strh	r3, [r7, #16]
			}
			taskENTER_CRITICAL();
 80017f0:	f007 ff94 	bl	800971c <vPortEnterCritical>
				snap_accel = g_accel_raw;
 80017f4:	4a2d      	ldr	r2, [pc, #180]	@ (80018ac <CAN_SEND+0x118>)
 80017f6:	f107 0308 	add.w	r3, r7, #8
 80017fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017fe:	6018      	str	r0, [r3, #0]
 8001800:	3304      	adds	r3, #4
 8001802:	8019      	strh	r1, [r3, #0]
			taskEXIT_CRITICAL();
 8001804:	f007 ffba 	bl	800977c <vPortExitCritical>
			payload.accel_data.ax = snap_accel.x;
 8001808:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800180c:	823b      	strh	r3, [r7, #16]
			payload.accel_data.ay = snap_accel.y;
 800180e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001812:	827b      	strh	r3, [r7, #18]
			payload.accel_data.az = snap_accel.z;
 8001814:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001818:	82bb      	strh	r3, [r7, #20]
			break;
 800181a:	e003      	b.n	8001824 <CAN_SEND+0x90>
		default: // heartbeat
			payload.data16.data = state_global;
 800181c:	4b24      	ldr	r3, [pc, #144]	@ (80018b0 <CAN_SEND+0x11c>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b2db      	uxtb	r3, r3
 8001822:	823b      	strh	r3, [r7, #16]
	    }

	    payload.data16.counter = global_tx_counter++;
 8001824:	4b23      	ldr	r3, [pc, #140]	@ (80018b4 <CAN_SEND+0x120>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	b2d1      	uxtb	r1, r2
 800182c:	4a21      	ldr	r2, [pc, #132]	@ (80018b4 <CAN_SEND+0x120>)
 800182e:	7011      	strb	r1, [r2, #0]
 8001830:	75bb      	strb	r3, [r7, #22]
	    uint8_t sum = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	        for (int i = 0; i < 7; i++) {
 8001838:	2300      	movs	r3, #0
 800183a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800183c:	e00c      	b.n	8001858 <CAN_SEND+0xc4>
	        	sum += payload.bytes[i];
 800183e:	f107 0210 	add.w	r2, r7, #16
 8001842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001844:	4413      	add	r3, r2
 8001846:	781a      	ldrb	r2, [r3, #0]
 8001848:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800184c:	4413      	add	r3, r2
 800184e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	        for (int i = 0; i < 7; i++) {
 8001852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001854:	3301      	adds	r3, #1
 8001856:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800185a:	2b06      	cmp	r3, #6
 800185c:	ddef      	ble.n	800183e <CAN_SEND+0xaa>
	        }
	        payload.data16.checksum = sum;
 800185e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001862:	75fb      	strb	r3, [r7, #23]

	    uint32_t tick = HAL_GetTick();
 8001864:	f001 f84a 	bl	80028fc <HAL_GetTick>
 8001868:	6378      	str	r0, [r7, #52]	@ 0x34
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 800186a:	bf00      	nop
 800186c:	4812      	ldr	r0, [pc, #72]	@ (80018b8 <CAN_SEND+0x124>)
 800186e:	f001 fb93 	bl	8002f98 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d104      	bne.n	8001882 <CAN_SEND+0xee>
	    		CAN_ERR_HANDLE(ID, ERR_TYPE_TX_FAIL); //   
 8001878:	2102      	movs	r1, #2
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff fdea 	bl	8001454 <CAN_ERR_HANDLE>
 8001880:	e00f      	b.n	80018a2 <CAN_SEND+0x10e>
	    		return; //   
	    }

	    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, payload.bytes, &txMailbox) != HAL_OK) {
 8001882:	f107 0318 	add.w	r3, r7, #24
 8001886:	f107 0210 	add.w	r2, r7, #16
 800188a:	f107 011c 	add.w	r1, r7, #28
 800188e:	480a      	ldr	r0, [pc, #40]	@ (80018b8 <CAN_SEND+0x124>)
 8001890:	f001 fab3 	bl	8002dfa <HAL_CAN_AddTxMessage>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <CAN_SEND+0x10e>
	    	CAN_ERR_HANDLE(ID, ERR_TYPE_HW); //  
 800189a:	2103      	movs	r1, #3
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff fdd9 	bl	8001454 <CAN_ERR_HANDLE>
	    }
}
 80018a2:	3740      	adds	r7, #64	@ 0x40
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000452 	.word	0x20000452
 80018ac:	20000454 	.word	0x20000454
 80018b0:	20000000 	.word	0x20000000
 80018b4:	20000478 	.word	0x20000478
 80018b8:	20000218 	.word	0x20000218

080018bc <Build_SPI_Packet>:

static void Build_SPI_Packet(SPI_Buffer_t *buffer, uint8_t data){
 80018bc:	b590      	push	{r4, r7, lr}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	70fb      	strb	r3, [r7, #3]
	uint8_t *b = buffer->bytes;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	60fb      	str	r3, [r7, #12]

	b[0] = 0xAA;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	22aa      	movs	r2, #170	@ 0xaa
 80018d0:	701a      	strb	r2, [r3, #0]
	b[1] = data;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	3301      	adds	r3, #1
 80018d6:	78fa      	ldrb	r2, [r7, #3]
 80018d8:	701a      	strb	r2, [r3, #0]
	b[2] = state_global;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	3302      	adds	r3, #2
 80018de:	4a13      	ldr	r2, [pc, #76]	@ (800192c <Build_SPI_Packet+0x70>)
 80018e0:	7812      	ldrb	r2, [r2, #0]
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	701a      	strb	r2, [r3, #0]
	b[3] = cnt++;
 80018e6:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <Build_SPI_Packet+0x74>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	b2d1      	uxtb	r1, r2
 80018f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001930 <Build_SPI_Packet+0x74>)
 80018f2:	7011      	strb	r1, [r2, #0]
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	3203      	adds	r2, #3
 80018f8:	7013      	strb	r3, [r2, #0]
	b[4] = 0x0; // reserved
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	3304      	adds	r3, #4
 80018fe:	2200      	movs	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]
	b[5] = 0x0; // reserved
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	3305      	adds	r3, #5
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]
	b[6] = crc_xor(b, 6);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	1d9c      	adds	r4, r3, #6
 800190e:	2106      	movs	r1, #6
 8001910:	68f8      	ldr	r0, [r7, #12]
 8001912:	f7ff fceb 	bl	80012ec <crc_xor>
 8001916:	4603      	mov	r3, r0
 8001918:	7023      	strb	r3, [r4, #0]
	b[7] = 0xED;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	3307      	adds	r3, #7
 800191e:	22ed      	movs	r2, #237	@ 0xed
 8001920:	701a      	strb	r2, [r3, #0]
}
 8001922:	bf00      	nop
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bd90      	pop	{r4, r7, pc}
 800192a:	bf00      	nop
 800192c:	20000000 	.word	0x20000000
 8001930:	20000450 	.word	0x20000450

08001934 <main>:

    return HAL_CAN_AddTxMessage(hcan, pHeader, aData, pMailbox);
}
*/
int main(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  HAL_Init();
 8001938:	f000 ff88 	bl	800284c <HAL_Init>

  SystemClock_Config();
 800193c:	f000 f840 	bl	80019c0 <SystemClock_Config>

  MX_GPIO_Init();
 8001940:	f000 f97a 	bl	8001c38 <MX_GPIO_Init>
  MX_DMA_Init();
 8001944:	f000 f942 	bl	8001bcc <MX_DMA_Init>
  MX_I2C1_Init();
 8001948:	f000 f8b2 	bl	8001ab0 <MX_I2C1_Init>
  MX_SPI1_Init();
 800194c:	f000 f8de 	bl	8001b0c <MX_SPI1_Init>
  MX_CAN_Init();
 8001950:	f000 f878 	bl	8001a44 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8001954:	f000 f910 	bl	8001b78 <MX_USART1_UART_Init>

  Init_Accel();
 8001958:	f7ff fb1a 	bl	8000f90 <Init_Accel>
  CAN_INIT();
 800195c:	f7ff fe92 	bl	8001684 <CAN_INIT>

  osKernelInitialize();
 8001960:	f005 f924 	bl	8006bac <osKernelInitialize>

  CANHandle = osThreadNew(canTask, NULL, &CAN_attributes);
 8001964:	4a0d      	ldr	r2, [pc, #52]	@ (800199c <main+0x68>)
 8001966:	2100      	movs	r1, #0
 8001968:	480d      	ldr	r0, [pc, #52]	@ (80019a0 <main+0x6c>)
 800196a:	f005 f97c 	bl	8006c66 <osThreadNew>
 800196e:	4603      	mov	r3, r0
 8001970:	4a0c      	ldr	r2, [pc, #48]	@ (80019a4 <main+0x70>)
 8001972:	6013      	str	r3, [r2, #0]
  LEDHandle = osThreadNew(ledTask, NULL, &LED_attributes);
 8001974:	4a0c      	ldr	r2, [pc, #48]	@ (80019a8 <main+0x74>)
 8001976:	2100      	movs	r1, #0
 8001978:	480c      	ldr	r0, [pc, #48]	@ (80019ac <main+0x78>)
 800197a:	f005 f974 	bl	8006c66 <osThreadNew>
 800197e:	4603      	mov	r3, r0
 8001980:	4a0b      	ldr	r2, [pc, #44]	@ (80019b0 <main+0x7c>)
 8001982:	6013      	str	r3, [r2, #0]
  AccelHandle = osThreadNew(accelTask, NULL, &Accel_attributes);
 8001984:	4a0b      	ldr	r2, [pc, #44]	@ (80019b4 <main+0x80>)
 8001986:	2100      	movs	r1, #0
 8001988:	480b      	ldr	r0, [pc, #44]	@ (80019b8 <main+0x84>)
 800198a:	f005 f96c 	bl	8006c66 <osThreadNew>
 800198e:	4603      	mov	r3, r0
 8001990:	4a0a      	ldr	r2, [pc, #40]	@ (80019bc <main+0x88>)
 8001992:	6013      	str	r3, [r2, #0]

  osKernelStart();
 8001994:	f005 f92c 	bl	8006bf0 <osKernelStart>

  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <main+0x64>
 800199c:	0800c658 	.word	0x0800c658
 80019a0:	08001cf9 	.word	0x08001cf9
 80019a4:	20000444 	.word	0x20000444
 80019a8:	0800c67c 	.word	0x0800c67c
 80019ac:	08001e99 	.word	0x08001e99
 80019b0:	20000448 	.word	0x20000448
 80019b4:	0800c6a0 	.word	0x0800c6a0
 80019b8:	080020b1 	.word	0x080020b1
 80019bc:	2000044c 	.word	0x2000044c

080019c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b090      	sub	sp, #64	@ 0x40
 80019c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019c6:	f107 0318 	add.w	r3, r7, #24
 80019ca:	2228      	movs	r2, #40	@ 0x28
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f008 fef1 	bl	800a7b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
 80019e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019e2:	2302      	movs	r3, #2
 80019e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e6:	2301      	movs	r3, #1
 80019e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ea:	2310      	movs	r3, #16
 80019ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ee:	2302      	movs	r3, #2
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80019f2:	2300      	movs	r3, #0
 80019f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80019f6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80019fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019fc:	f107 0318 	add.w	r3, r7, #24
 8001a00:	4618      	mov	r0, r3
 8001a02:	f003 fef9 	bl	80057f8 <HAL_RCC_OscConfig>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001a0c:	f000 fbb4 	bl	8002178 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a10:	230f      	movs	r3, #15
 8001a12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a14:	2302      	movs	r3, #2
 8001a16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	2102      	movs	r1, #2
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f004 f966 	bl	8005cfc <HAL_RCC_ClockConfig>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001a36:	f000 fb9f 	bl	8002178 <Error_Handler>
  }
}
 8001a3a:	bf00      	nop
 8001a3c:	3740      	adds	r7, #64	@ 0x40
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001a48:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a4a:	4a18      	ldr	r2, [pc, #96]	@ (8001aac <MX_CAN_Init+0x68>)
 8001a4c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8001a4e:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a50:	2204      	movs	r2, #4
 8001a52:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001a54:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a5a:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001a60:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a62:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8001a66:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001a68:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a6a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001a6e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001a70:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8001a76:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8001a82:	4b09      	ldr	r3, [pc, #36]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001a88:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001a8e:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001a94:	4804      	ldr	r0, [pc, #16]	@ (8001aa8 <MX_CAN_Init+0x64>)
 8001a96:	f000 ff5f 	bl	8002958 <HAL_CAN_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001aa0:	f000 fb6a 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000218 	.word	0x20000218
 8001aac:	40006400 	.word	0x40006400

08001ab0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ab4:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ab6:	4a13      	ldr	r2, [pc, #76]	@ (8001b04 <MX_I2C1_Init+0x54>)
 8001ab8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001aba:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001abc:	4a12      	ldr	r2, [pc, #72]	@ (8001b08 <MX_I2C1_Init+0x58>)
 8001abe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001acc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ace:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ad2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ada:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ae0:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ae6:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001aec:	4804      	ldr	r0, [pc, #16]	@ (8001b00 <MX_I2C1_Init+0x50>)
 8001aee:	f002 fb65 	bl	80041bc <HAL_I2C_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001af8:	f000 fb3e 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000240 	.word	0x20000240
 8001b04:	40005400 	.word	0x40005400
 8001b08:	00061a80 	.word	0x00061a80

08001b0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b10:	4b17      	ldr	r3, [pc, #92]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b12:	4a18      	ldr	r2, [pc, #96]	@ (8001b74 <MX_SPI1_Init+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b16:	4b16      	ldr	r3, [pc, #88]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b1e:	4b14      	ldr	r3, [pc, #80]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b24:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b36:	4b0e      	ldr	r3, [pc, #56]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b40:	2228      	movs	r2, #40	@ 0x28
 8001b42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b50:	4b07      	ldr	r3, [pc, #28]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b58:	220a      	movs	r2, #10
 8001b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b5c:	4804      	ldr	r0, [pc, #16]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b5e:	f004 fa5b 	bl	8006018 <HAL_SPI_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b68:	f000 fb06 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	2000031c 	.word	0x2000031c
 8001b74:	40013000 	.word	0x40013000

08001b78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b7c:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001b7e:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <MX_USART1_UART_Init+0x50>)
 8001b80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001b84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b90:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b96:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b9c:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba2:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bae:	4805      	ldr	r0, [pc, #20]	@ (8001bc4 <MX_USART1_UART_Init+0x4c>)
 8001bb0:	f004 fee9 	bl	8006986 <HAL_UART_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bba:	f000 fadd 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200003fc 	.word	0x200003fc
 8001bc8:	40013800 	.word	0x40013800

08001bcc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bd2:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <MX_DMA_Init+0x68>)
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	4a17      	ldr	r2, [pc, #92]	@ (8001c34 <MX_DMA_Init+0x68>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6153      	str	r3, [r2, #20]
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <MX_DMA_Init+0x68>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2105      	movs	r1, #5
 8001bee:	200c      	movs	r0, #12
 8001bf0:	f001 fe6f 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001bf4:	200c      	movs	r0, #12
 8001bf6:	f001 fe88 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2105      	movs	r1, #5
 8001bfe:	200d      	movs	r0, #13
 8001c00:	f001 fe67 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001c04:	200d      	movs	r0, #13
 8001c06:	f001 fe80 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2105      	movs	r1, #5
 8001c0e:	2010      	movs	r0, #16
 8001c10:	f001 fe5f 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001c14:	2010      	movs	r0, #16
 8001c16:	f001 fe78 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2105      	movs	r1, #5
 8001c1e:	2011      	movs	r0, #17
 8001c20:	f001 fe57 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001c24:	2011      	movs	r0, #17
 8001c26:	f001 fe70 	bl	800390a <HAL_NVIC_EnableIRQ>

}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40021000 	.word	0x40021000

08001c38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3e:	f107 0310 	add.w	r3, r7, #16
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4c:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	4a26      	ldr	r2, [pc, #152]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c52:	f043 0310 	orr.w	r3, r3, #16
 8001c56:	6193      	str	r3, [r2, #24]
 8001c58:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c64:	4b21      	ldr	r3, [pc, #132]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	4a20      	ldr	r2, [pc, #128]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c6a:	f043 0304 	orr.w	r3, r3, #4
 8001c6e:	6193      	str	r3, [r2, #24]
 8001c70:	4b1e      	ldr	r3, [pc, #120]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a1a      	ldr	r2, [pc, #104]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c82:	f043 0308 	orr.w	r3, r3, #8
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <MX_GPIO_Init+0xb4>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	607b      	str	r3, [r7, #4]
 8001c92:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001c94:	2200      	movs	r2, #0
 8001c96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c9a:	4815      	ldr	r0, [pc, #84]	@ (8001cf0 <MX_GPIO_Init+0xb8>)
 8001c9c:	f002 fa76 	bl	800418c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	2110      	movs	r1, #16
 8001ca4:	4813      	ldr	r0, [pc, #76]	@ (8001cf4 <MX_GPIO_Init+0xbc>)
 8001ca6:	f002 fa71 	bl	800418c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001caa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001cbc:	f107 0310 	add.w	r3, r7, #16
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	480b      	ldr	r0, [pc, #44]	@ (8001cf0 <MX_GPIO_Init+0xb8>)
 8001cc4:	f002 f8de 	bl	8003e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8001cc8:	2310      	movs	r3, #16
 8001cca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001cd8:	f107 0310 	add.w	r3, r7, #16
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4805      	ldr	r0, [pc, #20]	@ (8001cf4 <MX_GPIO_Init+0xbc>)
 8001ce0:	f002 f8d0 	bl	8003e84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ce4:	bf00      	nop
 8001ce6:	3720      	adds	r7, #32
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40011000 	.word	0x40011000
 8001cf4:	40010800 	.word	0x40010800

08001cf8 <canTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_canTask */
void canTask(void *argument)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t state_local = OFF;
 8001d00:	2301      	movs	r3, #1
 8001d02:	75fb      	strb	r3, [r7, #23]
  uint32_t tick = osKernelGetTickCount();
 8001d04:	f004 ff9a 	bl	8006c3c <osKernelGetTickCount>
 8001d08:	6138      	str	r0, [r7, #16]
  const uint32_t kPeriod = 10U; // 10ms  (100Hz)
 8001d0a:	230a      	movs	r3, #10
 8001d0c:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4413      	add	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
	  state_local = state_global;
 8001d16:	4b5c      	ldr	r3, [pc, #368]	@ (8001e88 <canTask+0x190>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	75fb      	strb	r3, [r7, #23]
	  if ((state_local != OFF) && (state_local != CENTRAL_DOWN) && (state_local != BROKEN_SELF))
 8001d1c:	7dfb      	ldrb	r3, [r7, #23]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d014      	beq.n	8001d4c <canTask+0x54>
 8001d22:	7dfb      	ldrb	r3, [r7, #23]
 8001d24:	2b40      	cmp	r3, #64	@ 0x40
 8001d26:	d011      	beq.n	8001d4c <canTask+0x54>
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
 8001d2a:	2b80      	cmp	r3, #128	@ 0x80
 8001d2c:	d00e      	beq.n	8001d4c <canTask+0x54>
	        {
	            if (HAL_GetTick() - last_zone_rx_time > 1000) {
 8001d2e:	f000 fde5 	bl	80028fc <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	4b55      	ldr	r3, [pc, #340]	@ (8001e8c <canTask+0x194>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d3e:	d905      	bls.n	8001d4c <canTask+0x54>
	          	  state_local = state_global = CENTRAL_DOWN;
 8001d40:	2140      	movs	r1, #64	@ 0x40
 8001d42:	4b51      	ldr	r3, [pc, #324]	@ (8001e88 <canTask+0x190>)
 8001d44:	460a      	mov	r2, r1
 8001d46:	701a      	strb	r2, [r3, #0]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	75fb      	strb	r3, [r7, #23]

	            }
	  }
      switch(state_local){
 8001d4c:	7dfb      	ldrb	r3, [r7, #23]
 8001d4e:	2b80      	cmp	r3, #128	@ 0x80
 8001d50:	d078      	beq.n	8001e44 <canTask+0x14c>
 8001d52:	2b80      	cmp	r3, #128	@ 0x80
 8001d54:	f300 8094 	bgt.w	8001e80 <canTask+0x188>
 8001d58:	2b20      	cmp	r3, #32
 8001d5a:	dc49      	bgt.n	8001df0 <canTask+0xf8>
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f340 808f 	ble.w	8001e80 <canTask+0x188>
 8001d62:	3b01      	subs	r3, #1
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	f200 808b 	bhi.w	8001e80 <canTask+0x188>
 8001d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d70 <canTask+0x78>)
 8001d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d70:	08001e81 	.word	0x08001e81
 8001d74:	08001df7 	.word	0x08001df7
 8001d78:	08001e81 	.word	0x08001e81
 8001d7c:	08001dff 	.word	0x08001dff
 8001d80:	08001e81 	.word	0x08001e81
 8001d84:	08001e81 	.word	0x08001e81
 8001d88:	08001e81 	.word	0x08001e81
 8001d8c:	08001e0d 	.word	0x08001e0d
 8001d90:	08001e81 	.word	0x08001e81
 8001d94:	08001e81 	.word	0x08001e81
 8001d98:	08001e81 	.word	0x08001e81
 8001d9c:	08001e81 	.word	0x08001e81
 8001da0:	08001e81 	.word	0x08001e81
 8001da4:	08001e81 	.word	0x08001e81
 8001da8:	08001e81 	.word	0x08001e81
 8001dac:	08001e0d 	.word	0x08001e0d
 8001db0:	08001e81 	.word	0x08001e81
 8001db4:	08001e81 	.word	0x08001e81
 8001db8:	08001e81 	.word	0x08001e81
 8001dbc:	08001e81 	.word	0x08001e81
 8001dc0:	08001e81 	.word	0x08001e81
 8001dc4:	08001e81 	.word	0x08001e81
 8001dc8:	08001e81 	.word	0x08001e81
 8001dcc:	08001e81 	.word	0x08001e81
 8001dd0:	08001e81 	.word	0x08001e81
 8001dd4:	08001e81 	.word	0x08001e81
 8001dd8:	08001e81 	.word	0x08001e81
 8001ddc:	08001e81 	.word	0x08001e81
 8001de0:	08001e81 	.word	0x08001e81
 8001de4:	08001e81 	.word	0x08001e81
 8001de8:	08001e81 	.word	0x08001e81
 8001dec:	08001e0d 	.word	0x08001e0d
 8001df0:	2b40      	cmp	r3, #64	@ 0x40
 8001df2:	d012      	beq.n	8001e1a <canTask+0x122>
 8001df4:	e044      	b.n	8001e80 <canTask+0x188>
      case OFF:
    	  break;

      case READY:
          CAN_SEND(ID_3_HB); //    PWM  
 8001df6:	2073      	movs	r0, #115	@ 0x73
 8001df8:	f7ff fccc 	bl	8001794 <CAN_SEND>
          break;
 8001dfc:	e040      	b.n	8001e80 <canTask+0x188>

      case DRIVE:
          CAN_SEND(ID_3_HB); //    PWM  
 8001dfe:	2073      	movs	r0, #115	@ 0x73
 8001e00:	f7ff fcc8 	bl	8001794 <CAN_SEND>
          CAN_SEND(ID_3_ACC); //   - GET //  FLAG_I2C1_ERR  CAN_SEND  0xFFFF .
 8001e04:	2012      	movs	r0, #18
 8001e06:	f7ff fcc5 	bl	8001794 <CAN_SEND>
          break;
 8001e0a:	e039      	b.n	8001e80 <canTask+0x188>

      case PEDAL_ERR:
      case MOTOR_ERR:
      case EMERGENCY:
          CAN_SEND(ID_3_HB); // 
 8001e0c:	2073      	movs	r0, #115	@ 0x73
 8001e0e:	f7ff fcc1 	bl	8001794 <CAN_SEND>
          CAN_SEND(ID_3_ACC); //   - GET
 8001e12:	2012      	movs	r0, #18
 8001e14:	f7ff fcbe 	bl	8001794 <CAN_SEND>
          break;
 8001e18:	e032      	b.n	8001e80 <canTask+0x188>

      case CENTRAL_DOWN:
    	  // CAN STOP    ,
    	            //      :
    	            HAL_CAN_Stop(&hcan);
 8001e1a:	481d      	ldr	r0, [pc, #116]	@ (8001e90 <canTask+0x198>)
 8001e1c:	f000 ffa4 	bl	8002d68 <HAL_CAN_Stop>
    	            osDelay(500);
 8001e20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e24:	f005 f881 	bl	8006f2a <osDelay>
    	            if (HAL_CAN_Start(&hcan) == HAL_OK) {
 8001e28:	4819      	ldr	r0, [pc, #100]	@ (8001e90 <canTask+0x198>)
 8001e2a:	f000 ff59 	bl	8002ce0 <HAL_CAN_Start>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d122      	bne.n	8001e7a <canTask+0x182>
    	                HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001e34:	2102      	movs	r1, #2
 8001e36:	4816      	ldr	r0, [pc, #88]	@ (8001e90 <canTask+0x198>)
 8001e38:	f001 fa2a 	bl	8003290 <HAL_CAN_ActivateNotification>
    	                osDelay(100);
 8001e3c:	2064      	movs	r0, #100	@ 0x64
 8001e3e:	f005 f874 	bl	8006f2a <osDelay>
    	            }
    	  break;
 8001e42:	e01a      	b.n	8001e7a <canTask+0x182>
      case BROKEN_SELF:
    	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e44:	2200      	movs	r2, #0
 8001e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e4a:	4812      	ldr	r0, [pc, #72]	@ (8001e94 <canTask+0x19c>)
 8001e4c:	f002 f99e 	bl	800418c <HAL_GPIO_WritePin>
    	  HAL_CAN_Stop(&hcan);
 8001e50:	480f      	ldr	r0, [pc, #60]	@ (8001e90 <canTask+0x198>)
 8001e52:	f000 ff89 	bl	8002d68 <HAL_CAN_Stop>
    	  osDelay(500);        // 0.5   (continue !)
 8001e56:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e5a:	f005 f866 	bl	8006f2a <osDelay>

    	            //    (Peeping)
    	            if (HAL_CAN_Start(&hcan) == HAL_OK) {
 8001e5e:	480c      	ldr	r0, [pc, #48]	@ (8001e90 <canTask+0x198>)
 8001e60:	f000 ff3e 	bl	8002ce0 <HAL_CAN_Start>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d109      	bne.n	8001e7e <canTask+0x186>
    	                HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001e6a:	2102      	movs	r1, #2
 8001e6c:	4808      	ldr	r0, [pc, #32]	@ (8001e90 <canTask+0x198>)
 8001e6e:	f001 fa0f 	bl	8003290 <HAL_CAN_ActivateNotification>
    	                osDelay(100);
 8001e72:	2064      	movs	r0, #100	@ 0x64
 8001e74:	f005 f859 	bl	8006f2a <osDelay>
    	            }
    	  break;
 8001e78:	e001      	b.n	8001e7e <canTask+0x186>
    	  break;
 8001e7a:	bf00      	nop
 8001e7c:	e000      	b.n	8001e80 <canTask+0x188>
    	  break;
 8001e7e:	bf00      	nop
      }
	  osDelayUntil(tick); // 100Hz
 8001e80:	6938      	ldr	r0, [r7, #16]
 8001e82:	f005 f86d 	bl	8006f60 <osDelayUntil>
	  tick += kPeriod;
 8001e86:	e742      	b.n	8001d0e <canTask+0x16>
 8001e88:	20000000 	.word	0x20000000
 8001e8c:	20000474 	.word	0x20000474
 8001e90:	20000218 	.word	0x20000218
 8001e94:	40011000 	.word	0x40011000

08001e98 <ledTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ledTask */
void ledTask(void *argument)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ledTask */
  SPI_Buffer_t txBuf;
  SPI_Buffer_t rxBuf; // Dummy
  uint8_t LED_COMMAND;
  volatile uint8_t SPI1_ERR_CNT = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	72fb      	strb	r3, [r7, #11]
  uint8_t last_rx_seq = 0xFF;
 8001ea4:	23ff      	movs	r3, #255	@ 0xff
 8001ea6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /* Infinite loop */
  for(;;)
  {
	  // 1.    
	        switch(state_global){
 8001eaa:	4b7d      	ldr	r3, [pc, #500]	@ (80020a0 <ledTask+0x208>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b80      	cmp	r3, #128	@ 0x80
 8001eb2:	d06a      	beq.n	8001f8a <ledTask+0xf2>
 8001eb4:	2b80      	cmp	r3, #128	@ 0x80
 8001eb6:	dc6c      	bgt.n	8001f92 <ledTask+0xfa>
 8001eb8:	2b20      	cmp	r3, #32
 8001eba:	dc47      	bgt.n	8001f4c <ledTask+0xb4>
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	dd68      	ble.n	8001f92 <ledTask+0xfa>
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	2b1f      	cmp	r3, #31
 8001ec4:	d865      	bhi.n	8001f92 <ledTask+0xfa>
 8001ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8001ecc <ledTask+0x34>)
 8001ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ecc:	08001f53 	.word	0x08001f53
 8001ed0:	08001f5b 	.word	0x08001f5b
 8001ed4:	08001f93 	.word	0x08001f93
 8001ed8:	08001f63 	.word	0x08001f63
 8001edc:	08001f93 	.word	0x08001f93
 8001ee0:	08001f93 	.word	0x08001f93
 8001ee4:	08001f93 	.word	0x08001f93
 8001ee8:	08001f6b 	.word	0x08001f6b
 8001eec:	08001f93 	.word	0x08001f93
 8001ef0:	08001f93 	.word	0x08001f93
 8001ef4:	08001f93 	.word	0x08001f93
 8001ef8:	08001f93 	.word	0x08001f93
 8001efc:	08001f93 	.word	0x08001f93
 8001f00:	08001f93 	.word	0x08001f93
 8001f04:	08001f93 	.word	0x08001f93
 8001f08:	08001f73 	.word	0x08001f73
 8001f0c:	08001f93 	.word	0x08001f93
 8001f10:	08001f93 	.word	0x08001f93
 8001f14:	08001f93 	.word	0x08001f93
 8001f18:	08001f93 	.word	0x08001f93
 8001f1c:	08001f93 	.word	0x08001f93
 8001f20:	08001f93 	.word	0x08001f93
 8001f24:	08001f93 	.word	0x08001f93
 8001f28:	08001f93 	.word	0x08001f93
 8001f2c:	08001f93 	.word	0x08001f93
 8001f30:	08001f93 	.word	0x08001f93
 8001f34:	08001f93 	.word	0x08001f93
 8001f38:	08001f93 	.word	0x08001f93
 8001f3c:	08001f93 	.word	0x08001f93
 8001f40:	08001f93 	.word	0x08001f93
 8001f44:	08001f93 	.word	0x08001f93
 8001f48:	08001f7b 	.word	0x08001f7b
 8001f4c:	2b40      	cmp	r3, #64	@ 0x40
 8001f4e:	d018      	beq.n	8001f82 <ledTask+0xea>
 8001f50:	e01f      	b.n	8001f92 <ledTask+0xfa>
	        case OFF:         LED_COMMAND = LED_OFF; break;
 8001f52:	23ff      	movs	r3, #255	@ 0xff
 8001f54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f58:	e01f      	b.n	8001f9a <ledTask+0x102>
	        case READY:       LED_COMMAND = LED_READY; break;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f60:	e01b      	b.n	8001f9a <ledTask+0x102>
	        case DRIVE:       LED_COMMAND = LED_OFF; break;
 8001f62:	23ff      	movs	r3, #255	@ 0xff
 8001f64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f68:	e017      	b.n	8001f9a <ledTask+0x102>
	        case EMERGENCY:   LED_COMMAND = LED_EMERGENCY; break;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f70:	e013      	b.n	8001f9a <ledTask+0x102>
	        case MOTOR_ERR:   LED_COMMAND = LED_CENTER_DOWN; break;
 8001f72:	2304      	movs	r3, #4
 8001f74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f78:	e00f      	b.n	8001f9a <ledTask+0x102>
	        case PEDAL_ERR:   LED_COMMAND = LED_CENTER_DOWN; break;
 8001f7a:	2304      	movs	r3, #4
 8001f7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f80:	e00b      	b.n	8001f9a <ledTask+0x102>
	        case CENTRAL_DOWN: LED_COMMAND = LED_CENTER_DOWN; break;
 8001f82:	2304      	movs	r3, #4
 8001f84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f88:	e007      	b.n	8001f9a <ledTask+0x102>
	        case BROKEN_SELF: LED_COMMAND = LED_BROKEN_SELF; break;
 8001f8a:	2308      	movs	r3, #8
 8001f8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f90:	e003      	b.n	8001f9a <ledTask+0x102>
	        default:          LED_COMMAND = LED_OFF; break;
 8001f92:	23ff      	movs	r3, #255	@ 0xff
 8001f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f98:	bf00      	nop
	        }

	        Build_SPI_Packet(&txBuf, LED_COMMAND);
 8001f9a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff fc89 	bl	80018bc <Build_SPI_Packet>

	        // 2. SPI 
	        bool frame_valid = true;
 8001faa:	2301      	movs	r3, #1
 8001fac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2110      	movs	r1, #16
 8001fb4:	483b      	ldr	r0, [pc, #236]	@ (80020a4 <ledTask+0x20c>)
 8001fb6:	f002 f8e9 	bl	800418c <HAL_GPIO_WritePin>
	        if(HAL_SPI_TransmitReceive_DMA(&hspi1, txBuf.bytes, rxBuf.bytes, 8) == HAL_OK) {
 8001fba:	f107 020c 	add.w	r2, r7, #12
 8001fbe:	f107 0114 	add.w	r1, r7, #20
 8001fc2:	2308      	movs	r3, #8
 8001fc4:	4838      	ldr	r0, [pc, #224]	@ (80020a8 <ledTask+0x210>)
 8001fc6:	f004 f8ab 	bl	8006120 <HAL_SPI_TransmitReceive_DMA>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d115      	bne.n	8001ffc <ledTask+0x164>
	              //  20ms
	              uint32_t res = osThreadFlagsWait(FLAG_SPI_DMA_COMPLETE, osFlagsWaitAny, 20);
 8001fd0:	2214      	movs	r2, #20
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	f241 1011 	movw	r0, #4369	@ 0x1111
 8001fd8:	f004 ff26 	bl	8006e28 <osThreadFlagsWait>
 8001fdc:	6238      	str	r0, [r7, #32]
	              if(res == osFlagsErrorTimeout){
 8001fde:	6a3b      	ldr	r3, [r7, #32]
 8001fe0:	f113 0f02 	cmn.w	r3, #2
 8001fe4:	d10d      	bne.n	8002002 <ledTask+0x16a>
	                  HAL_SPI_DMAStop(&hspi1);
 8001fe6:	4830      	ldr	r0, [pc, #192]	@ (80020a8 <ledTask+0x210>)
 8001fe8:	f004 f996 	bl	8006318 <HAL_SPI_DMAStop>
	                  hspi1.State = HAL_SPI_STATE_READY;
 8001fec:	4b2e      	ldr	r3, [pc, #184]	@ (80020a8 <ledTask+0x210>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	                  frame_valid = false;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ffa:	e002      	b.n	8002002 <ledTask+0x16a>
	              }
	              // : while    (Busy Wait )
	              // while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
	        } else {
	            frame_valid = false;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	        }
	        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8002002:	2201      	movs	r2, #1
 8002004:	2110      	movs	r1, #16
 8002006:	4827      	ldr	r0, [pc, #156]	@ (80020a4 <ledTask+0x20c>)
 8002008:	f002 f8c0 	bl	800418c <HAL_GPIO_WritePin>

	        // 3.   ( )
	        if(frame_valid){
 800200c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002010:	2b00      	cmp	r3, #0
 8002012:	d019      	beq.n	8002048 <ledTask+0x1b0>
	              if(rxBuf.pkt.header != 0xAA) frame_valid = false;
 8002014:	7b3b      	ldrb	r3, [r7, #12]
 8002016:	2baa      	cmp	r3, #170	@ 0xaa
 8002018:	d002      	beq.n	8002020 <ledTask+0x188>
 800201a:	2300      	movs	r3, #0
 800201c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	              if(rxBuf.pkt.tail != 0xED) frame_valid = false;
 8002020:	7cfb      	ldrb	r3, [r7, #19]
 8002022:	2bed      	cmp	r3, #237	@ 0xed
 8002024:	d002      	beq.n	800202c <ledTask+0x194>
 8002026:	2300      	movs	r3, #0
 8002028:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	              if(crc_xor((uint8_t *)&rxBuf.pkt, 6) != rxBuf.pkt.crc) frame_valid = false;
 800202c:	f107 030c 	add.w	r3, r7, #12
 8002030:	2106      	movs	r1, #6
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff f95a 	bl	80012ec <crc_xor>
 8002038:	4603      	mov	r3, r0
 800203a:	461a      	mov	r2, r3
 800203c:	7cbb      	ldrb	r3, [r7, #18]
 800203e:	429a      	cmp	r2, r3
 8002040:	d002      	beq.n	8002048 <ledTask+0x1b0>
 8002042:	2300      	movs	r3, #0
 8002044:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	        }

	        // 4.      (continue !)
	        bool is_duplicate = (rxBuf.pkt.seq == last_rx_seq);
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800204e:	429a      	cmp	r2, r3
 8002050:	bf0c      	ite	eq
 8002052:	2301      	moveq	r3, #1
 8002054:	2300      	movne	r3, #0
 8002056:	77fb      	strb	r3, [r7, #31]

	        if(!frame_valid || is_duplicate){
 8002058:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800205c:	f083 0301 	eor.w	r3, r3, #1
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	d102      	bne.n	800206c <ledTask+0x1d4>
 8002066:	7ffb      	ldrb	r3, [r7, #31]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00b      	beq.n	8002084 <ledTask+0x1ec>
	              //     
	              if(++SPI1_ERR_CNT >= 5){
 800206c:	7afb      	ldrb	r3, [r7, #11]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	3301      	adds	r3, #1
 8002072:	b2db      	uxtb	r3, r3
 8002074:	461a      	mov	r2, r3
 8002076:	72fa      	strb	r2, [r7, #11]
 8002078:	2b04      	cmp	r3, #4
 800207a:	d90b      	bls.n	8002094 <ledTask+0x1fc>
	                  SPI1_ERR_FLAG = 1;
 800207c:	4b0b      	ldr	r3, [pc, #44]	@ (80020ac <ledTask+0x214>)
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
	              if(++SPI1_ERR_CNT >= 5){
 8002082:	e007      	b.n	8002094 <ledTask+0x1fc>
	                  //   continue    osDelay 
	              }
	        } else {
	              //  
	              last_rx_seq = rxBuf.pkt.seq;
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	              SPI1_ERR_CNT = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	72fb      	strb	r3, [r7, #11]
	              SPI1_ERR_FLAG = 0;
 800208e:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <ledTask+0x214>)
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
	        }

	        // []    300ms . (  )
	        osDelay(300);
 8002094:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002098:	f004 ff47 	bl	8006f2a <osDelay>
  {
 800209c:	e705      	b.n	8001eaa <ledTask+0x12>
 800209e:	bf00      	nop
 80020a0:	20000000 	.word	0x20000000
 80020a4:	40010800 	.word	0x40010800
 80020a8:	2000031c 	.word	0x2000031c
 80020ac:	20000451 	.word	0x20000451

080020b0 <accelTask>:
*/


/* USER CODE END Header_accelTask */
void accelTask(void *argument)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN accelTask */
  uint32_t tick = osKernelGetTickCount();
 80020b8:	f004 fdc0 	bl	8006c3c <osKernelGetTickCount>
 80020bc:	6178      	str	r0, [r7, #20]
  uint32_t interval = 10U; //   
 80020be:	230a      	movs	r3, #10
 80020c0:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	  tick += interval;
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4413      	add	r3, r2
 80020c8:	617b      	str	r3, [r7, #20]

      switch(state_global){
 80020ca:	4b25      	ldr	r3, [pc, #148]	@ (8002160 <accelTask+0xb0>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	d001      	beq.n	80020d8 <accelTask+0x28>
 80020d4:	2b08      	cmp	r3, #8
 80020d6:	d13c      	bne.n	8002152 <accelTask+0xa2>
      case EMERGENCY:
      case DRIVE:
          Read_Accel();
 80020d8:	f7ff f87e 	bl	80011d8 <Read_Accel>

          // I2C   ( 40ms)
          uint32_t ret = osThreadFlagsWait(FLAG_I2C_DMA_COMPLETE, osFlagsWaitAny, 40);
 80020dc:	2228      	movs	r2, #40	@ 0x28
 80020de:	2100      	movs	r1, #0
 80020e0:	f242 2022 	movw	r0, #8738	@ 0x2222
 80020e4:	f004 fea0 	bl	8006e28 <osThreadFlagsWait>
 80020e8:	60f8      	str	r0, [r7, #12]

          if(!(ret & 0x80000000)){ //  
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	db32      	blt.n	8002156 <accelTask+0xa6>
              Accel_ProcessData();
 80020f0:	f7ff f886 	bl	8001200 <Accel_ProcessData>
              taskENTER_CRITICAL();
 80020f4:	f007 fb12 	bl	800971c <vPortEnterCritical>
              g_accel_raw.x = (int16_t)(ax * 100.0f);
 80020f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002164 <accelTask+0xb4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	491a      	ldr	r1, [pc, #104]	@ (8002168 <accelTask+0xb8>)
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe fdd0 	bl	8000ca4 <__aeabi_fmul>
 8002104:	4603      	mov	r3, r0
 8002106:	4618      	mov	r0, r3
 8002108:	f7fe ff1c 	bl	8000f44 <__aeabi_f2iz>
 800210c:	4603      	mov	r3, r0
 800210e:	b21a      	sxth	r2, r3
 8002110:	4b16      	ldr	r3, [pc, #88]	@ (800216c <accelTask+0xbc>)
 8002112:	801a      	strh	r2, [r3, #0]
              g_accel_raw.y = (int16_t)(ay * 100.0f);
 8002114:	4b16      	ldr	r3, [pc, #88]	@ (8002170 <accelTask+0xc0>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4913      	ldr	r1, [pc, #76]	@ (8002168 <accelTask+0xb8>)
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe fdc2 	bl	8000ca4 <__aeabi_fmul>
 8002120:	4603      	mov	r3, r0
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe ff0e 	bl	8000f44 <__aeabi_f2iz>
 8002128:	4603      	mov	r3, r0
 800212a:	b21a      	sxth	r2, r3
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <accelTask+0xbc>)
 800212e:	805a      	strh	r2, [r3, #2]
              g_accel_raw.z = (int16_t)(az * 100.0f);
 8002130:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <accelTask+0xc4>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	490c      	ldr	r1, [pc, #48]	@ (8002168 <accelTask+0xb8>)
 8002136:	4618      	mov	r0, r3
 8002138:	f7fe fdb4 	bl	8000ca4 <__aeabi_fmul>
 800213c:	4603      	mov	r3, r0
 800213e:	4618      	mov	r0, r3
 8002140:	f7fe ff00 	bl	8000f44 <__aeabi_f2iz>
 8002144:	4603      	mov	r3, r0
 8002146:	b21a      	sxth	r2, r3
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <accelTask+0xbc>)
 800214a:	809a      	strh	r2, [r3, #4]
              taskEXIT_CRITICAL();
 800214c:	f007 fb16 	bl	800977c <vPortExitCritical>
          }
          // (Timeout) continue     
          break;
 8002150:	e001      	b.n	8002156 <accelTask+0xa6>

      default:
          break;
 8002152:	bf00      	nop
 8002154:	e000      	b.n	8002158 <accelTask+0xa8>
          break;
 8002156:	bf00      	nop
      }

      // [] continue    
      osDelayUntil(tick);
 8002158:	6978      	ldr	r0, [r7, #20]
 800215a:	f004 ff01 	bl	8006f60 <osDelayUntil>
	  tick += interval;
 800215e:	e7b0      	b.n	80020c2 <accelTask+0x12>
 8002160:	20000000 	.word	0x20000000
 8002164:	2000020c 	.word	0x2000020c
 8002168:	42c80000 	.word	0x42c80000
 800216c:	20000454 	.word	0x20000454
 8002170:	20000210 	.word	0x20000210
 8002174:	20000214 	.word	0x20000214

08002178 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800217c:	b672      	cpsid	i
}
 800217e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <Error_Handler+0x8>

08002184 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800218a:	4b18      	ldr	r3, [pc, #96]	@ (80021ec <HAL_MspInit+0x68>)
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	4a17      	ldr	r2, [pc, #92]	@ (80021ec <HAL_MspInit+0x68>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6193      	str	r3, [r2, #24]
 8002196:	4b15      	ldr	r3, [pc, #84]	@ (80021ec <HAL_MspInit+0x68>)
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a2:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <HAL_MspInit+0x68>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	4a11      	ldr	r2, [pc, #68]	@ (80021ec <HAL_MspInit+0x68>)
 80021a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ac:	61d3      	str	r3, [r2, #28]
 80021ae:	4b0f      	ldr	r3, [pc, #60]	@ (80021ec <HAL_MspInit+0x68>)
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b6:	607b      	str	r3, [r7, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	210f      	movs	r1, #15
 80021be:	f06f 0001 	mvn.w	r0, #1
 80021c2:	f001 fb86 	bl	80038d2 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_MspInit+0x6c>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	4a04      	ldr	r2, [pc, #16]	@ (80021f0 <HAL_MspInit+0x6c>)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021e2:	bf00      	nop
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40010000 	.word	0x40010000

080021f4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0310 	add.w	r3, r7, #16
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a20      	ldr	r2, [pc, #128]	@ (8002290 <HAL_CAN_MspInit+0x9c>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d139      	bne.n	8002288 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002214:	4b1f      	ldr	r3, [pc, #124]	@ (8002294 <HAL_CAN_MspInit+0xa0>)
 8002216:	69db      	ldr	r3, [r3, #28]
 8002218:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_CAN_MspInit+0xa0>)
 800221a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800221e:	61d3      	str	r3, [r2, #28]
 8002220:	4b1c      	ldr	r3, [pc, #112]	@ (8002294 <HAL_CAN_MspInit+0xa0>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222c:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <HAL_CAN_MspInit+0xa0>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	4a18      	ldr	r2, [pc, #96]	@ (8002294 <HAL_CAN_MspInit+0xa0>)
 8002232:	f043 0304 	orr.w	r3, r3, #4
 8002236:	6193      	str	r3, [r2, #24]
 8002238:	4b16      	ldr	r3, [pc, #88]	@ (8002294 <HAL_CAN_MspInit+0xa0>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002244:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002248:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002252:	f107 0310 	add.w	r3, r7, #16
 8002256:	4619      	mov	r1, r3
 8002258:	480f      	ldr	r0, [pc, #60]	@ (8002298 <HAL_CAN_MspInit+0xa4>)
 800225a:	f001 fe13 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800225e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002262:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002264:	2302      	movs	r3, #2
 8002266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002268:	2303      	movs	r3, #3
 800226a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	4619      	mov	r1, r3
 8002272:	4809      	ldr	r0, [pc, #36]	@ (8002298 <HAL_CAN_MspInit+0xa4>)
 8002274:	f001 fe06 	bl	8003e84 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8002278:	2200      	movs	r2, #0
 800227a:	2105      	movs	r1, #5
 800227c:	2014      	movs	r0, #20
 800227e:	f001 fb28 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8002282:	2014      	movs	r0, #20
 8002284:	f001 fb41 	bl	800390a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002288:	bf00      	nop
 800228a:	3720      	adds	r7, #32
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40006400 	.word	0x40006400
 8002294:	40021000 	.word	0x40021000
 8002298:	40010800 	.word	0x40010800

0800229c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0310 	add.w	r3, r7, #16
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a3b      	ldr	r2, [pc, #236]	@ (80023a4 <HAL_I2C_MspInit+0x108>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d16f      	bne.n	800239c <HAL_I2C_MspInit+0x100>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022bc:	4b3a      	ldr	r3, [pc, #232]	@ (80023a8 <HAL_I2C_MspInit+0x10c>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4a39      	ldr	r2, [pc, #228]	@ (80023a8 <HAL_I2C_MspInit+0x10c>)
 80022c2:	f043 0308 	orr.w	r3, r3, #8
 80022c6:	6193      	str	r3, [r2, #24]
 80022c8:	4b37      	ldr	r3, [pc, #220]	@ (80023a8 <HAL_I2C_MspInit+0x10c>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0308 	and.w	r3, r3, #8
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022d4:	23c0      	movs	r3, #192	@ 0xc0
 80022d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022d8:	2312      	movs	r3, #18
 80022da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022dc:	2303      	movs	r3, #3
 80022de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	4619      	mov	r1, r3
 80022e6:	4831      	ldr	r0, [pc, #196]	@ (80023ac <HAL_I2C_MspInit+0x110>)
 80022e8:	f001 fdcc 	bl	8003e84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ec:	4b2e      	ldr	r3, [pc, #184]	@ (80023a8 <HAL_I2C_MspInit+0x10c>)
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	4a2d      	ldr	r2, [pc, #180]	@ (80023a8 <HAL_I2C_MspInit+0x10c>)
 80022f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022f6:	61d3      	str	r3, [r2, #28]
 80022f8:	4b2b      	ldr	r3, [pc, #172]	@ (80023a8 <HAL_I2C_MspInit+0x10c>)
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8002304:	4b2a      	ldr	r3, [pc, #168]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002306:	4a2b      	ldr	r2, [pc, #172]	@ (80023b4 <HAL_I2C_MspInit+0x118>)
 8002308:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800230a:	4b29      	ldr	r3, [pc, #164]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 800230c:	2200      	movs	r2, #0
 800230e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002310:	4b27      	ldr	r3, [pc, #156]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002316:	4b26      	ldr	r3, [pc, #152]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002318:	2280      	movs	r2, #128	@ 0x80
 800231a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800231c:	4b24      	ldr	r3, [pc, #144]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 800231e:	2200      	movs	r2, #0
 8002320:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002322:	4b23      	ldr	r3, [pc, #140]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002324:	2200      	movs	r2, #0
 8002326:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002328:	4b21      	ldr	r3, [pc, #132]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 800232a:	2200      	movs	r2, #0
 800232c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800232e:	4b20      	ldr	r3, [pc, #128]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002330:	2200      	movs	r2, #0
 8002332:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002334:	481e      	ldr	r0, [pc, #120]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002336:	f001 fb03 	bl	8003940 <HAL_DMA_Init>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8002340:	f7ff ff1a 	bl	8002178 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a1a      	ldr	r2, [pc, #104]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 8002348:	639a      	str	r2, [r3, #56]	@ 0x38
 800234a:	4a19      	ldr	r2, [pc, #100]	@ (80023b0 <HAL_I2C_MspInit+0x114>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8002350:	4b19      	ldr	r3, [pc, #100]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002352:	4a1a      	ldr	r2, [pc, #104]	@ (80023bc <HAL_I2C_MspInit+0x120>)
 8002354:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002356:	4b18      	ldr	r3, [pc, #96]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002358:	2210      	movs	r2, #16
 800235a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800235c:	4b16      	ldr	r3, [pc, #88]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002362:	4b15      	ldr	r3, [pc, #84]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002364:	2280      	movs	r2, #128	@ 0x80
 8002366:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002368:	4b13      	ldr	r3, [pc, #76]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 800236a:	2200      	movs	r2, #0
 800236c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800236e:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002370:	2200      	movs	r2, #0
 8002372:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002374:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002376:	2200      	movs	r2, #0
 8002378:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800237a:	4b0f      	ldr	r3, [pc, #60]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 800237c:	2200      	movs	r2, #0
 800237e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002380:	480d      	ldr	r0, [pc, #52]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002382:	f001 fadd 	bl	8003940 <HAL_DMA_Init>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 800238c:	f7ff fef4 	bl	8002178 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a09      	ldr	r2, [pc, #36]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002394:	635a      	str	r2, [r3, #52]	@ 0x34
 8002396:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <HAL_I2C_MspInit+0x11c>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800239c:	bf00      	nop
 800239e:	3720      	adds	r7, #32
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40005400 	.word	0x40005400
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40010c00 	.word	0x40010c00
 80023b0:	20000294 	.word	0x20000294
 80023b4:	40020080 	.word	0x40020080
 80023b8:	200002d8 	.word	0x200002d8
 80023bc:	4002006c 	.word	0x4002006c

080023c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b088      	sub	sp, #32
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0310 	add.w	r3, r7, #16
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a46      	ldr	r2, [pc, #280]	@ (80024f4 <HAL_SPI_MspInit+0x134>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	f040 8084 	bne.w	80024ea <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023e2:	4b45      	ldr	r3, [pc, #276]	@ (80024f8 <HAL_SPI_MspInit+0x138>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	4a44      	ldr	r2, [pc, #272]	@ (80024f8 <HAL_SPI_MspInit+0x138>)
 80023e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023ec:	6193      	str	r3, [r2, #24]
 80023ee:	4b42      	ldr	r3, [pc, #264]	@ (80024f8 <HAL_SPI_MspInit+0x138>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	4b3f      	ldr	r3, [pc, #252]	@ (80024f8 <HAL_SPI_MspInit+0x138>)
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	4a3e      	ldr	r2, [pc, #248]	@ (80024f8 <HAL_SPI_MspInit+0x138>)
 8002400:	f043 0304 	orr.w	r3, r3, #4
 8002404:	6193      	str	r3, [r2, #24]
 8002406:	4b3c      	ldr	r3, [pc, #240]	@ (80024f8 <HAL_SPI_MspInit+0x138>)
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	f003 0304 	and.w	r3, r3, #4
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002412:	23a0      	movs	r3, #160	@ 0xa0
 8002414:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800241a:	2303      	movs	r3, #3
 800241c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241e:	f107 0310 	add.w	r3, r7, #16
 8002422:	4619      	mov	r1, r3
 8002424:	4835      	ldr	r0, [pc, #212]	@ (80024fc <HAL_SPI_MspInit+0x13c>)
 8002426:	f001 fd2d 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800242a:	2340      	movs	r3, #64	@ 0x40
 800242c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002436:	f107 0310 	add.w	r3, r7, #16
 800243a:	4619      	mov	r1, r3
 800243c:	482f      	ldr	r0, [pc, #188]	@ (80024fc <HAL_SPI_MspInit+0x13c>)
 800243e:	f001 fd21 	bl	8003e84 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002442:	4b2f      	ldr	r3, [pc, #188]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002444:	4a2f      	ldr	r2, [pc, #188]	@ (8002504 <HAL_SPI_MspInit+0x144>)
 8002446:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002448:	4b2d      	ldr	r3, [pc, #180]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 800244a:	2210      	movs	r2, #16
 800244c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800244e:	4b2c      	ldr	r3, [pc, #176]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002454:	4b2a      	ldr	r3, [pc, #168]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002456:	2280      	movs	r2, #128	@ 0x80
 8002458:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800245a:	4b29      	ldr	r3, [pc, #164]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 800245c:	2200      	movs	r2, #0
 800245e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002460:	4b27      	ldr	r3, [pc, #156]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002462:	2200      	movs	r2, #0
 8002464:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002466:	4b26      	ldr	r3, [pc, #152]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002468:	2200      	movs	r2, #0
 800246a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800246c:	4b24      	ldr	r3, [pc, #144]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 800246e:	2200      	movs	r2, #0
 8002470:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002472:	4823      	ldr	r0, [pc, #140]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002474:	f001 fa64 	bl	8003940 <HAL_DMA_Init>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 800247e:	f7ff fe7b 	bl	8002178 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a1e      	ldr	r2, [pc, #120]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 8002486:	649a      	str	r2, [r3, #72]	@ 0x48
 8002488:	4a1d      	ldr	r2, [pc, #116]	@ (8002500 <HAL_SPI_MspInit+0x140>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800248e:	4b1e      	ldr	r3, [pc, #120]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 8002490:	4a1e      	ldr	r2, [pc, #120]	@ (800250c <HAL_SPI_MspInit+0x14c>)
 8002492:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002494:	4b1c      	ldr	r3, [pc, #112]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 8002496:	2200      	movs	r2, #0
 8002498:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800249a:	4b1b      	ldr	r3, [pc, #108]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024a0:	4b19      	ldr	r3, [pc, #100]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024a2:	2280      	movs	r2, #128	@ 0x80
 80024a4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024a6:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024ac:	4b16      	ldr	r3, [pc, #88]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80024b2:	4b15      	ldr	r3, [pc, #84]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024b8:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80024be:	4812      	ldr	r0, [pc, #72]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024c0:	f001 fa3e 	bl	8003940 <HAL_DMA_Init>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80024ca:	f7ff fe55 	bl	8002178 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024d2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80024d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002508 <HAL_SPI_MspInit+0x148>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2106      	movs	r1, #6
 80024de:	2023      	movs	r0, #35	@ 0x23
 80024e0:	f001 f9f7 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80024e4:	2023      	movs	r0, #35	@ 0x23
 80024e6:	f001 fa10 	bl	800390a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80024ea:	bf00      	nop
 80024ec:	3720      	adds	r7, #32
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40013000 	.word	0x40013000
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40010800 	.word	0x40010800
 8002500:	20000374 	.word	0x20000374
 8002504:	40020030 	.word	0x40020030
 8002508:	200003b8 	.word	0x200003b8
 800250c:	4002001c 	.word	0x4002001c

08002510 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 0310 	add.w	r3, r7, #16
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a1c      	ldr	r2, [pc, #112]	@ (800259c <HAL_UART_MspInit+0x8c>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d131      	bne.n	8002594 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002530:	4b1b      	ldr	r3, [pc, #108]	@ (80025a0 <HAL_UART_MspInit+0x90>)
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	4a1a      	ldr	r2, [pc, #104]	@ (80025a0 <HAL_UART_MspInit+0x90>)
 8002536:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800253a:	6193      	str	r3, [r2, #24]
 800253c:	4b18      	ldr	r3, [pc, #96]	@ (80025a0 <HAL_UART_MspInit+0x90>)
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002548:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <HAL_UART_MspInit+0x90>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	4a14      	ldr	r2, [pc, #80]	@ (80025a0 <HAL_UART_MspInit+0x90>)
 800254e:	f043 0304 	orr.w	r3, r3, #4
 8002552:	6193      	str	r3, [r2, #24]
 8002554:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_UART_MspInit+0x90>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002560:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002564:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800256a:	2303      	movs	r3, #3
 800256c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256e:	f107 0310 	add.w	r3, r7, #16
 8002572:	4619      	mov	r1, r3
 8002574:	480b      	ldr	r0, [pc, #44]	@ (80025a4 <HAL_UART_MspInit+0x94>)
 8002576:	f001 fc85 	bl	8003e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800257a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800257e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002588:	f107 0310 	add.w	r3, r7, #16
 800258c:	4619      	mov	r1, r3
 800258e:	4805      	ldr	r0, [pc, #20]	@ (80025a4 <HAL_UART_MspInit+0x94>)
 8002590:	f001 fc78 	bl	8003e84 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002594:	bf00      	nop
 8002596:	3720      	adds	r7, #32
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40013800 	.word	0x40013800
 80025a0:	40021000 	.word	0x40021000
 80025a4:	40010800 	.word	0x40010800

080025a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <NMI_Handler+0x4>

080025b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <HardFault_Handler+0x4>

080025b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <MemManage_Handler+0x4>

080025c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <BusFault_Handler+0x4>

080025c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025cc:	bf00      	nop
 80025ce:	e7fd      	b.n	80025cc <UsageFault_Handler+0x4>

080025d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr

080025dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025e0:	f000 f97a 	bl	80028d8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80025e4:	f006 f97e 	bl	80088e4 <xTaskGetSchedulerState>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d001      	beq.n	80025f2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80025ee:	f007 f913 	bl	8009818 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80025fc:	4802      	ldr	r0, [pc, #8]	@ (8002608 <DMA1_Channel2_IRQHandler+0x10>)
 80025fe:	f001 fb0d 	bl	8003c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200003b8 	.word	0x200003b8

0800260c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002610:	4802      	ldr	r0, [pc, #8]	@ (800261c <DMA1_Channel3_IRQHandler+0x10>)
 8002612:	f001 fb03 	bl	8003c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20000374 	.word	0x20000374

08002620 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002624:	4802      	ldr	r0, [pc, #8]	@ (8002630 <DMA1_Channel6_IRQHandler+0x10>)
 8002626:	f001 faf9 	bl	8003c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	200002d8 	.word	0x200002d8

08002634 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002638:	4802      	ldr	r0, [pc, #8]	@ (8002644 <DMA1_Channel7_IRQHandler+0x10>)
 800263a:	f001 faef 	bl	8003c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000294 	.word	0x20000294

08002648 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800264c:	4802      	ldr	r0, [pc, #8]	@ (8002658 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800264e:	f000 fe44 	bl	80032da <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000218 	.word	0x20000218

0800265c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002660:	4802      	ldr	r0, [pc, #8]	@ (800266c <SPI1_IRQHandler+0x10>)
 8002662:	f003 fe99 	bl	8006398 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	2000031c 	.word	0x2000031c

08002670 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return 1;
 8002674:	2301      	movs	r3, #1
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <_kill>:

int _kill(int pid, int sig)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
 8002686:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002688:	f008 f8e8 	bl	800a85c <__errno>
 800268c:	4603      	mov	r3, r0
 800268e:	2216      	movs	r2, #22
 8002690:	601a      	str	r2, [r3, #0]
  return -1;
 8002692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_exit>:

void _exit (int status)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026a6:	f04f 31ff 	mov.w	r1, #4294967295
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ffe7 	bl	800267e <_kill>
  while (1) {}    /* Make sure we hang here */
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <_exit+0x12>

080026b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	e00a      	b.n	80026dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026c6:	f3af 8000 	nop.w
 80026ca:	4601      	mov	r1, r0
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	1c5a      	adds	r2, r3, #1
 80026d0:	60ba      	str	r2, [r7, #8]
 80026d2:	b2ca      	uxtb	r2, r1
 80026d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	3301      	adds	r3, #1
 80026da:	617b      	str	r3, [r7, #20]
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	dbf0      	blt.n	80026c6 <_read+0x12>
  }

  return len;
 80026e4:	687b      	ldr	r3, [r7, #4]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b086      	sub	sp, #24
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	60f8      	str	r0, [r7, #12]
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	e009      	b.n	8002714 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	1c5a      	adds	r2, r3, #1
 8002704:	60ba      	str	r2, [r7, #8]
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	3301      	adds	r3, #1
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	429a      	cmp	r2, r3
 800271a:	dbf1      	blt.n	8002700 <_write+0x12>
  }
  return len;
 800271c:	687b      	ldr	r3, [r7, #4]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <_close>:

int _close(int file)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800272e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800274c:	605a      	str	r2, [r3, #4]
  return 0;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <_isatty>:

int _isatty(int file)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002762:	2301      	movs	r3, #1
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800276e:	b480      	push	{r7}
 8002770:	b085      	sub	sp, #20
 8002772:	af00      	add	r7, sp, #0
 8002774:	60f8      	str	r0, [r7, #12]
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
	...

08002788 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002790:	4a14      	ldr	r2, [pc, #80]	@ (80027e4 <_sbrk+0x5c>)
 8002792:	4b15      	ldr	r3, [pc, #84]	@ (80027e8 <_sbrk+0x60>)
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800279c:	4b13      	ldr	r3, [pc, #76]	@ (80027ec <_sbrk+0x64>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d102      	bne.n	80027aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027a4:	4b11      	ldr	r3, [pc, #68]	@ (80027ec <_sbrk+0x64>)
 80027a6:	4a12      	ldr	r2, [pc, #72]	@ (80027f0 <_sbrk+0x68>)
 80027a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027aa:	4b10      	ldr	r3, [pc, #64]	@ (80027ec <_sbrk+0x64>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4413      	add	r3, r2
 80027b2:	693a      	ldr	r2, [r7, #16]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d207      	bcs.n	80027c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027b8:	f008 f850 	bl	800a85c <__errno>
 80027bc:	4603      	mov	r3, r0
 80027be:	220c      	movs	r2, #12
 80027c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027c2:	f04f 33ff 	mov.w	r3, #4294967295
 80027c6:	e009      	b.n	80027dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027c8:	4b08      	ldr	r3, [pc, #32]	@ (80027ec <_sbrk+0x64>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027ce:	4b07      	ldr	r3, [pc, #28]	@ (80027ec <_sbrk+0x64>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	4a05      	ldr	r2, [pc, #20]	@ (80027ec <_sbrk+0x64>)
 80027d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027da:	68fb      	ldr	r3, [r7, #12]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20005000 	.word	0x20005000
 80027e8:	00000400 	.word	0x00000400
 80027ec:	2000047c 	.word	0x2000047c
 80027f0:	20001f20 	.word	0x20001f20

080027f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027f8:	bf00      	nop
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr

08002800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002800:	f7ff fff8 	bl	80027f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002804:	480b      	ldr	r0, [pc, #44]	@ (8002834 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002806:	490c      	ldr	r1, [pc, #48]	@ (8002838 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002808:	4a0c      	ldr	r2, [pc, #48]	@ (800283c <LoopFillZerobss+0x16>)
  movs r3, #0
 800280a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800280c:	e002      	b.n	8002814 <LoopCopyDataInit>

0800280e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002812:	3304      	adds	r3, #4

08002814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002818:	d3f9      	bcc.n	800280e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800281a:	4a09      	ldr	r2, [pc, #36]	@ (8002840 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800281c:	4c09      	ldr	r4, [pc, #36]	@ (8002844 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800281e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002820:	e001      	b.n	8002826 <LoopFillZerobss>

08002822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002824:	3204      	adds	r2, #4

08002826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002828:	d3fb      	bcc.n	8002822 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800282a:	f008 f81d 	bl	800a868 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800282e:	f7ff f881 	bl	8001934 <main>
  bx lr
 8002832:	4770      	bx	lr
  ldr r0, =_sdata
 8002834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002838:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800283c:	0800ca74 	.word	0x0800ca74
  ldr r2, =_sbss
 8002840:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002844:	20001f20 	.word	0x20001f20

08002848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002848:	e7fe      	b.n	8002848 <ADC1_2_IRQHandler>
	...

0800284c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002850:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <HAL_Init+0x28>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <HAL_Init+0x28>)
 8002856:	f043 0310 	orr.w	r3, r3, #16
 800285a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800285c:	2003      	movs	r0, #3
 800285e:	f001 f82d 	bl	80038bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002862:	200f      	movs	r0, #15
 8002864:	f000 f808 	bl	8002878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002868:	f7ff fc8c 	bl	8002184 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40022000 	.word	0x40022000

08002878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002880:	4b12      	ldr	r3, [pc, #72]	@ (80028cc <HAL_InitTick+0x54>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <HAL_InitTick+0x58>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800288e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002892:	fbb2 f3f3 	udiv	r3, r2, r3
 8002896:	4618      	mov	r0, r3
 8002898:	f001 f845 	bl	8003926 <HAL_SYSTICK_Config>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e00e      	b.n	80028c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b0f      	cmp	r3, #15
 80028aa:	d80a      	bhi.n	80028c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028ac:	2200      	movs	r2, #0
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	f04f 30ff 	mov.w	r0, #4294967295
 80028b4:	f001 f80d 	bl	80038d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028b8:	4a06      	ldr	r2, [pc, #24]	@ (80028d4 <HAL_InitTick+0x5c>)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028be:	2300      	movs	r3, #0
 80028c0:	e000      	b.n	80028c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	20000004 	.word	0x20000004
 80028d0:	2000000c 	.word	0x2000000c
 80028d4:	20000008 	.word	0x20000008

080028d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <HAL_IncTick+0x1c>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <HAL_IncTick+0x20>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4413      	add	r3, r2
 80028e8:	4a03      	ldr	r2, [pc, #12]	@ (80028f8 <HAL_IncTick+0x20>)
 80028ea:	6013      	str	r3, [r2, #0]
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bc80      	pop	{r7}
 80028f2:	4770      	bx	lr
 80028f4:	2000000c 	.word	0x2000000c
 80028f8:	20000480 	.word	0x20000480

080028fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002900:	4b02      	ldr	r3, [pc, #8]	@ (800290c <HAL_GetTick+0x10>)
 8002902:	681b      	ldr	r3, [r3, #0]
}
 8002904:	4618      	mov	r0, r3
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr
 800290c:	20000480 	.word	0x20000480

08002910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002918:	f7ff fff0 	bl	80028fc <HAL_GetTick>
 800291c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002928:	d005      	beq.n	8002936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800292a:	4b0a      	ldr	r3, [pc, #40]	@ (8002954 <HAL_Delay+0x44>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4413      	add	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002936:	bf00      	nop
 8002938:	f7ff ffe0 	bl	80028fc <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	429a      	cmp	r2, r3
 8002946:	d8f7      	bhi.n	8002938 <HAL_Delay+0x28>
  {
  }
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	2000000c 	.word	0x2000000c

08002958 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e0ed      	b.n	8002b46 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	d102      	bne.n	800297c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fc3c 	bl	80021f4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0201 	orr.w	r2, r2, #1
 800298a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800298c:	f7ff ffb6 	bl	80028fc <HAL_GetTick>
 8002990:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002992:	e012      	b.n	80029ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002994:	f7ff ffb2 	bl	80028fc <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b0a      	cmp	r3, #10
 80029a0:	d90b      	bls.n	80029ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2205      	movs	r2, #5
 80029b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e0c5      	b.n	8002b46 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0e5      	beq.n	8002994 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0202 	bic.w	r2, r2, #2
 80029d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029d8:	f7ff ff90 	bl	80028fc <HAL_GetTick>
 80029dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029de:	e012      	b.n	8002a06 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029e0:	f7ff ff8c 	bl	80028fc <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b0a      	cmp	r3, #10
 80029ec:	d90b      	bls.n	8002a06 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2205      	movs	r2, #5
 80029fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e09f      	b.n	8002b46 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1e5      	bne.n	80029e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7e1b      	ldrb	r3, [r3, #24]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d108      	bne.n	8002a2e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	e007      	b.n	8002a3e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	7e5b      	ldrb	r3, [r3, #25]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d108      	bne.n	8002a58 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	e007      	b.n	8002a68 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a66:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	7e9b      	ldrb	r3, [r3, #26]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d108      	bne.n	8002a82 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 0220 	orr.w	r2, r2, #32
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	e007      	b.n	8002a92 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 0220 	bic.w	r2, r2, #32
 8002a90:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	7edb      	ldrb	r3, [r3, #27]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d108      	bne.n	8002aac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0210 	bic.w	r2, r2, #16
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	e007      	b.n	8002abc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0210 	orr.w	r2, r2, #16
 8002aba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	7f1b      	ldrb	r3, [r3, #28]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d108      	bne.n	8002ad6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0208 	orr.w	r2, r2, #8
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	e007      	b.n	8002ae6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0208 	bic.w	r2, r2, #8
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	7f5b      	ldrb	r3, [r3, #29]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d108      	bne.n	8002b00 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f042 0204 	orr.w	r2, r2, #4
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	e007      	b.n	8002b10 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0204 	bic.w	r2, r2, #4
 8002b0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	ea42 0103 	orr.w	r1, r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	1e5a      	subs	r2, r3, #1
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b087      	sub	sp, #28
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b64:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b66:	7cfb      	ldrb	r3, [r7, #19]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d003      	beq.n	8002b74 <HAL_CAN_ConfigFilter+0x26>
 8002b6c:	7cfb      	ldrb	r3, [r7, #19]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	f040 80aa 	bne.w	8002cc8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b7a:	f043 0201 	orr.w	r2, r3, #1
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d123      	bne.n	8002bf6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	401a      	ands	r2, r3
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bd0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	3248      	adds	r2, #72	@ 0x48
 8002bd6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bea:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bec:	6979      	ldr	r1, [r7, #20]
 8002bee:	3348      	adds	r3, #72	@ 0x48
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	440b      	add	r3, r1
 8002bf4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d122      	bne.n	8002c44 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c1e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	3248      	adds	r2, #72	@ 0x48
 8002c24:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c38:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c3a:	6979      	ldr	r1, [r7, #20]
 8002c3c:	3348      	adds	r3, #72	@ 0x48
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	440b      	add	r3, r1
 8002c42:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d109      	bne.n	8002c60 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	43db      	mvns	r3, r3
 8002c56:	401a      	ands	r2, r3
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002c5e:	e007      	b.n	8002c70 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	431a      	orrs	r2, r3
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	43db      	mvns	r3, r3
 8002c82:	401a      	ands	r2, r3
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002c8a:	e007      	b.n	8002c9c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	431a      	orrs	r2, r3
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d107      	bne.n	8002cb4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	431a      	orrs	r2, r3
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002cba:	f023 0201 	bic.w	r2, r3, #1
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	e006      	b.n	8002cd6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ccc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
  }
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	371c      	adds	r7, #28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr

08002ce0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d12e      	bne.n	8002d52 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0201 	bic.w	r2, r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d0c:	f7ff fdf6 	bl	80028fc <HAL_GetTick>
 8002d10:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d12:	e012      	b.n	8002d3a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d14:	f7ff fdf2 	bl	80028fc <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b0a      	cmp	r3, #10
 8002d20:	d90b      	bls.n	8002d3a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2205      	movs	r2, #5
 8002d32:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e012      	b.n	8002d60 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1e5      	bne.n	8002d14 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	e006      	b.n	8002d60 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d56:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
  }
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d133      	bne.n	8002de4 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d8c:	f7ff fdb6 	bl	80028fc <HAL_GetTick>
 8002d90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d92:	e012      	b.n	8002dba <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d94:	f7ff fdb2 	bl	80028fc <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b0a      	cmp	r3, #10
 8002da0:	d90b      	bls.n	8002dba <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2205      	movs	r2, #5
 8002db2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e01b      	b.n	8002df2 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0e5      	beq.n	8002d94 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0202 	bic.w	r2, r2, #2
 8002dd6:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	e006      	b.n	8002df2 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
  }
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b089      	sub	sp, #36	@ 0x24
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	60b9      	str	r1, [r7, #8]
 8002e04:	607a      	str	r2, [r7, #4]
 8002e06:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e18:	7ffb      	ldrb	r3, [r7, #31]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d003      	beq.n	8002e26 <HAL_CAN_AddTxMessage+0x2c>
 8002e1e:	7ffb      	ldrb	r3, [r7, #31]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	f040 80ad 	bne.w	8002f80 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d105      	bne.n	8002e46 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f000 8095 	beq.w	8002f70 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	0e1b      	lsrs	r3, r3, #24
 8002e4a:	f003 0303 	and.w	r3, r3, #3
 8002e4e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002e50:	2201      	movs	r2, #1
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	409a      	lsls	r2, r3
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10d      	bne.n	8002e7e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002e6c:	68f9      	ldr	r1, [r7, #12]
 8002e6e:	6809      	ldr	r1, [r1, #0]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	3318      	adds	r3, #24
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	440b      	add	r3, r1
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	e00f      	b.n	8002e9e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e88:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e8e:	68f9      	ldr	r1, [r7, #12]
 8002e90:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e92:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	3318      	adds	r3, #24
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	440b      	add	r3, r1
 8002e9c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6819      	ldr	r1, [r3, #0]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	691a      	ldr	r2, [r3, #16]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	3318      	adds	r3, #24
 8002eaa:	011b      	lsls	r3, r3, #4
 8002eac:	440b      	add	r3, r1
 8002eae:	3304      	adds	r3, #4
 8002eb0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	7d1b      	ldrb	r3, [r3, #20]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d111      	bne.n	8002ede <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	3318      	adds	r3, #24
 8002ec2:	011b      	lsls	r3, r3, #4
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3304      	adds	r3, #4
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68fa      	ldr	r2, [r7, #12]
 8002ecc:	6811      	ldr	r1, [r2, #0]
 8002ece:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	3318      	adds	r3, #24
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	440b      	add	r3, r1
 8002eda:	3304      	adds	r3, #4
 8002edc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	3307      	adds	r3, #7
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	061a      	lsls	r2, r3, #24
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	3306      	adds	r3, #6
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	041b      	lsls	r3, r3, #16
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3305      	adds	r3, #5
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	021b      	lsls	r3, r3, #8
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	3204      	adds	r2, #4
 8002efe:	7812      	ldrb	r2, [r2, #0]
 8002f00:	4610      	mov	r0, r2
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	6811      	ldr	r1, [r2, #0]
 8002f06:	ea43 0200 	orr.w	r2, r3, r0
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	440b      	add	r3, r1
 8002f10:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002f14:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3303      	adds	r3, #3
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	061a      	lsls	r2, r3, #24
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	3302      	adds	r3, #2
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	041b      	lsls	r3, r3, #16
 8002f26:	431a      	orrs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	021b      	lsls	r3, r3, #8
 8002f30:	4313      	orrs	r3, r2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	7812      	ldrb	r2, [r2, #0]
 8002f36:	4610      	mov	r0, r2
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	6811      	ldr	r1, [r2, #0]
 8002f3c:	ea43 0200 	orr.w	r2, r3, r0
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	440b      	add	r3, r1
 8002f46:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002f4a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	3318      	adds	r3, #24
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	4413      	add	r3, r2
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	6811      	ldr	r1, [r2, #0]
 8002f5e:	f043 0201 	orr.w	r2, r3, #1
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	3318      	adds	r3, #24
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	440b      	add	r3, r1
 8002f6a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	e00e      	b.n	8002f8e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e006      	b.n	8002f8e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f84:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
  }
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3724      	adds	r7, #36	@ 0x24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bc80      	pop	{r7}
 8002f96:	4770      	bx	lr

08002f98 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002faa:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002fac:	7afb      	ldrb	r3, [r7, #11]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d002      	beq.n	8002fb8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002fb2:	7afb      	ldrb	r3, [r7, #11]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d11d      	bne.n	8002ff4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d002      	beq.n	8002fe0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003014:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003016:	7dfb      	ldrb	r3, [r7, #23]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d003      	beq.n	8003024 <HAL_CAN_GetRxMessage+0x24>
 800301c:	7dfb      	ldrb	r3, [r7, #23]
 800301e:	2b02      	cmp	r3, #2
 8003020:	f040 8103 	bne.w	800322a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10e      	bne.n	8003048 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	2b00      	cmp	r3, #0
 8003036:	d116      	bne.n	8003066 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e0f7      	b.n	8003238 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d107      	bne.n	8003066 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e0e8      	b.n	8003238 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	331b      	adds	r3, #27
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	4413      	add	r3, r2
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0204 	and.w	r2, r3, #4
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10c      	bne.n	800309e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	331b      	adds	r3, #27
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	4413      	add	r3, r2
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	0d5b      	lsrs	r3, r3, #21
 8003094:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	e00b      	b.n	80030b6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	331b      	adds	r3, #27
 80030a6:	011b      	lsls	r3, r3, #4
 80030a8:	4413      	add	r3, r2
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	08db      	lsrs	r3, r3, #3
 80030ae:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	331b      	adds	r3, #27
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	4413      	add	r3, r2
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0202 	and.w	r2, r3, #2
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	331b      	adds	r3, #27
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	4413      	add	r3, r2
 80030d8:	3304      	adds	r3, #4
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0308 	and.w	r3, r3, #8
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2208      	movs	r2, #8
 80030e8:	611a      	str	r2, [r3, #16]
 80030ea:	e00b      	b.n	8003104 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	331b      	adds	r3, #27
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	4413      	add	r3, r2
 80030f8:	3304      	adds	r3, #4
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 020f 	and.w	r2, r3, #15
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	331b      	adds	r3, #27
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	4413      	add	r3, r2
 8003110:	3304      	adds	r3, #4
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	0a1b      	lsrs	r3, r3, #8
 8003116:	b2da      	uxtb	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	331b      	adds	r3, #27
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	4413      	add	r3, r2
 8003128:	3304      	adds	r3, #4
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	0c1b      	lsrs	r3, r3, #16
 800312e:	b29a      	uxth	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	4413      	add	r3, r2
 800313e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	b2da      	uxtb	r2, r3
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	4413      	add	r3, r2
 8003154:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	0a1a      	lsrs	r2, r3, #8
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	3301      	adds	r3, #1
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	4413      	add	r3, r2
 800316e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	0c1a      	lsrs	r2, r3, #16
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	3302      	adds	r3, #2
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	4413      	add	r3, r2
 8003188:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	0e1a      	lsrs	r2, r3, #24
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	3303      	adds	r3, #3
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	4413      	add	r3, r2
 80031a2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	3304      	adds	r3, #4
 80031ac:	b2d2      	uxtb	r2, r2
 80031ae:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	4413      	add	r3, r2
 80031ba:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	0a1a      	lsrs	r2, r3, #8
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	3305      	adds	r3, #5
 80031c6:	b2d2      	uxtb	r2, r2
 80031c8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	4413      	add	r3, r2
 80031d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	0c1a      	lsrs	r2, r3, #16
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	3306      	adds	r3, #6
 80031e0:	b2d2      	uxtb	r2, r2
 80031e2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	011b      	lsls	r3, r3, #4
 80031ec:	4413      	add	r3, r2
 80031ee:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	0e1a      	lsrs	r2, r3, #24
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	3307      	adds	r3, #7
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d108      	bne.n	8003216 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0220 	orr.w	r2, r2, #32
 8003212:	60da      	str	r2, [r3, #12]
 8003214:	e007      	b.n	8003226 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	691a      	ldr	r2, [r3, #16]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0220 	orr.w	r2, r2, #32
 8003224:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	e006      	b.n	8003238 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
  }
}
 8003238:	4618      	mov	r0, r3
 800323a:	371c      	adds	r7, #28
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr

08003242 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8003242:	b480      	push	{r7}
 8003244:	b085      	sub	sp, #20
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
 800324a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003256:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003258:	7afb      	ldrb	r3, [r7, #11]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d002      	beq.n	8003264 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800325e:	7afb      	ldrb	r3, [r7, #11]
 8003260:	2b02      	cmp	r3, #2
 8003262:	d10f      	bne.n	8003284 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d106      	bne.n	8003278 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	e005      	b.n	8003284 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f003 0303 	and.w	r3, r3, #3
 8003282:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8003284:	68fb      	ldr	r3, [r7, #12]
}
 8003286:	4618      	mov	r0, r3
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032a0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d002      	beq.n	80032ae <HAL_CAN_ActivateNotification+0x1e>
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d109      	bne.n	80032c2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6959      	ldr	r1, [r3, #20]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e006      	b.n	80032d0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
  }
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr

080032da <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b08a      	sub	sp, #40	@ 0x28
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80032e2:	2300      	movs	r3, #0
 80032e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003316:	6a3b      	ldr	r3, [r7, #32]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d07c      	beq.n	800341a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d023      	beq.n	8003372 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2201      	movs	r2, #1
 8003330:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 f983 	bl	8003648 <HAL_CAN_TxMailbox0CompleteCallback>
 8003342:	e016      	b.n	8003372 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	d004      	beq.n	8003358 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003354:	627b      	str	r3, [r7, #36]	@ 0x24
 8003356:	e00c      	b.n	8003372 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d004      	beq.n	800336c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
 800336a:	e002      	b.n	8003372 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 f986 	bl	800367e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003378:	2b00      	cmp	r3, #0
 800337a:	d024      	beq.n	80033c6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003384:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f962 	bl	800365a <HAL_CAN_TxMailbox1CompleteCallback>
 8003396:	e016      	b.n	80033c6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d004      	beq.n	80033ac <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80033a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033aa:	e00c      	b.n	80033c6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d004      	beq.n	80033c0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80033b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80033be:	e002      	b.n	80033c6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f965 	bl	8003690 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d024      	beq.n	800341a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80033d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f941 	bl	800366c <HAL_CAN_TxMailbox2CompleteCallback>
 80033ea:	e016      	b.n	800341a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d004      	beq.n	8003400 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80033f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80033fe:	e00c      	b.n	800341a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d004      	beq.n	8003414 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003410:	627b      	str	r3, [r7, #36]	@ 0x24
 8003412:	e002      	b.n	800341a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 f944 	bl	80036a2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	f003 0308 	and.w	r3, r3, #8
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00c      	beq.n	800343e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	2b00      	cmp	r3, #0
 800342c:	d007      	beq.n	800343e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800342e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003430:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2210      	movs	r2, #16
 800343c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00b      	beq.n	8003460 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f003 0308 	and.w	r3, r3, #8
 800344e:	2b00      	cmp	r3, #0
 8003450:	d006      	beq.n	8003460 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2208      	movs	r2, #8
 8003458:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f92a 	bl	80036b4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d009      	beq.n	800347e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d002      	beq.n	800347e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7fe f839 	bl	80014f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00c      	beq.n	80034a2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	f003 0310 	and.w	r3, r3, #16
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003498:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2210      	movs	r2, #16
 80034a0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	f003 0320 	and.w	r3, r3, #32
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2208      	movs	r2, #8
 80034bc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f90a 	bl	80036d8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80034c4:	6a3b      	ldr	r3, [r7, #32]
 80034c6:	f003 0310 	and.w	r3, r3, #16
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d009      	beq.n	80034e2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d002      	beq.n	80034e2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f8f2 	bl	80036c6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00b      	beq.n	8003504 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	f003 0310 	and.w	r3, r3, #16
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d006      	beq.n	8003504 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2210      	movs	r2, #16
 80034fc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f8f3 	bl	80036ea <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003504:	6a3b      	ldr	r3, [r7, #32]
 8003506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00b      	beq.n	8003526 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d006      	beq.n	8003526 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2208      	movs	r2, #8
 800351e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 f8eb 	bl	80036fc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d07b      	beq.n	8003628 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b00      	cmp	r3, #0
 8003538:	d072      	beq.n	8003620 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800353a:	6a3b      	ldr	r3, [r7, #32]
 800353c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003556:	6a3b      	ldr	r3, [r7, #32]
 8003558:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356c:	f043 0302 	orr.w	r3, r3, #2
 8003570:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003578:	2b00      	cmp	r3, #0
 800357a:	d008      	beq.n	800358e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	f043 0304 	orr.w	r3, r3, #4
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003594:	2b00      	cmp	r3, #0
 8003596:	d043      	beq.n	8003620 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d03e      	beq.n	8003620 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035a8:	2b60      	cmp	r3, #96	@ 0x60
 80035aa:	d02b      	beq.n	8003604 <HAL_CAN_IRQHandler+0x32a>
 80035ac:	2b60      	cmp	r3, #96	@ 0x60
 80035ae:	d82e      	bhi.n	800360e <HAL_CAN_IRQHandler+0x334>
 80035b0:	2b50      	cmp	r3, #80	@ 0x50
 80035b2:	d022      	beq.n	80035fa <HAL_CAN_IRQHandler+0x320>
 80035b4:	2b50      	cmp	r3, #80	@ 0x50
 80035b6:	d82a      	bhi.n	800360e <HAL_CAN_IRQHandler+0x334>
 80035b8:	2b40      	cmp	r3, #64	@ 0x40
 80035ba:	d019      	beq.n	80035f0 <HAL_CAN_IRQHandler+0x316>
 80035bc:	2b40      	cmp	r3, #64	@ 0x40
 80035be:	d826      	bhi.n	800360e <HAL_CAN_IRQHandler+0x334>
 80035c0:	2b30      	cmp	r3, #48	@ 0x30
 80035c2:	d010      	beq.n	80035e6 <HAL_CAN_IRQHandler+0x30c>
 80035c4:	2b30      	cmp	r3, #48	@ 0x30
 80035c6:	d822      	bhi.n	800360e <HAL_CAN_IRQHandler+0x334>
 80035c8:	2b10      	cmp	r3, #16
 80035ca:	d002      	beq.n	80035d2 <HAL_CAN_IRQHandler+0x2f8>
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d005      	beq.n	80035dc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80035d0:	e01d      	b.n	800360e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	f043 0308 	orr.w	r3, r3, #8
 80035d8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035da:	e019      	b.n	8003610 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80035dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035de:	f043 0310 	orr.w	r3, r3, #16
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035e4:	e014      	b.n	8003610 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	f043 0320 	orr.w	r3, r3, #32
 80035ec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035ee:	e00f      	b.n	8003610 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80035f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035f6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80035f8:	e00a      	b.n	8003610 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80035fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003600:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003602:	e005      	b.n	8003610 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800360c:	e000      	b.n	8003610 <HAL_CAN_IRQHandler+0x336>
            break;
 800360e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	699a      	ldr	r2, [r3, #24]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800361e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2204      	movs	r2, #4
 8003626:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362a:	2b00      	cmp	r3, #0
 800362c:	d008      	beq.n	8003640 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fe f858 	bl	80016f0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003640:	bf00      	nop
 8003642:	3728      	adds	r7, #40	@ 0x28
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr

0800365a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	bc80      	pop	{r7}
 800366a:	4770      	bx	lr

0800366c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	bc80      	pop	{r7}
 800367c:	4770      	bx	lr

0800367e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	bc80      	pop	{r7}
 80036a0:	4770      	bx	lr

080036a2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b083      	sub	sp, #12
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bc80      	pop	{r7}
 80036b2:	4770      	bx	lr

080036b4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bc80      	pop	{r7}
 80036c4:	4770      	bx	lr

080036c6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr

080036ea <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b083      	sub	sp, #12
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr

080036fc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr

0800370e <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800371a:	4618      	mov	r0, r3
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr

08003724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003734:	4b0c      	ldr	r3, [pc, #48]	@ (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003740:	4013      	ands	r3, r2
 8003742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800374c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003750:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003756:	4a04      	ldr	r2, [pc, #16]	@ (8003768 <__NVIC_SetPriorityGrouping+0x44>)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	60d3      	str	r3, [r2, #12]
}
 800375c:	bf00      	nop
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003770:	4b04      	ldr	r3, [pc, #16]	@ (8003784 <__NVIC_GetPriorityGrouping+0x18>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	f003 0307 	and.w	r3, r3, #7
}
 800377a:	4618      	mov	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	2b00      	cmp	r3, #0
 8003798:	db0b      	blt.n	80037b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	f003 021f 	and.w	r2, r3, #31
 80037a0:	4906      	ldr	r1, [pc, #24]	@ (80037bc <__NVIC_EnableIRQ+0x34>)
 80037a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a6:	095b      	lsrs	r3, r3, #5
 80037a8:	2001      	movs	r0, #1
 80037aa:	fa00 f202 	lsl.w	r2, r0, r2
 80037ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr
 80037bc:	e000e100 	.word	0xe000e100

080037c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	6039      	str	r1, [r7, #0]
 80037ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	db0a      	blt.n	80037ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	b2da      	uxtb	r2, r3
 80037d8:	490c      	ldr	r1, [pc, #48]	@ (800380c <__NVIC_SetPriority+0x4c>)
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	0112      	lsls	r2, r2, #4
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	440b      	add	r3, r1
 80037e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037e8:	e00a      	b.n	8003800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	4908      	ldr	r1, [pc, #32]	@ (8003810 <__NVIC_SetPriority+0x50>)
 80037f0:	79fb      	ldrb	r3, [r7, #7]
 80037f2:	f003 030f 	and.w	r3, r3, #15
 80037f6:	3b04      	subs	r3, #4
 80037f8:	0112      	lsls	r2, r2, #4
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	440b      	add	r3, r1
 80037fe:	761a      	strb	r2, [r3, #24]
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	e000e100 	.word	0xe000e100
 8003810:	e000ed00 	.word	0xe000ed00

08003814 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003814:	b480      	push	{r7}
 8003816:	b089      	sub	sp, #36	@ 0x24
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	f1c3 0307 	rsb	r3, r3, #7
 800382e:	2b04      	cmp	r3, #4
 8003830:	bf28      	it	cs
 8003832:	2304      	movcs	r3, #4
 8003834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	3304      	adds	r3, #4
 800383a:	2b06      	cmp	r3, #6
 800383c:	d902      	bls.n	8003844 <NVIC_EncodePriority+0x30>
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	3b03      	subs	r3, #3
 8003842:	e000      	b.n	8003846 <NVIC_EncodePriority+0x32>
 8003844:	2300      	movs	r3, #0
 8003846:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003848:	f04f 32ff 	mov.w	r2, #4294967295
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	43da      	mvns	r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	401a      	ands	r2, r3
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800385c:	f04f 31ff 	mov.w	r1, #4294967295
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	fa01 f303 	lsl.w	r3, r1, r3
 8003866:	43d9      	mvns	r1, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800386c:	4313      	orrs	r3, r2
         );
}
 800386e:	4618      	mov	r0, r3
 8003870:	3724      	adds	r7, #36	@ 0x24
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3b01      	subs	r3, #1
 8003884:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003888:	d301      	bcc.n	800388e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800388a:	2301      	movs	r3, #1
 800388c:	e00f      	b.n	80038ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800388e:	4a0a      	ldr	r2, [pc, #40]	@ (80038b8 <SysTick_Config+0x40>)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3b01      	subs	r3, #1
 8003894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003896:	210f      	movs	r1, #15
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	f7ff ff90 	bl	80037c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a0:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <SysTick_Config+0x40>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038a6:	4b04      	ldr	r3, [pc, #16]	@ (80038b8 <SysTick_Config+0x40>)
 80038a8:	2207      	movs	r2, #7
 80038aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	e000e010 	.word	0xe000e010

080038bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff ff2d 	bl	8003724 <__NVIC_SetPriorityGrouping>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b086      	sub	sp, #24
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	4603      	mov	r3, r0
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038e4:	f7ff ff42 	bl	800376c <__NVIC_GetPriorityGrouping>
 80038e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68b9      	ldr	r1, [r7, #8]
 80038ee:	6978      	ldr	r0, [r7, #20]
 80038f0:	f7ff ff90 	bl	8003814 <NVIC_EncodePriority>
 80038f4:	4602      	mov	r2, r0
 80038f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff5f 	bl	80037c0 <__NVIC_SetPriority>
}
 8003902:	bf00      	nop
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	4603      	mov	r3, r0
 8003912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff ff35 	bl	8003788 <__NVIC_EnableIRQ>
}
 800391e:	bf00      	nop
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ffa2 	bl	8003878 <SysTick_Config>
 8003934:	4603      	mov	r3, r0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
	...

08003940 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e043      	b.n	80039de <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	4b22      	ldr	r3, [pc, #136]	@ (80039e8 <HAL_DMA_Init+0xa8>)
 800395e:	4413      	add	r3, r2
 8003960:	4a22      	ldr	r2, [pc, #136]	@ (80039ec <HAL_DMA_Init+0xac>)
 8003962:	fba2 2303 	umull	r2, r3, r2, r3
 8003966:	091b      	lsrs	r3, r3, #4
 8003968:	009a      	lsls	r2, r3, #2
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a1f      	ldr	r2, [pc, #124]	@ (80039f0 <HAL_DMA_Init+0xb0>)
 8003972:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800398a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800398e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003998:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr
 80039e8:	bffdfff8 	.word	0xbffdfff8
 80039ec:	cccccccd 	.word	0xcccccccd
 80039f0:	40020000 	.word	0x40020000

080039f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
 8003a00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_DMA_Start_IT+0x20>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e04b      	b.n	8003aac <HAL_DMA_Start_IT+0xb8>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d13a      	bne.n	8003a9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0201 	bic.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	68b9      	ldr	r1, [r7, #8]
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f000 f9eb 	bl	8003e28 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d008      	beq.n	8003a6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f042 020e 	orr.w	r2, r2, #14
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	e00f      	b.n	8003a8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0204 	bic.w	r2, r2, #4
 8003a7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 020a 	orr.w	r2, r2, #10
 8003a8a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	e005      	b.n	8003aaa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d008      	beq.n	8003ade <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2204      	movs	r2, #4
 8003ad0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e020      	b.n	8003b20 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 020e 	bic.w	r2, r2, #14
 8003aec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0201 	bic.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b06:	2101      	movs	r1, #1
 8003b08:	fa01 f202 	lsl.w	r2, r1, r2
 8003b0c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3714      	adds	r7, #20
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bc80      	pop	{r7}
 8003b28:	4770      	bx	lr
	...

08003b2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b34:	2300      	movs	r3, #0
 8003b36:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d005      	beq.n	8003b50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2204      	movs	r2, #4
 8003b48:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	73fb      	strb	r3, [r7, #15]
 8003b4e:	e051      	b.n	8003bf4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 020e 	bic.w	r2, r2, #14
 8003b5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0201 	bic.w	r2, r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a22      	ldr	r2, [pc, #136]	@ (8003c00 <HAL_DMA_Abort_IT+0xd4>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d029      	beq.n	8003bce <HAL_DMA_Abort_IT+0xa2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a21      	ldr	r2, [pc, #132]	@ (8003c04 <HAL_DMA_Abort_IT+0xd8>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d022      	beq.n	8003bca <HAL_DMA_Abort_IT+0x9e>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a1f      	ldr	r2, [pc, #124]	@ (8003c08 <HAL_DMA_Abort_IT+0xdc>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d01a      	beq.n	8003bc4 <HAL_DMA_Abort_IT+0x98>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1e      	ldr	r2, [pc, #120]	@ (8003c0c <HAL_DMA_Abort_IT+0xe0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d012      	beq.n	8003bbe <HAL_DMA_Abort_IT+0x92>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003c10 <HAL_DMA_Abort_IT+0xe4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00a      	beq.n	8003bb8 <HAL_DMA_Abort_IT+0x8c>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8003c14 <HAL_DMA_Abort_IT+0xe8>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d102      	bne.n	8003bb2 <HAL_DMA_Abort_IT+0x86>
 8003bac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003bb0:	e00e      	b.n	8003bd0 <HAL_DMA_Abort_IT+0xa4>
 8003bb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bb6:	e00b      	b.n	8003bd0 <HAL_DMA_Abort_IT+0xa4>
 8003bb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003bbc:	e008      	b.n	8003bd0 <HAL_DMA_Abort_IT+0xa4>
 8003bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bc2:	e005      	b.n	8003bd0 <HAL_DMA_Abort_IT+0xa4>
 8003bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bc8:	e002      	b.n	8003bd0 <HAL_DMA_Abort_IT+0xa4>
 8003bca:	2310      	movs	r3, #16
 8003bcc:	e000      	b.n	8003bd0 <HAL_DMA_Abort_IT+0xa4>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	4a11      	ldr	r2, [pc, #68]	@ (8003c18 <HAL_DMA_Abort_IT+0xec>)
 8003bd2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	4798      	blx	r3
    } 
  }
  return status;
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40020008 	.word	0x40020008
 8003c04:	4002001c 	.word	0x4002001c
 8003c08:	40020030 	.word	0x40020030
 8003c0c:	40020044 	.word	0x40020044
 8003c10:	40020058 	.word	0x40020058
 8003c14:	4002006c 	.word	0x4002006c
 8003c18:	40020000 	.word	0x40020000

08003c1c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c38:	2204      	movs	r2, #4
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d04f      	beq.n	8003ce4 <HAL_DMA_IRQHandler+0xc8>
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d04a      	beq.n	8003ce4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0320 	and.w	r3, r3, #32
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d107      	bne.n	8003c6c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0204 	bic.w	r2, r2, #4
 8003c6a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a66      	ldr	r2, [pc, #408]	@ (8003e0c <HAL_DMA_IRQHandler+0x1f0>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d029      	beq.n	8003cca <HAL_DMA_IRQHandler+0xae>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a65      	ldr	r2, [pc, #404]	@ (8003e10 <HAL_DMA_IRQHandler+0x1f4>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d022      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xaa>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a63      	ldr	r2, [pc, #396]	@ (8003e14 <HAL_DMA_IRQHandler+0x1f8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d01a      	beq.n	8003cc0 <HAL_DMA_IRQHandler+0xa4>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a62      	ldr	r2, [pc, #392]	@ (8003e18 <HAL_DMA_IRQHandler+0x1fc>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d012      	beq.n	8003cba <HAL_DMA_IRQHandler+0x9e>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a60      	ldr	r2, [pc, #384]	@ (8003e1c <HAL_DMA_IRQHandler+0x200>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_DMA_IRQHandler+0x98>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a5f      	ldr	r2, [pc, #380]	@ (8003e20 <HAL_DMA_IRQHandler+0x204>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d102      	bne.n	8003cae <HAL_DMA_IRQHandler+0x92>
 8003ca8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003cac:	e00e      	b.n	8003ccc <HAL_DMA_IRQHandler+0xb0>
 8003cae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003cb2:	e00b      	b.n	8003ccc <HAL_DMA_IRQHandler+0xb0>
 8003cb4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003cb8:	e008      	b.n	8003ccc <HAL_DMA_IRQHandler+0xb0>
 8003cba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003cbe:	e005      	b.n	8003ccc <HAL_DMA_IRQHandler+0xb0>
 8003cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003cc4:	e002      	b.n	8003ccc <HAL_DMA_IRQHandler+0xb0>
 8003cc6:	2340      	movs	r3, #64	@ 0x40
 8003cc8:	e000      	b.n	8003ccc <HAL_DMA_IRQHandler+0xb0>
 8003cca:	2304      	movs	r3, #4
 8003ccc:	4a55      	ldr	r2, [pc, #340]	@ (8003e24 <HAL_DMA_IRQHandler+0x208>)
 8003cce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	f000 8094 	beq.w	8003e02 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003ce2:	e08e      	b.n	8003e02 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce8:	2202      	movs	r2, #2
 8003cea:	409a      	lsls	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d056      	beq.n	8003da2 <HAL_DMA_IRQHandler+0x186>
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d051      	beq.n	8003da2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0320 	and.w	r3, r3, #32
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10b      	bne.n	8003d24 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 020a 	bic.w	r2, r2, #10
 8003d1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a38      	ldr	r2, [pc, #224]	@ (8003e0c <HAL_DMA_IRQHandler+0x1f0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d029      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x166>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a37      	ldr	r2, [pc, #220]	@ (8003e10 <HAL_DMA_IRQHandler+0x1f4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d022      	beq.n	8003d7e <HAL_DMA_IRQHandler+0x162>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a35      	ldr	r2, [pc, #212]	@ (8003e14 <HAL_DMA_IRQHandler+0x1f8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d01a      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x15c>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a34      	ldr	r2, [pc, #208]	@ (8003e18 <HAL_DMA_IRQHandler+0x1fc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d012      	beq.n	8003d72 <HAL_DMA_IRQHandler+0x156>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a32      	ldr	r2, [pc, #200]	@ (8003e1c <HAL_DMA_IRQHandler+0x200>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00a      	beq.n	8003d6c <HAL_DMA_IRQHandler+0x150>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a31      	ldr	r2, [pc, #196]	@ (8003e20 <HAL_DMA_IRQHandler+0x204>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d102      	bne.n	8003d66 <HAL_DMA_IRQHandler+0x14a>
 8003d60:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d64:	e00e      	b.n	8003d84 <HAL_DMA_IRQHandler+0x168>
 8003d66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d6a:	e00b      	b.n	8003d84 <HAL_DMA_IRQHandler+0x168>
 8003d6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d70:	e008      	b.n	8003d84 <HAL_DMA_IRQHandler+0x168>
 8003d72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d76:	e005      	b.n	8003d84 <HAL_DMA_IRQHandler+0x168>
 8003d78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d7c:	e002      	b.n	8003d84 <HAL_DMA_IRQHandler+0x168>
 8003d7e:	2320      	movs	r3, #32
 8003d80:	e000      	b.n	8003d84 <HAL_DMA_IRQHandler+0x168>
 8003d82:	2302      	movs	r3, #2
 8003d84:	4a27      	ldr	r2, [pc, #156]	@ (8003e24 <HAL_DMA_IRQHandler+0x208>)
 8003d86:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d034      	beq.n	8003e02 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003da0:	e02f      	b.n	8003e02 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	2208      	movs	r2, #8
 8003da8:	409a      	lsls	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d028      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x1e8>
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d023      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 020e 	bic.w	r2, r2, #14
 8003dca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d004      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	4798      	blx	r3
    }
  }
  return;
 8003e02:	bf00      	nop
 8003e04:	bf00      	nop
}
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40020008 	.word	0x40020008
 8003e10:	4002001c 	.word	0x4002001c
 8003e14:	40020030 	.word	0x40020030
 8003e18:	40020044 	.word	0x40020044
 8003e1c:	40020058 	.word	0x40020058
 8003e20:	4002006c 	.word	0x4002006c
 8003e24:	40020000 	.word	0x40020000

08003e28 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
 8003e34:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e3e:	2101      	movs	r1, #1
 8003e40:	fa01 f202 	lsl.w	r2, r1, r2
 8003e44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	2b10      	cmp	r3, #16
 8003e54:	d108      	bne.n	8003e68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e66:	e007      	b.n	8003e78 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	60da      	str	r2, [r3, #12]
}
 8003e78:	bf00      	nop
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr
	...

08003e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b08b      	sub	sp, #44	@ 0x2c
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003e92:	2300      	movs	r3, #0
 8003e94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e96:	e169      	b.n	800416c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003e98:	2201      	movs	r2, #1
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69fa      	ldr	r2, [r7, #28]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	f040 8158 	bne.w	8004166 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	4a9a      	ldr	r2, [pc, #616]	@ (8004124 <HAL_GPIO_Init+0x2a0>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d05e      	beq.n	8003f7e <HAL_GPIO_Init+0xfa>
 8003ec0:	4a98      	ldr	r2, [pc, #608]	@ (8004124 <HAL_GPIO_Init+0x2a0>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d875      	bhi.n	8003fb2 <HAL_GPIO_Init+0x12e>
 8003ec6:	4a98      	ldr	r2, [pc, #608]	@ (8004128 <HAL_GPIO_Init+0x2a4>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d058      	beq.n	8003f7e <HAL_GPIO_Init+0xfa>
 8003ecc:	4a96      	ldr	r2, [pc, #600]	@ (8004128 <HAL_GPIO_Init+0x2a4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d86f      	bhi.n	8003fb2 <HAL_GPIO_Init+0x12e>
 8003ed2:	4a96      	ldr	r2, [pc, #600]	@ (800412c <HAL_GPIO_Init+0x2a8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d052      	beq.n	8003f7e <HAL_GPIO_Init+0xfa>
 8003ed8:	4a94      	ldr	r2, [pc, #592]	@ (800412c <HAL_GPIO_Init+0x2a8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d869      	bhi.n	8003fb2 <HAL_GPIO_Init+0x12e>
 8003ede:	4a94      	ldr	r2, [pc, #592]	@ (8004130 <HAL_GPIO_Init+0x2ac>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d04c      	beq.n	8003f7e <HAL_GPIO_Init+0xfa>
 8003ee4:	4a92      	ldr	r2, [pc, #584]	@ (8004130 <HAL_GPIO_Init+0x2ac>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d863      	bhi.n	8003fb2 <HAL_GPIO_Init+0x12e>
 8003eea:	4a92      	ldr	r2, [pc, #584]	@ (8004134 <HAL_GPIO_Init+0x2b0>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d046      	beq.n	8003f7e <HAL_GPIO_Init+0xfa>
 8003ef0:	4a90      	ldr	r2, [pc, #576]	@ (8004134 <HAL_GPIO_Init+0x2b0>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d85d      	bhi.n	8003fb2 <HAL_GPIO_Init+0x12e>
 8003ef6:	2b12      	cmp	r3, #18
 8003ef8:	d82a      	bhi.n	8003f50 <HAL_GPIO_Init+0xcc>
 8003efa:	2b12      	cmp	r3, #18
 8003efc:	d859      	bhi.n	8003fb2 <HAL_GPIO_Init+0x12e>
 8003efe:	a201      	add	r2, pc, #4	@ (adr r2, 8003f04 <HAL_GPIO_Init+0x80>)
 8003f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f04:	08003f7f 	.word	0x08003f7f
 8003f08:	08003f59 	.word	0x08003f59
 8003f0c:	08003f6b 	.word	0x08003f6b
 8003f10:	08003fad 	.word	0x08003fad
 8003f14:	08003fb3 	.word	0x08003fb3
 8003f18:	08003fb3 	.word	0x08003fb3
 8003f1c:	08003fb3 	.word	0x08003fb3
 8003f20:	08003fb3 	.word	0x08003fb3
 8003f24:	08003fb3 	.word	0x08003fb3
 8003f28:	08003fb3 	.word	0x08003fb3
 8003f2c:	08003fb3 	.word	0x08003fb3
 8003f30:	08003fb3 	.word	0x08003fb3
 8003f34:	08003fb3 	.word	0x08003fb3
 8003f38:	08003fb3 	.word	0x08003fb3
 8003f3c:	08003fb3 	.word	0x08003fb3
 8003f40:	08003fb3 	.word	0x08003fb3
 8003f44:	08003fb3 	.word	0x08003fb3
 8003f48:	08003f61 	.word	0x08003f61
 8003f4c:	08003f75 	.word	0x08003f75
 8003f50:	4a79      	ldr	r2, [pc, #484]	@ (8004138 <HAL_GPIO_Init+0x2b4>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003f56:	e02c      	b.n	8003fb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	623b      	str	r3, [r7, #32]
          break;
 8003f5e:	e029      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	3304      	adds	r3, #4
 8003f66:	623b      	str	r3, [r7, #32]
          break;
 8003f68:	e024      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	3308      	adds	r3, #8
 8003f70:	623b      	str	r3, [r7, #32]
          break;
 8003f72:	e01f      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	330c      	adds	r3, #12
 8003f7a:	623b      	str	r3, [r7, #32]
          break;
 8003f7c:	e01a      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d102      	bne.n	8003f8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f86:	2304      	movs	r3, #4
 8003f88:	623b      	str	r3, [r7, #32]
          break;
 8003f8a:	e013      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d105      	bne.n	8003fa0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f94:	2308      	movs	r3, #8
 8003f96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	69fa      	ldr	r2, [r7, #28]
 8003f9c:	611a      	str	r2, [r3, #16]
          break;
 8003f9e:	e009      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003fa0:	2308      	movs	r3, #8
 8003fa2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	69fa      	ldr	r2, [r7, #28]
 8003fa8:	615a      	str	r2, [r3, #20]
          break;
 8003faa:	e003      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003fac:	2300      	movs	r3, #0
 8003fae:	623b      	str	r3, [r7, #32]
          break;
 8003fb0:	e000      	b.n	8003fb4 <HAL_GPIO_Init+0x130>
          break;
 8003fb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	2bff      	cmp	r3, #255	@ 0xff
 8003fb8:	d801      	bhi.n	8003fbe <HAL_GPIO_Init+0x13a>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	e001      	b.n	8003fc2 <HAL_GPIO_Init+0x13e>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2bff      	cmp	r3, #255	@ 0xff
 8003fc8:	d802      	bhi.n	8003fd0 <HAL_GPIO_Init+0x14c>
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	e002      	b.n	8003fd6 <HAL_GPIO_Init+0x152>
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd2:	3b08      	subs	r3, #8
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	210f      	movs	r1, #15
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	401a      	ands	r2, r3
 8003fe8:	6a39      	ldr	r1, [r7, #32]
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 80b1 	beq.w	8004166 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004004:	4b4d      	ldr	r3, [pc, #308]	@ (800413c <HAL_GPIO_Init+0x2b8>)
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	4a4c      	ldr	r2, [pc, #304]	@ (800413c <HAL_GPIO_Init+0x2b8>)
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	6193      	str	r3, [r2, #24]
 8004010:	4b4a      	ldr	r3, [pc, #296]	@ (800413c <HAL_GPIO_Init+0x2b8>)
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800401c:	4a48      	ldr	r2, [pc, #288]	@ (8004140 <HAL_GPIO_Init+0x2bc>)
 800401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004020:	089b      	lsrs	r3, r3, #2
 8004022:	3302      	adds	r3, #2
 8004024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004028:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	220f      	movs	r2, #15
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	43db      	mvns	r3, r3
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4013      	ands	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a40      	ldr	r2, [pc, #256]	@ (8004144 <HAL_GPIO_Init+0x2c0>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d013      	beq.n	8004070 <HAL_GPIO_Init+0x1ec>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a3f      	ldr	r2, [pc, #252]	@ (8004148 <HAL_GPIO_Init+0x2c4>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d00d      	beq.n	800406c <HAL_GPIO_Init+0x1e8>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a3e      	ldr	r2, [pc, #248]	@ (800414c <HAL_GPIO_Init+0x2c8>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d007      	beq.n	8004068 <HAL_GPIO_Init+0x1e4>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a3d      	ldr	r2, [pc, #244]	@ (8004150 <HAL_GPIO_Init+0x2cc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d101      	bne.n	8004064 <HAL_GPIO_Init+0x1e0>
 8004060:	2303      	movs	r3, #3
 8004062:	e006      	b.n	8004072 <HAL_GPIO_Init+0x1ee>
 8004064:	2304      	movs	r3, #4
 8004066:	e004      	b.n	8004072 <HAL_GPIO_Init+0x1ee>
 8004068:	2302      	movs	r3, #2
 800406a:	e002      	b.n	8004072 <HAL_GPIO_Init+0x1ee>
 800406c:	2301      	movs	r3, #1
 800406e:	e000      	b.n	8004072 <HAL_GPIO_Init+0x1ee>
 8004070:	2300      	movs	r3, #0
 8004072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004074:	f002 0203 	and.w	r2, r2, #3
 8004078:	0092      	lsls	r2, r2, #2
 800407a:	4093      	lsls	r3, r2
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	4313      	orrs	r3, r2
 8004080:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004082:	492f      	ldr	r1, [pc, #188]	@ (8004140 <HAL_GPIO_Init+0x2bc>)
 8004084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004086:	089b      	lsrs	r3, r3, #2
 8004088:	3302      	adds	r3, #2
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d006      	beq.n	80040aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800409c:	4b2d      	ldr	r3, [pc, #180]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 800409e:	689a      	ldr	r2, [r3, #8]
 80040a0:	492c      	ldr	r1, [pc, #176]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	608b      	str	r3, [r1, #8]
 80040a8:	e006      	b.n	80040b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80040aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	43db      	mvns	r3, r3
 80040b2:	4928      	ldr	r1, [pc, #160]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d006      	beq.n	80040d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80040c4:	4b23      	ldr	r3, [pc, #140]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040c6:	68da      	ldr	r2, [r3, #12]
 80040c8:	4922      	ldr	r1, [pc, #136]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60cb      	str	r3, [r1, #12]
 80040d0:	e006      	b.n	80040e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80040d2:	4b20      	ldr	r3, [pc, #128]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	43db      	mvns	r3, r3
 80040da:	491e      	ldr	r1, [pc, #120]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040dc:	4013      	ands	r3, r2
 80040de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d006      	beq.n	80040fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80040ec:	4b19      	ldr	r3, [pc, #100]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	4918      	ldr	r1, [pc, #96]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	604b      	str	r3, [r1, #4]
 80040f8:	e006      	b.n	8004108 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80040fa:	4b16      	ldr	r3, [pc, #88]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	43db      	mvns	r3, r3
 8004102:	4914      	ldr	r1, [pc, #80]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 8004104:	4013      	ands	r3, r2
 8004106:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d021      	beq.n	8004158 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004114:	4b0f      	ldr	r3, [pc, #60]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	490e      	ldr	r1, [pc, #56]	@ (8004154 <HAL_GPIO_Init+0x2d0>)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	4313      	orrs	r3, r2
 800411e:	600b      	str	r3, [r1, #0]
 8004120:	e021      	b.n	8004166 <HAL_GPIO_Init+0x2e2>
 8004122:	bf00      	nop
 8004124:	10320000 	.word	0x10320000
 8004128:	10310000 	.word	0x10310000
 800412c:	10220000 	.word	0x10220000
 8004130:	10210000 	.word	0x10210000
 8004134:	10120000 	.word	0x10120000
 8004138:	10110000 	.word	0x10110000
 800413c:	40021000 	.word	0x40021000
 8004140:	40010000 	.word	0x40010000
 8004144:	40010800 	.word	0x40010800
 8004148:	40010c00 	.word	0x40010c00
 800414c:	40011000 	.word	0x40011000
 8004150:	40011400 	.word	0x40011400
 8004154:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004158:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <HAL_GPIO_Init+0x304>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	43db      	mvns	r3, r3
 8004160:	4909      	ldr	r1, [pc, #36]	@ (8004188 <HAL_GPIO_Init+0x304>)
 8004162:	4013      	ands	r3, r2
 8004164:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	3301      	adds	r3, #1
 800416a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	fa22 f303 	lsr.w	r3, r2, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	f47f ae8e 	bne.w	8003e98 <HAL_GPIO_Init+0x14>
  }
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	372c      	adds	r7, #44	@ 0x2c
 8004182:	46bd      	mov	sp, r7
 8004184:	bc80      	pop	{r7}
 8004186:	4770      	bx	lr
 8004188:	40010400 	.word	0x40010400

0800418c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	807b      	strh	r3, [r7, #2]
 8004198:	4613      	mov	r3, r2
 800419a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800419c:	787b      	ldrb	r3, [r7, #1]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041a2:	887a      	ldrh	r2, [r7, #2]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80041a8:	e003      	b.n	80041b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80041aa:	887b      	ldrh	r3, [r7, #2]
 80041ac:	041a      	lsls	r2, r3, #16
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	611a      	str	r2, [r3, #16]
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e12b      	b.n	8004426 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7fe f85a 	bl	800229c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2224      	movs	r2, #36	@ 0x24
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0201 	bic.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800420e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800421e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004220:	f001 feb4 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 8004224:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	4a81      	ldr	r2, [pc, #516]	@ (8004430 <HAL_I2C_Init+0x274>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d807      	bhi.n	8004240 <HAL_I2C_Init+0x84>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4a80      	ldr	r2, [pc, #512]	@ (8004434 <HAL_I2C_Init+0x278>)
 8004234:	4293      	cmp	r3, r2
 8004236:	bf94      	ite	ls
 8004238:	2301      	movls	r3, #1
 800423a:	2300      	movhi	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	e006      	b.n	800424e <HAL_I2C_Init+0x92>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4a7d      	ldr	r2, [pc, #500]	@ (8004438 <HAL_I2C_Init+0x27c>)
 8004244:	4293      	cmp	r3, r2
 8004246:	bf94      	ite	ls
 8004248:	2301      	movls	r3, #1
 800424a:	2300      	movhi	r3, #0
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e0e7      	b.n	8004426 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	4a78      	ldr	r2, [pc, #480]	@ (800443c <HAL_I2C_Init+0x280>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	0c9b      	lsrs	r3, r3, #18
 8004260:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	430a      	orrs	r2, r1
 8004274:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	4a6a      	ldr	r2, [pc, #424]	@ (8004430 <HAL_I2C_Init+0x274>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d802      	bhi.n	8004290 <HAL_I2C_Init+0xd4>
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	3301      	adds	r3, #1
 800428e:	e009      	b.n	80042a4 <HAL_I2C_Init+0xe8>
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004296:	fb02 f303 	mul.w	r3, r2, r3
 800429a:	4a69      	ldr	r2, [pc, #420]	@ (8004440 <HAL_I2C_Init+0x284>)
 800429c:	fba2 2303 	umull	r2, r3, r2, r3
 80042a0:	099b      	lsrs	r3, r3, #6
 80042a2:	3301      	adds	r3, #1
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	6812      	ldr	r2, [r2, #0]
 80042a8:	430b      	orrs	r3, r1
 80042aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80042b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	495c      	ldr	r1, [pc, #368]	@ (8004430 <HAL_I2C_Init+0x274>)
 80042c0:	428b      	cmp	r3, r1
 80042c2:	d819      	bhi.n	80042f8 <HAL_I2C_Init+0x13c>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	1e59      	subs	r1, r3, #1
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80042d2:	1c59      	adds	r1, r3, #1
 80042d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80042d8:	400b      	ands	r3, r1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <HAL_I2C_Init+0x138>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	1e59      	subs	r1, r3, #1
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80042ec:	3301      	adds	r3, #1
 80042ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f2:	e051      	b.n	8004398 <HAL_I2C_Init+0x1dc>
 80042f4:	2304      	movs	r3, #4
 80042f6:	e04f      	b.n	8004398 <HAL_I2C_Init+0x1dc>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d111      	bne.n	8004324 <HAL_I2C_Init+0x168>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	1e58      	subs	r0, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6859      	ldr	r1, [r3, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	440b      	add	r3, r1
 800430e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004312:	3301      	adds	r3, #1
 8004314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004318:	2b00      	cmp	r3, #0
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	e012      	b.n	800434a <HAL_I2C_Init+0x18e>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1e58      	subs	r0, r3, #1
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6859      	ldr	r1, [r3, #4]
 800432c:	460b      	mov	r3, r1
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	440b      	add	r3, r1
 8004332:	0099      	lsls	r1, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	fbb0 f3f3 	udiv	r3, r0, r3
 800433a:	3301      	adds	r3, #1
 800433c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <HAL_I2C_Init+0x196>
 800434e:	2301      	movs	r3, #1
 8004350:	e022      	b.n	8004398 <HAL_I2C_Init+0x1dc>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10e      	bne.n	8004378 <HAL_I2C_Init+0x1bc>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	1e58      	subs	r0, r3, #1
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6859      	ldr	r1, [r3, #4]
 8004362:	460b      	mov	r3, r1
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	440b      	add	r3, r1
 8004368:	fbb0 f3f3 	udiv	r3, r0, r3
 800436c:	3301      	adds	r3, #1
 800436e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004372:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004376:	e00f      	b.n	8004398 <HAL_I2C_Init+0x1dc>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	1e58      	subs	r0, r3, #1
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6859      	ldr	r1, [r3, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	0099      	lsls	r1, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	fbb0 f3f3 	udiv	r3, r0, r3
 800438e:	3301      	adds	r3, #1
 8004390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004394:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	6809      	ldr	r1, [r1, #0]
 800439c:	4313      	orrs	r3, r2
 800439e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	69da      	ldr	r2, [r3, #28]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80043c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6911      	ldr	r1, [r2, #16]
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	68d2      	ldr	r2, [r2, #12]
 80043d2:	4311      	orrs	r1, r2
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	430b      	orrs	r3, r1
 80043da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695a      	ldr	r2, [r3, #20]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0201 	orr.w	r2, r2, #1
 8004406:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2220      	movs	r2, #32
 8004412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	000186a0 	.word	0x000186a0
 8004434:	001e847f 	.word	0x001e847f
 8004438:	003d08ff 	.word	0x003d08ff
 800443c:	431bde83 	.word	0x431bde83
 8004440:	10624dd3 	.word	0x10624dd3

08004444 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af02      	add	r7, sp, #8
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	4608      	mov	r0, r1
 800444e:	4611      	mov	r1, r2
 8004450:	461a      	mov	r2, r3
 8004452:	4603      	mov	r3, r0
 8004454:	817b      	strh	r3, [r7, #10]
 8004456:	460b      	mov	r3, r1
 8004458:	813b      	strh	r3, [r7, #8]
 800445a:	4613      	mov	r3, r2
 800445c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800445e:	f7fe fa4d 	bl	80028fc <HAL_GetTick>
 8004462:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446a:	b2db      	uxtb	r3, r3
 800446c:	2b20      	cmp	r3, #32
 800446e:	f040 80d9 	bne.w	8004624 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	2319      	movs	r3, #25
 8004478:	2201      	movs	r2, #1
 800447a:	496d      	ldr	r1, [pc, #436]	@ (8004630 <HAL_I2C_Mem_Write+0x1ec>)
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 ff85 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004488:	2302      	movs	r3, #2
 800448a:	e0cc      	b.n	8004626 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004492:	2b01      	cmp	r3, #1
 8004494:	d101      	bne.n	800449a <HAL_I2C_Mem_Write+0x56>
 8004496:	2302      	movs	r3, #2
 8004498:	e0c5      	b.n	8004626 <HAL_I2C_Mem_Write+0x1e2>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d007      	beq.n	80044c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0201 	orr.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2221      	movs	r2, #33	@ 0x21
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2240      	movs	r2, #64	@ 0x40
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a3a      	ldr	r2, [r7, #32]
 80044ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	4a4d      	ldr	r2, [pc, #308]	@ (8004634 <HAL_I2C_Mem_Write+0x1f0>)
 8004500:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004502:	88f8      	ldrh	r0, [r7, #6]
 8004504:	893a      	ldrh	r2, [r7, #8]
 8004506:	8979      	ldrh	r1, [r7, #10]
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	9301      	str	r3, [sp, #4]
 800450c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	4603      	mov	r3, r0
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f000 fca6 	bl	8004e64 <I2C_RequestMemoryWrite>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d052      	beq.n	80045c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e081      	b.n	8004626 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f001 f84a 	bl	80055c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00d      	beq.n	800454e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	2b04      	cmp	r3, #4
 8004538:	d107      	bne.n	800454a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004548:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e06b      	b.n	8004626 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004552:	781a      	ldrb	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695b      	ldr	r3, [r3, #20]
 8004584:	f003 0304 	and.w	r3, r3, #4
 8004588:	2b04      	cmp	r3, #4
 800458a:	d11b      	bne.n	80045c4 <HAL_I2C_Mem_Write+0x180>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004590:	2b00      	cmp	r3, #0
 8004592:	d017      	beq.n	80045c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	781a      	ldrb	r2, [r3, #0]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1aa      	bne.n	8004522 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f001 f83d 	bl	8005650 <I2C_WaitOnBTFFlagUntilTimeout>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00d      	beq.n	80045f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e0:	2b04      	cmp	r3, #4
 80045e2:	d107      	bne.n	80045f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e016      	b.n	8004626 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004620:	2300      	movs	r3, #0
 8004622:	e000      	b.n	8004626 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004624:	2302      	movs	r3, #2
  }
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	00100002 	.word	0x00100002
 8004634:	ffff0000 	.word	0xffff0000

08004638 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b08c      	sub	sp, #48	@ 0x30
 800463c:	af02      	add	r7, sp, #8
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	4608      	mov	r0, r1
 8004642:	4611      	mov	r1, r2
 8004644:	461a      	mov	r2, r3
 8004646:	4603      	mov	r3, r0
 8004648:	817b      	strh	r3, [r7, #10]
 800464a:	460b      	mov	r3, r1
 800464c:	813b      	strh	r3, [r7, #8]
 800464e:	4613      	mov	r3, r2
 8004650:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004652:	2300      	movs	r3, #0
 8004654:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004656:	f7fe f951 	bl	80028fc <HAL_GetTick>
 800465a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b20      	cmp	r3, #32
 8004666:	f040 8250 	bne.w	8004b0a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	2319      	movs	r3, #25
 8004670:	2201      	movs	r2, #1
 8004672:	4982      	ldr	r1, [pc, #520]	@ (800487c <HAL_I2C_Mem_Read+0x244>)
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	f000 fe89 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004680:	2302      	movs	r3, #2
 8004682:	e243      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800468a:	2b01      	cmp	r3, #1
 800468c:	d101      	bne.n	8004692 <HAL_I2C_Mem_Read+0x5a>
 800468e:	2302      	movs	r3, #2
 8004690:	e23c      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d007      	beq.n	80046b8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2222      	movs	r2, #34	@ 0x22
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2240      	movs	r2, #64	@ 0x40
 80046d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80046e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4a62      	ldr	r2, [pc, #392]	@ (8004880 <HAL_I2C_Mem_Read+0x248>)
 80046f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046fa:	88f8      	ldrh	r0, [r7, #6]
 80046fc:	893a      	ldrh	r2, [r7, #8]
 80046fe:	8979      	ldrh	r1, [r7, #10]
 8004700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	4603      	mov	r3, r0
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f000 fc40 	bl	8004f90 <I2C_RequestMemoryRead>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e1f8      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800471e:	2b00      	cmp	r3, #0
 8004720:	d113      	bne.n	800474a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004722:	2300      	movs	r3, #0
 8004724:	61fb      	str	r3, [r7, #28]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	61fb      	str	r3, [r7, #28]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	e1cc      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800474e:	2b01      	cmp	r3, #1
 8004750:	d11e      	bne.n	8004790 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004760:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004762:	b672      	cpsid	i
}
 8004764:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004766:	2300      	movs	r3, #0
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	61bb      	str	r3, [r7, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800478a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800478c:	b662      	cpsie	i
}
 800478e:	e035      	b.n	80047fc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004794:	2b02      	cmp	r3, #2
 8004796:	d11e      	bne.n	80047d6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80047a8:	b672      	cpsid	i
}
 80047aa:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80047d2:	b662      	cpsie	i
}
 80047d4:	e012      	b.n	80047fc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047e4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047e6:	2300      	movs	r3, #0
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80047fc:	e172      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004802:	2b03      	cmp	r3, #3
 8004804:	f200 811f 	bhi.w	8004a46 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800480c:	2b01      	cmp	r3, #1
 800480e:	d123      	bne.n	8004858 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004812:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 ff63 	bl	80056e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e173      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	691a      	ldr	r2, [r3, #16]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482e:	b2d2      	uxtb	r2, r2
 8004830:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004836:	1c5a      	adds	r2, r3, #1
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484c:	b29b      	uxth	r3, r3
 800484e:	3b01      	subs	r3, #1
 8004850:	b29a      	uxth	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004856:	e145      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800485c:	2b02      	cmp	r3, #2
 800485e:	d152      	bne.n	8004906 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004862:	9300      	str	r3, [sp, #0]
 8004864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004866:	2200      	movs	r2, #0
 8004868:	4906      	ldr	r1, [pc, #24]	@ (8004884 <HAL_I2C_Mem_Read+0x24c>)
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 fd8e 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e148      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
 800487a:	bf00      	nop
 800487c:	00100002 	.word	0x00100002
 8004880:	ffff0000 	.word	0xffff0000
 8004884:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004888:	b672      	cpsid	i
}
 800488a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800489a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	b2d2      	uxtb	r2, r2
 80048a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	3b01      	subs	r3, #1
 80048c8:	b29a      	uxth	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80048ce:	b662      	cpsie	i
}
 80048d0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004904:	e0ee      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800490c:	2200      	movs	r2, #0
 800490e:	4981      	ldr	r1, [pc, #516]	@ (8004b14 <HAL_I2C_Mem_Read+0x4dc>)
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f000 fd3b 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e0f5      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800492e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004930:	b672      	cpsid	i
}
 8004932:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493e:	b2d2      	uxtb	r2, r2
 8004940:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004966:	4b6c      	ldr	r3, [pc, #432]	@ (8004b18 <HAL_I2C_Mem_Read+0x4e0>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	08db      	lsrs	r3, r3, #3
 800496c:	4a6b      	ldr	r2, [pc, #428]	@ (8004b1c <HAL_I2C_Mem_Read+0x4e4>)
 800496e:	fba2 2303 	umull	r2, r3, r2, r3
 8004972:	0a1a      	lsrs	r2, r3, #8
 8004974:	4613      	mov	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	00da      	lsls	r2, r3, #3
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	3b01      	subs	r3, #1
 8004984:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004986:	6a3b      	ldr	r3, [r7, #32]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d118      	bne.n	80049be <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2220      	movs	r2, #32
 8004996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	f043 0220 	orr.w	r2, r3, #32
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80049ae:	b662      	cpsie	i
}
 80049b0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e0a6      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b04      	cmp	r3, #4
 80049ca:	d1d9      	bne.n	8004980 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691a      	ldr	r2, [r3, #16]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e6:	b2d2      	uxtb	r2, r2
 80049e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ee:	1c5a      	adds	r2, r3, #1
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004a0e:	b662      	cpsie	i
}
 8004a10:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	691a      	ldr	r2, [r3, #16]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1c:	b2d2      	uxtb	r2, r2
 8004a1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a44:	e04e      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a48:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 fe48 	bl	80056e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e058      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	691a      	ldr	r2, [r3, #16]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6c:	1c5a      	adds	r2, r3, #1
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d124      	bne.n	8004ae4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	d107      	bne.n	8004ab2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ab0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	691a      	ldr	r2, [r3, #16]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	3b01      	subs	r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f47f ae88 	bne.w	80047fe <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2220      	movs	r2, #32
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e000      	b.n	8004b0c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
  }
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3728      	adds	r7, #40	@ 0x28
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	00010004 	.word	0x00010004
 8004b18:	20000004 	.word	0x20000004
 8004b1c:	14f8b589 	.word	0x14f8b589

08004b20 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b08c      	sub	sp, #48	@ 0x30
 8004b24:	af02      	add	r7, sp, #8
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	4608      	mov	r0, r1
 8004b2a:	4611      	mov	r1, r2
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	4603      	mov	r3, r0
 8004b30:	817b      	strh	r3, [r7, #10]
 8004b32:	460b      	mov	r3, r1
 8004b34:	813b      	strh	r3, [r7, #8]
 8004b36:	4613      	mov	r3, r2
 8004b38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b3a:	f7fd fedf 	bl	80028fc <HAL_GetTick>
 8004b3e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b20      	cmp	r3, #32
 8004b4e:	f040 8168 	bne.w	8004e22 <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b52:	4b98      	ldr	r3, [pc, #608]	@ (8004db4 <HAL_I2C_Mem_Read_DMA+0x294>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	08db      	lsrs	r3, r3, #3
 8004b58:	4a97      	ldr	r2, [pc, #604]	@ (8004db8 <HAL_I2C_Mem_Read_DMA+0x298>)
 8004b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5e:	0a1a      	lsrs	r2, r3, #8
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	009a      	lsls	r2, r3, #2
 8004b68:	4413      	add	r3, r2
 8004b6a:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d112      	bne.n	8004b9e <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b92:	f043 0220 	orr.w	r2, r3, #32
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	e142      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d0df      	beq.n	8004b6c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d101      	bne.n	8004bba <HAL_I2C_Mem_Read_DMA+0x9a>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e134      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d007      	beq.n	8004be0 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2222      	movs	r2, #34	@ 0x22
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2240      	movs	r2, #64	@ 0x40
 8004bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004c10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4a67      	ldr	r2, [pc, #412]	@ (8004dbc <HAL_I2C_Mem_Read_DMA+0x29c>)
 8004c20:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004c22:	897a      	ldrh	r2, [r7, #10]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004c28:	893a      	ldrh	r2, [r7, #8]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004c2e:	88fa      	ldrh	r2, [r7, #6]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f000 80c2 	beq.w	8004dc8 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d024      	beq.n	8004c96 <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c50:	4a5b      	ldr	r2, [pc, #364]	@ (8004dc0 <HAL_I2C_Mem_Read_DMA+0x2a0>)
 8004c52:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c58:	4a5a      	ldr	r2, [pc, #360]	@ (8004dc4 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 8004c5a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	2200      	movs	r2, #0
 8004c62:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c68:	2200      	movs	r2, #0
 8004c6a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3310      	adds	r3, #16
 8004c76:	4619      	mov	r1, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c82:	f7fe feb7 	bl	80039f4 <HAL_DMA_Start_IT>
 8004c86:	4603      	mov	r3, r0
 8004c88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004c8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d17b      	bne.n	8004d8c <HAL_I2C_Mem_Read_DMA+0x26c>
 8004c94:	e013      	b.n	8004cbe <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e0b2      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004cbe:	88f8      	ldrh	r0, [r7, #6]
 8004cc0:	893a      	ldrh	r2, [r7, #8]
 8004cc2:	8979      	ldrh	r1, [r7, #10]
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc6:	9301      	str	r3, [sp, #4]
 8004cc8:	2323      	movs	r3, #35	@ 0x23
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	4603      	mov	r3, r0
 8004cce:	68f8      	ldr	r0, [r7, #12]
 8004cd0:	f000 f95e 	bl	8004f90 <I2C_RequestMemoryRead>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d023      	beq.n	8004d22 <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7fe ff24 	bl	8003b2c <HAL_DMA_Abort_IT>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cee:	2200      	movs	r2, #0
 8004cf0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d00:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0201 	bic.w	r2, r2, #1
 8004d1c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e080      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d108      	bne.n	8004d3c <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	e007      	b.n	8004d4c <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d4a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	61bb      	str	r3, [r7, #24]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	61bb      	str	r3, [r7, #24]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	61bb      	str	r3, [r7, #24]
 8004d60:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d78:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685a      	ldr	r2, [r3, #4]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d88:	605a      	str	r2, [r3, #4]
 8004d8a:	e048      	b.n	8004e1e <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da0:	f043 0210 	orr.w	r2, r3, #16
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e037      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
 8004db4:	20000004 	.word	0x20000004
 8004db8:	14f8b589 	.word	0x14f8b589
 8004dbc:	ffff0000 	.word	0xffff0000
 8004dc0:	08005161 	.word	0x08005161
 8004dc4:	0800531f 	.word	0x0800531f
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004dc8:	88f8      	ldrh	r0, [r7, #6]
 8004dca:	893a      	ldrh	r2, [r7, #8]
 8004dcc:	8979      	ldrh	r1, [r7, #10]
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	9301      	str	r3, [sp, #4]
 8004dd2:	2323      	movs	r3, #35	@ 0x23
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 f8d9 	bl	8004f90 <I2C_RequestMemoryRead>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d001      	beq.n	8004de8 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e01d      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de8:	2300      	movs	r3, #0
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	617b      	str	r3, [r7, #20]
 8004dfc:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e0c:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e000      	b.n	8004e24 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 8004e22:	2302      	movs	r3, #2
  }
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3728      	adds	r7, #40	@ 0x28
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bc80      	pop	{r7}
 8004e3c:	4770      	bx	lr

08004e3e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b083      	sub	sp, #12
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bc80      	pop	{r7}
 8004e4e:	4770      	bx	lr

08004e50 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bc80      	pop	{r7}
 8004e60:	4770      	bx	lr
	...

08004e64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b088      	sub	sp, #32
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	4608      	mov	r0, r1
 8004e6e:	4611      	mov	r1, r2
 8004e70:	461a      	mov	r2, r3
 8004e72:	4603      	mov	r3, r0
 8004e74:	817b      	strh	r3, [r7, #10]
 8004e76:	460b      	mov	r3, r1
 8004e78:	813b      	strh	r3, [r7, #8]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 fa76 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00d      	beq.n	8004ec2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eb4:	d103      	bne.n	8004ebe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ebc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e05f      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ec2:	897b      	ldrh	r3, [r7, #10]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ed0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed4:	6a3a      	ldr	r2, [r7, #32]
 8004ed6:	492d      	ldr	r1, [pc, #180]	@ (8004f8c <I2C_RequestMemoryWrite+0x128>)
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 fad1 	bl	8005480 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e04c      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	617b      	str	r3, [r7, #20]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	617b      	str	r3, [r7, #20]
 8004efc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f00:	6a39      	ldr	r1, [r7, #32]
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 fb5c 	bl	80055c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00d      	beq.n	8004f2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d107      	bne.n	8004f26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e02b      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f2a:	88fb      	ldrh	r3, [r7, #6]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d105      	bne.n	8004f3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f30:	893b      	ldrh	r3, [r7, #8]
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	611a      	str	r2, [r3, #16]
 8004f3a:	e021      	b.n	8004f80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f3c:	893b      	ldrh	r3, [r7, #8]
 8004f3e:	0a1b      	lsrs	r3, r3, #8
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f4c:	6a39      	ldr	r1, [r7, #32]
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 fb36 	bl	80055c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00d      	beq.n	8004f76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d107      	bne.n	8004f72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e005      	b.n	8004f82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f76:	893b      	ldrh	r3, [r7, #8]
 8004f78:	b2da      	uxtb	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3718      	adds	r7, #24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	00010002 	.word	0x00010002

08004f90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b088      	sub	sp, #32
 8004f94:	af02      	add	r7, sp, #8
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	4608      	mov	r0, r1
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	817b      	strh	r3, [r7, #10]
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	813b      	strh	r3, [r7, #8]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fb8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	6a3b      	ldr	r3, [r7, #32]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 f9d8 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00d      	beq.n	8004ffe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ff0:	d103      	bne.n	8004ffa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e0aa      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ffe:	897b      	ldrh	r3, [r7, #10]
 8005000:	b2db      	uxtb	r3, r3
 8005002:	461a      	mov	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800500c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800500e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005010:	6a3a      	ldr	r2, [r7, #32]
 8005012:	4952      	ldr	r1, [pc, #328]	@ (800515c <I2C_RequestMemoryRead+0x1cc>)
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 fa33 	bl	8005480 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e097      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	617b      	str	r3, [r7, #20]
 8005038:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800503a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800503c:	6a39      	ldr	r1, [r7, #32]
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 fabe 	bl	80055c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00d      	beq.n	8005066 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504e:	2b04      	cmp	r3, #4
 8005050:	d107      	bne.n	8005062 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005060:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e076      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d105      	bne.n	8005078 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800506c:	893b      	ldrh	r3, [r7, #8]
 800506e:	b2da      	uxtb	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	611a      	str	r2, [r3, #16]
 8005076:	e021      	b.n	80050bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005078:	893b      	ldrh	r3, [r7, #8]
 800507a:	0a1b      	lsrs	r3, r3, #8
 800507c:	b29b      	uxth	r3, r3
 800507e:	b2da      	uxtb	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005088:	6a39      	ldr	r1, [r7, #32]
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 fa98 	bl	80055c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00d      	beq.n	80050b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	2b04      	cmp	r3, #4
 800509c:	d107      	bne.n	80050ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e050      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050b2:	893b      	ldrh	r3, [r7, #8]
 80050b4:	b2da      	uxtb	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050be:	6a39      	ldr	r1, [r7, #32]
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 fa7d 	bl	80055c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00d      	beq.n	80050e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d107      	bne.n	80050e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e035      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	2200      	movs	r2, #0
 8005100:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f000 f941 	bl	800538c <I2C_WaitOnFlagUntilTimeout>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00d      	beq.n	800512c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800511a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800511e:	d103      	bne.n	8005128 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005126:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e013      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800512c:	897b      	ldrh	r3, [r7, #10]
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	b2da      	uxtb	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	6a3a      	ldr	r2, [r7, #32]
 8005140:	4906      	ldr	r1, [pc, #24]	@ (800515c <I2C_RequestMemoryRead+0x1cc>)
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 f99c 	bl	8005480 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3718      	adds	r7, #24
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	00010002 	.word	0x00010002

08005160 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005174:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800517c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685a      	ldr	r2, [r3, #4]
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005192:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a0:	2200      	movs	r2, #0
 80051a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d003      	beq.n	80051b4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b0:	2200      	movs	r2, #0
 80051b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80051b4:	7cfb      	ldrb	r3, [r7, #19]
 80051b6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80051ba:	2b21      	cmp	r3, #33	@ 0x21
 80051bc:	d007      	beq.n	80051ce <I2C_DMAXferCplt+0x6e>
 80051be:	7cfb      	ldrb	r3, [r7, #19]
 80051c0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80051c4:	2b22      	cmp	r3, #34	@ 0x22
 80051c6:	d131      	bne.n	800522c <I2C_DMAXferCplt+0xcc>
 80051c8:	7cbb      	ldrb	r3, [r7, #18]
 80051ca:	2b20      	cmp	r3, #32
 80051cc:	d12e      	bne.n	800522c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685a      	ldr	r2, [r3, #4]
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051dc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2200      	movs	r2, #0
 80051e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80051e4:	7cfb      	ldrb	r3, [r7, #19]
 80051e6:	2b29      	cmp	r3, #41	@ 0x29
 80051e8:	d10a      	bne.n	8005200 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2221      	movs	r2, #33	@ 0x21
 80051ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	2228      	movs	r2, #40	@ 0x28
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80051f8:	6978      	ldr	r0, [r7, #20]
 80051fa:	f7ff fe20 	bl	8004e3e <HAL_I2C_SlaveTxCpltCallback>
 80051fe:	e00c      	b.n	800521a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005200:	7cfb      	ldrb	r3, [r7, #19]
 8005202:	2b2a      	cmp	r3, #42	@ 0x2a
 8005204:	d109      	bne.n	800521a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2222      	movs	r2, #34	@ 0x22
 800520a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	2228      	movs	r2, #40	@ 0x28
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005214:	6978      	ldr	r0, [r7, #20]
 8005216:	f7ff fe1b 	bl	8004e50 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005228:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800522a:	e074      	b.n	8005316 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d06e      	beq.n	8005316 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800523c:	b29b      	uxth	r3, r3
 800523e:	2b01      	cmp	r3, #1
 8005240:	d107      	bne.n	8005252 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005250:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005260:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005268:	d009      	beq.n	800527e <I2C_DMAXferCplt+0x11e>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2b08      	cmp	r3, #8
 800526e:	d006      	beq.n	800527e <I2C_DMAXferCplt+0x11e>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005276:	d002      	beq.n	800527e <I2C_DMAXferCplt+0x11e>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2b20      	cmp	r3, #32
 800527c:	d107      	bne.n	800528e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800528c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800529c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052ac:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2200      	movs	r2, #0
 80052b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80052bc:	6978      	ldr	r0, [r7, #20]
 80052be:	f7fc f885 	bl	80013cc <HAL_I2C_ErrorCallback>
}
 80052c2:	e028      	b.n	8005316 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b40      	cmp	r3, #64	@ 0x40
 80052d6:	d10a      	bne.n	80052ee <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	2200      	movs	r2, #0
 80052e4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80052e6:	6978      	ldr	r0, [r7, #20]
 80052e8:	f7fc f84c 	bl	8001384 <HAL_I2C_MemRxCpltCallback>
}
 80052ec:	e013      	b.n	8005316 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d002      	beq.n	8005302 <I2C_DMAXferCplt+0x1a2>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2b20      	cmp	r3, #32
 8005300:	d103      	bne.n	800530a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2200      	movs	r2, #0
 8005306:	631a      	str	r2, [r3, #48]	@ 0x30
 8005308:	e002      	b.n	8005310 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	2212      	movs	r2, #18
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005310:	6978      	ldr	r0, [r7, #20]
 8005312:	f7ff fd8b 	bl	8004e2c <HAL_I2C_MasterRxCpltCallback>
}
 8005316:	bf00      	nop
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b084      	sub	sp, #16
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005330:	2b00      	cmp	r3, #0
 8005332:	d003      	beq.n	800533c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005338:	2200      	movs	r2, #0
 800533a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005348:	2200      	movs	r2, #0
 800534a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800535a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2220      	movs	r2, #32
 8005366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	f043 0210 	orr.w	r2, r3, #16
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f7fc f824 	bl	80013cc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005384:	bf00      	nop
 8005386:	3710      	adds	r7, #16
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	603b      	str	r3, [r7, #0]
 8005398:	4613      	mov	r3, r2
 800539a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800539c:	e048      	b.n	8005430 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a4:	d044      	beq.n	8005430 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a6:	f7fd faa9 	bl	80028fc <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d302      	bcc.n	80053bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d139      	bne.n	8005430 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	0c1b      	lsrs	r3, r3, #16
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d10d      	bne.n	80053e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	43da      	mvns	r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	4013      	ands	r3, r2
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	bf0c      	ite	eq
 80053d8:	2301      	moveq	r3, #1
 80053da:	2300      	movne	r3, #0
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	461a      	mov	r2, r3
 80053e0:	e00c      	b.n	80053fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	43da      	mvns	r2, r3
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	4013      	ands	r3, r2
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf0c      	ite	eq
 80053f4:	2301      	moveq	r3, #1
 80053f6:	2300      	movne	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	461a      	mov	r2, r3
 80053fc:	79fb      	ldrb	r3, [r7, #7]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d116      	bne.n	8005430 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541c:	f043 0220 	orr.w	r2, r3, #32
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e023      	b.n	8005478 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	0c1b      	lsrs	r3, r3, #16
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b01      	cmp	r3, #1
 8005438:	d10d      	bne.n	8005456 <I2C_WaitOnFlagUntilTimeout+0xca>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	43da      	mvns	r2, r3
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	4013      	ands	r3, r2
 8005446:	b29b      	uxth	r3, r3
 8005448:	2b00      	cmp	r3, #0
 800544a:	bf0c      	ite	eq
 800544c:	2301      	moveq	r3, #1
 800544e:	2300      	movne	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	461a      	mov	r2, r3
 8005454:	e00c      	b.n	8005470 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	43da      	mvns	r2, r3
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	4013      	ands	r3, r2
 8005462:	b29b      	uxth	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	bf0c      	ite	eq
 8005468:	2301      	moveq	r3, #1
 800546a:	2300      	movne	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	461a      	mov	r2, r3
 8005470:	79fb      	ldrb	r3, [r7, #7]
 8005472:	429a      	cmp	r2, r3
 8005474:	d093      	beq.n	800539e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3710      	adds	r7, #16
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
 800548c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800548e:	e071      	b.n	8005574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800549a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549e:	d123      	bne.n	80054e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80054b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2220      	movs	r2, #32
 80054c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d4:	f043 0204 	orr.w	r2, r3, #4
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e067      	b.n	80055b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ee:	d041      	beq.n	8005574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f0:	f7fd fa04 	bl	80028fc <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d302      	bcc.n	8005506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d136      	bne.n	8005574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b01      	cmp	r3, #1
 800550e:	d10c      	bne.n	800552a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	43da      	mvns	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4013      	ands	r3, r2
 800551c:	b29b      	uxth	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	bf14      	ite	ne
 8005522:	2301      	movne	r3, #1
 8005524:	2300      	moveq	r3, #0
 8005526:	b2db      	uxtb	r3, r3
 8005528:	e00b      	b.n	8005542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	43da      	mvns	r2, r3
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	4013      	ands	r3, r2
 8005536:	b29b      	uxth	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	bf14      	ite	ne
 800553c:	2301      	movne	r3, #1
 800553e:	2300      	moveq	r3, #0
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d016      	beq.n	8005574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2220      	movs	r2, #32
 8005550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005560:	f043 0220 	orr.w	r2, r3, #32
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e021      	b.n	80055b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	0c1b      	lsrs	r3, r3, #16
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b01      	cmp	r3, #1
 800557c:	d10c      	bne.n	8005598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	43da      	mvns	r2, r3
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	4013      	ands	r3, r2
 800558a:	b29b      	uxth	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	bf14      	ite	ne
 8005590:	2301      	movne	r3, #1
 8005592:	2300      	moveq	r3, #0
 8005594:	b2db      	uxtb	r3, r3
 8005596:	e00b      	b.n	80055b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	43da      	mvns	r2, r3
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4013      	ands	r3, r2
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	bf14      	ite	ne
 80055aa:	2301      	movne	r3, #1
 80055ac:	2300      	moveq	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f47f af6d 	bne.w	8005490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3710      	adds	r7, #16
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055cc:	e034      	b.n	8005638 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 f8e3 	bl	800579a <I2C_IsAcknowledgeFailed>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e034      	b.n	8005648 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e4:	d028      	beq.n	8005638 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e6:	f7fd f989 	bl	80028fc <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d302      	bcc.n	80055fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d11d      	bne.n	8005638 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005606:	2b80      	cmp	r3, #128	@ 0x80
 8005608:	d016      	beq.n	8005638 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2220      	movs	r2, #32
 8005614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005624:	f043 0220 	orr.w	r2, r3, #32
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e007      	b.n	8005648 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005642:	2b80      	cmp	r3, #128	@ 0x80
 8005644:	d1c3      	bne.n	80055ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3710      	adds	r7, #16
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800565c:	e034      	b.n	80056c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f89b 	bl	800579a <I2C_IsAcknowledgeFailed>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e034      	b.n	80056d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005674:	d028      	beq.n	80056c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005676:	f7fd f941 	bl	80028fc <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	429a      	cmp	r2, r3
 8005684:	d302      	bcc.n	800568c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d11d      	bne.n	80056c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	f003 0304 	and.w	r3, r3, #4
 8005696:	2b04      	cmp	r3, #4
 8005698:	d016      	beq.n	80056c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b4:	f043 0220 	orr.w	r2, r3, #32
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e007      	b.n	80056d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	f003 0304 	and.w	r3, r3, #4
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d1c3      	bne.n	800565e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056ec:	e049      	b.n	8005782 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	f003 0310 	and.w	r3, r3, #16
 80056f8:	2b10      	cmp	r3, #16
 80056fa:	d119      	bne.n	8005730 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f06f 0210 	mvn.w	r2, #16
 8005704:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2220      	movs	r2, #32
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e030      	b.n	8005792 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005730:	f7fd f8e4 	bl	80028fc <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	429a      	cmp	r2, r3
 800573e:	d302      	bcc.n	8005746 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d11d      	bne.n	8005782 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005750:	2b40      	cmp	r3, #64	@ 0x40
 8005752:	d016      	beq.n	8005782 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2220      	movs	r2, #32
 800575e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576e:	f043 0220 	orr.w	r2, r3, #32
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e007      	b.n	8005792 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	695b      	ldr	r3, [r3, #20]
 8005788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578c:	2b40      	cmp	r3, #64	@ 0x40
 800578e:	d1ae      	bne.n	80056ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800579a:	b480      	push	{r7}
 800579c:	b083      	sub	sp, #12
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057b0:	d11b      	bne.n	80057ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d6:	f043 0204 	orr.w	r2, r3, #4
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e000      	b.n	80057ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr
	...

080057f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e272      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 8087 	beq.w	8005926 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005818:	4b92      	ldr	r3, [pc, #584]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f003 030c 	and.w	r3, r3, #12
 8005820:	2b04      	cmp	r3, #4
 8005822:	d00c      	beq.n	800583e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005824:	4b8f      	ldr	r3, [pc, #572]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f003 030c 	and.w	r3, r3, #12
 800582c:	2b08      	cmp	r3, #8
 800582e:	d112      	bne.n	8005856 <HAL_RCC_OscConfig+0x5e>
 8005830:	4b8c      	ldr	r3, [pc, #560]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800583c:	d10b      	bne.n	8005856 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800583e:	4b89      	ldr	r3, [pc, #548]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d06c      	beq.n	8005924 <HAL_RCC_OscConfig+0x12c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d168      	bne.n	8005924 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e24c      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800585e:	d106      	bne.n	800586e <HAL_RCC_OscConfig+0x76>
 8005860:	4b80      	ldr	r3, [pc, #512]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a7f      	ldr	r2, [pc, #508]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005866:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800586a:	6013      	str	r3, [r2, #0]
 800586c:	e02e      	b.n	80058cc <HAL_RCC_OscConfig+0xd4>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10c      	bne.n	8005890 <HAL_RCC_OscConfig+0x98>
 8005876:	4b7b      	ldr	r3, [pc, #492]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a7a      	ldr	r2, [pc, #488]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 800587c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005880:	6013      	str	r3, [r2, #0]
 8005882:	4b78      	ldr	r3, [pc, #480]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a77      	ldr	r2, [pc, #476]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005888:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800588c:	6013      	str	r3, [r2, #0]
 800588e:	e01d      	b.n	80058cc <HAL_RCC_OscConfig+0xd4>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005898:	d10c      	bne.n	80058b4 <HAL_RCC_OscConfig+0xbc>
 800589a:	4b72      	ldr	r3, [pc, #456]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a71      	ldr	r2, [pc, #452]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058a4:	6013      	str	r3, [r2, #0]
 80058a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a6e      	ldr	r2, [pc, #440]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	e00b      	b.n	80058cc <HAL_RCC_OscConfig+0xd4>
 80058b4:	4b6b      	ldr	r3, [pc, #428]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a6a      	ldr	r2, [pc, #424]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058be:	6013      	str	r3, [r2, #0]
 80058c0:	4b68      	ldr	r3, [pc, #416]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a67      	ldr	r2, [pc, #412]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d013      	beq.n	80058fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d4:	f7fd f812 	bl	80028fc <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058dc:	f7fd f80e 	bl	80028fc <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b64      	cmp	r3, #100	@ 0x64
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e200      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ee:	4b5d      	ldr	r3, [pc, #372]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d0f0      	beq.n	80058dc <HAL_RCC_OscConfig+0xe4>
 80058fa:	e014      	b.n	8005926 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058fc:	f7fc fffe 	bl	80028fc <HAL_GetTick>
 8005900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005902:	e008      	b.n	8005916 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005904:	f7fc fffa 	bl	80028fc <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b64      	cmp	r3, #100	@ 0x64
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e1ec      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005916:	4b53      	ldr	r3, [pc, #332]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f0      	bne.n	8005904 <HAL_RCC_OscConfig+0x10c>
 8005922:	e000      	b.n	8005926 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d063      	beq.n	80059fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005932:	4b4c      	ldr	r3, [pc, #304]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f003 030c 	and.w	r3, r3, #12
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00b      	beq.n	8005956 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800593e:	4b49      	ldr	r3, [pc, #292]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f003 030c 	and.w	r3, r3, #12
 8005946:	2b08      	cmp	r3, #8
 8005948:	d11c      	bne.n	8005984 <HAL_RCC_OscConfig+0x18c>
 800594a:	4b46      	ldr	r3, [pc, #280]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d116      	bne.n	8005984 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005956:	4b43      	ldr	r3, [pc, #268]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d005      	beq.n	800596e <HAL_RCC_OscConfig+0x176>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d001      	beq.n	800596e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e1c0      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596e:	4b3d      	ldr	r3, [pc, #244]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	4939      	ldr	r1, [pc, #228]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 800597e:	4313      	orrs	r3, r2
 8005980:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005982:	e03a      	b.n	80059fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d020      	beq.n	80059ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800598c:	4b36      	ldr	r3, [pc, #216]	@ (8005a68 <HAL_RCC_OscConfig+0x270>)
 800598e:	2201      	movs	r2, #1
 8005990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005992:	f7fc ffb3 	bl	80028fc <HAL_GetTick>
 8005996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005998:	e008      	b.n	80059ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800599a:	f7fc ffaf 	bl	80028fc <HAL_GetTick>
 800599e:	4602      	mov	r2, r0
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d901      	bls.n	80059ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e1a1      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d0f0      	beq.n	800599a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	00db      	lsls	r3, r3, #3
 80059c6:	4927      	ldr	r1, [pc, #156]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	600b      	str	r3, [r1, #0]
 80059cc:	e015      	b.n	80059fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059ce:	4b26      	ldr	r3, [pc, #152]	@ (8005a68 <HAL_RCC_OscConfig+0x270>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d4:	f7fc ff92 	bl	80028fc <HAL_GetTick>
 80059d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059dc:	f7fc ff8e 	bl	80028fc <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e180      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1f0      	bne.n	80059dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0308 	and.w	r3, r3, #8
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d03a      	beq.n	8005a7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d019      	beq.n	8005a42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a0e:	4b17      	ldr	r3, [pc, #92]	@ (8005a6c <HAL_RCC_OscConfig+0x274>)
 8005a10:	2201      	movs	r2, #1
 8005a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a14:	f7fc ff72 	bl	80028fc <HAL_GetTick>
 8005a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a1c:	f7fc ff6e 	bl	80028fc <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e160      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a64 <HAL_RCC_OscConfig+0x26c>)
 8005a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d0f0      	beq.n	8005a1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005a3a:	2001      	movs	r0, #1
 8005a3c:	f000 face 	bl	8005fdc <RCC_Delay>
 8005a40:	e01c      	b.n	8005a7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a42:	4b0a      	ldr	r3, [pc, #40]	@ (8005a6c <HAL_RCC_OscConfig+0x274>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a48:	f7fc ff58 	bl	80028fc <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a4e:	e00f      	b.n	8005a70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a50:	f7fc ff54 	bl	80028fc <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d908      	bls.n	8005a70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e146      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
 8005a62:	bf00      	nop
 8005a64:	40021000 	.word	0x40021000
 8005a68:	42420000 	.word	0x42420000
 8005a6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a70:	4b92      	ldr	r3, [pc, #584]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1e9      	bne.n	8005a50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0304 	and.w	r3, r3, #4
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 80a6 	beq.w	8005bd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a8e:	4b8b      	ldr	r3, [pc, #556]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10d      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a9a:	4b88      	ldr	r3, [pc, #544]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	4a87      	ldr	r2, [pc, #540]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aa4:	61d3      	str	r3, [r2, #28]
 8005aa6:	4b85      	ldr	r3, [pc, #532]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab6:	4b82      	ldr	r3, [pc, #520]	@ (8005cc0 <HAL_RCC_OscConfig+0x4c8>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d118      	bne.n	8005af4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ac2:	4b7f      	ldr	r3, [pc, #508]	@ (8005cc0 <HAL_RCC_OscConfig+0x4c8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a7e      	ldr	r2, [pc, #504]	@ (8005cc0 <HAL_RCC_OscConfig+0x4c8>)
 8005ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ace:	f7fc ff15 	bl	80028fc <HAL_GetTick>
 8005ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ad4:	e008      	b.n	8005ae8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ad6:	f7fc ff11 	bl	80028fc <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	2b64      	cmp	r3, #100	@ 0x64
 8005ae2:	d901      	bls.n	8005ae8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e103      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ae8:	4b75      	ldr	r3, [pc, #468]	@ (8005cc0 <HAL_RCC_OscConfig+0x4c8>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0f0      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d106      	bne.n	8005b0a <HAL_RCC_OscConfig+0x312>
 8005afc:	4b6f      	ldr	r3, [pc, #444]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	4a6e      	ldr	r2, [pc, #440]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b02:	f043 0301 	orr.w	r3, r3, #1
 8005b06:	6213      	str	r3, [r2, #32]
 8005b08:	e02d      	b.n	8005b66 <HAL_RCC_OscConfig+0x36e>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10c      	bne.n	8005b2c <HAL_RCC_OscConfig+0x334>
 8005b12:	4b6a      	ldr	r3, [pc, #424]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	4a69      	ldr	r2, [pc, #420]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b18:	f023 0301 	bic.w	r3, r3, #1
 8005b1c:	6213      	str	r3, [r2, #32]
 8005b1e:	4b67      	ldr	r3, [pc, #412]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	4a66      	ldr	r2, [pc, #408]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b24:	f023 0304 	bic.w	r3, r3, #4
 8005b28:	6213      	str	r3, [r2, #32]
 8005b2a:	e01c      	b.n	8005b66 <HAL_RCC_OscConfig+0x36e>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	2b05      	cmp	r3, #5
 8005b32:	d10c      	bne.n	8005b4e <HAL_RCC_OscConfig+0x356>
 8005b34:	4b61      	ldr	r3, [pc, #388]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b36:	6a1b      	ldr	r3, [r3, #32]
 8005b38:	4a60      	ldr	r2, [pc, #384]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b3a:	f043 0304 	orr.w	r3, r3, #4
 8005b3e:	6213      	str	r3, [r2, #32]
 8005b40:	4b5e      	ldr	r3, [pc, #376]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	4a5d      	ldr	r2, [pc, #372]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b46:	f043 0301 	orr.w	r3, r3, #1
 8005b4a:	6213      	str	r3, [r2, #32]
 8005b4c:	e00b      	b.n	8005b66 <HAL_RCC_OscConfig+0x36e>
 8005b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	4a5a      	ldr	r2, [pc, #360]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	6213      	str	r3, [r2, #32]
 8005b5a:	4b58      	ldr	r3, [pc, #352]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	4a57      	ldr	r2, [pc, #348]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b60:	f023 0304 	bic.w	r3, r3, #4
 8005b64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d015      	beq.n	8005b9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b6e:	f7fc fec5 	bl	80028fc <HAL_GetTick>
 8005b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b74:	e00a      	b.n	8005b8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b76:	f7fc fec1 	bl	80028fc <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e0b1      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b8c:	4b4b      	ldr	r3, [pc, #300]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0ee      	beq.n	8005b76 <HAL_RCC_OscConfig+0x37e>
 8005b98:	e014      	b.n	8005bc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b9a:	f7fc feaf 	bl	80028fc <HAL_GetTick>
 8005b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ba0:	e00a      	b.n	8005bb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ba2:	f7fc feab 	bl	80028fc <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e09b      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bb8:	4b40      	ldr	r3, [pc, #256]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005bba:	6a1b      	ldr	r3, [r3, #32]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1ee      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005bc4:	7dfb      	ldrb	r3, [r7, #23]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d105      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bca:	4b3c      	ldr	r3, [pc, #240]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005bcc:	69db      	ldr	r3, [r3, #28]
 8005bce:	4a3b      	ldr	r2, [pc, #236]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005bd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 8087 	beq.w	8005cee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005be0:	4b36      	ldr	r3, [pc, #216]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f003 030c 	and.w	r3, r3, #12
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d061      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d146      	bne.n	8005c82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf4:	4b33      	ldr	r3, [pc, #204]	@ (8005cc4 <HAL_RCC_OscConfig+0x4cc>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfa:	f7fc fe7f 	bl	80028fc <HAL_GetTick>
 8005bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c00:	e008      	b.n	8005c14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c02:	f7fc fe7b 	bl	80028fc <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d901      	bls.n	8005c14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e06d      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c14:	4b29      	ldr	r3, [pc, #164]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1f0      	bne.n	8005c02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c28:	d108      	bne.n	8005c3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005c2a:	4b24      	ldr	r3, [pc, #144]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	4921      	ldr	r1, [pc, #132]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a19      	ldr	r1, [r3, #32]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4c:	430b      	orrs	r3, r1
 8005c4e:	491b      	ldr	r1, [pc, #108]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c54:	4b1b      	ldr	r3, [pc, #108]	@ (8005cc4 <HAL_RCC_OscConfig+0x4cc>)
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c5a:	f7fc fe4f 	bl	80028fc <HAL_GetTick>
 8005c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c60:	e008      	b.n	8005c74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c62:	f7fc fe4b 	bl	80028fc <HAL_GetTick>
 8005c66:	4602      	mov	r2, r0
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d901      	bls.n	8005c74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e03d      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c74:	4b11      	ldr	r3, [pc, #68]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d0f0      	beq.n	8005c62 <HAL_RCC_OscConfig+0x46a>
 8005c80:	e035      	b.n	8005cee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c82:	4b10      	ldr	r3, [pc, #64]	@ (8005cc4 <HAL_RCC_OscConfig+0x4cc>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c88:	f7fc fe38 	bl	80028fc <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c90:	f7fc fe34 	bl	80028fc <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e026      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ca2:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <HAL_RCC_OscConfig+0x4c4>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1f0      	bne.n	8005c90 <HAL_RCC_OscConfig+0x498>
 8005cae:	e01e      	b.n	8005cee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d107      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e019      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
 8005cbc:	40021000 	.word	0x40021000
 8005cc0:	40007000 	.word	0x40007000
 8005cc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf8 <HAL_RCC_OscConfig+0x500>)
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d106      	bne.n	8005cea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d001      	beq.n	8005cee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e000      	b.n	8005cf0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3718      	adds	r7, #24
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	40021000 	.word	0x40021000

08005cfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e0d0      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d10:	4b6a      	ldr	r3, [pc, #424]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d910      	bls.n	8005d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1e:	4b67      	ldr	r3, [pc, #412]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f023 0207 	bic.w	r2, r3, #7
 8005d26:	4965      	ldr	r1, [pc, #404]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d2e:	4b63      	ldr	r3, [pc, #396]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0307 	and.w	r3, r3, #7
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d001      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e0b8      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0302 	and.w	r3, r3, #2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d020      	beq.n	8005d8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d005      	beq.n	8005d64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d58:	4b59      	ldr	r3, [pc, #356]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	4a58      	ldr	r2, [pc, #352]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005d62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0308 	and.w	r3, r3, #8
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d005      	beq.n	8005d7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d70:	4b53      	ldr	r3, [pc, #332]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	4a52      	ldr	r2, [pc, #328]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d76:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005d7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d7c:	4b50      	ldr	r3, [pc, #320]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	494d      	ldr	r1, [pc, #308]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d040      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d107      	bne.n	8005db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005da2:	4b47      	ldr	r3, [pc, #284]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d115      	bne.n	8005dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e07f      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d107      	bne.n	8005dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dba:	4b41      	ldr	r3, [pc, #260]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d109      	bne.n	8005dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e073      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dca:	4b3d      	ldr	r3, [pc, #244]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e06b      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dda:	4b39      	ldr	r3, [pc, #228]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f023 0203 	bic.w	r2, r3, #3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	4936      	ldr	r1, [pc, #216]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dec:	f7fc fd86 	bl	80028fc <HAL_GetTick>
 8005df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005df2:	e00a      	b.n	8005e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005df4:	f7fc fd82 	bl	80028fc <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e053      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e0a:	4b2d      	ldr	r3, [pc, #180]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f003 020c 	and.w	r2, r3, #12
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d1eb      	bne.n	8005df4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e1c:	4b27      	ldr	r3, [pc, #156]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0307 	and.w	r3, r3, #7
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d210      	bcs.n	8005e4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e2a:	4b24      	ldr	r3, [pc, #144]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f023 0207 	bic.w	r2, r3, #7
 8005e32:	4922      	ldr	r1, [pc, #136]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e3a:	4b20      	ldr	r3, [pc, #128]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c0>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0307 	and.w	r3, r3, #7
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d001      	beq.n	8005e4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e032      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0304 	and.w	r3, r3, #4
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d008      	beq.n	8005e6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e58:	4b19      	ldr	r3, [pc, #100]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	4916      	ldr	r1, [pc, #88]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0308 	and.w	r3, r3, #8
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d009      	beq.n	8005e8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e76:	4b12      	ldr	r3, [pc, #72]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	490e      	ldr	r1, [pc, #56]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e8a:	f000 f821 	bl	8005ed0 <HAL_RCC_GetSysClockFreq>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	f003 030f 	and.w	r3, r3, #15
 8005e9a:	490a      	ldr	r1, [pc, #40]	@ (8005ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e9c:	5ccb      	ldrb	r3, [r1, r3]
 8005e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea2:	4a09      	ldr	r2, [pc, #36]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1cc>)
 8005ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005ea6:	4b09      	ldr	r3, [pc, #36]	@ (8005ecc <HAL_RCC_ClockConfig+0x1d0>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fc fce4 	bl	8002878 <HAL_InitTick>

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	40022000 	.word	0x40022000
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	0800c6c4 	.word	0x0800c6c4
 8005ec8:	20000004 	.word	0x20000004
 8005ecc:	20000008 	.word	0x20000008

08005ed0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60fb      	str	r3, [r7, #12]
 8005eda:	2300      	movs	r3, #0
 8005edc:	60bb      	str	r3, [r7, #8]
 8005ede:	2300      	movs	r3, #0
 8005ee0:	617b      	str	r3, [r7, #20]
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005eea:	4b1e      	ldr	r3, [pc, #120]	@ (8005f64 <HAL_RCC_GetSysClockFreq+0x94>)
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f003 030c 	and.w	r3, r3, #12
 8005ef6:	2b04      	cmp	r3, #4
 8005ef8:	d002      	beq.n	8005f00 <HAL_RCC_GetSysClockFreq+0x30>
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d003      	beq.n	8005f06 <HAL_RCC_GetSysClockFreq+0x36>
 8005efe:	e027      	b.n	8005f50 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f00:	4b19      	ldr	r3, [pc, #100]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f02:	613b      	str	r3, [r7, #16]
      break;
 8005f04:	e027      	b.n	8005f56 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	0c9b      	lsrs	r3, r3, #18
 8005f0a:	f003 030f 	and.w	r3, r3, #15
 8005f0e:	4a17      	ldr	r2, [pc, #92]	@ (8005f6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005f10:	5cd3      	ldrb	r3, [r2, r3]
 8005f12:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d010      	beq.n	8005f40 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f1e:	4b11      	ldr	r3, [pc, #68]	@ (8005f64 <HAL_RCC_GetSysClockFreq+0x94>)
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	0c5b      	lsrs	r3, r3, #17
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	4a11      	ldr	r2, [pc, #68]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005f2a:	5cd3      	ldrb	r3, [r2, r3]
 8005f2c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a0d      	ldr	r2, [pc, #52]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f32:	fb03 f202 	mul.w	r2, r3, r2
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	e004      	b.n	8005f4a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a0c      	ldr	r2, [pc, #48]	@ (8005f74 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f44:	fb02 f303 	mul.w	r3, r2, r3
 8005f48:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	613b      	str	r3, [r7, #16]
      break;
 8005f4e:	e002      	b.n	8005f56 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f50:	4b05      	ldr	r3, [pc, #20]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f52:	613b      	str	r3, [r7, #16]
      break;
 8005f54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f56:	693b      	ldr	r3, [r7, #16]
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	371c      	adds	r7, #28
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bc80      	pop	{r7}
 8005f60:	4770      	bx	lr
 8005f62:	bf00      	nop
 8005f64:	40021000 	.word	0x40021000
 8005f68:	007a1200 	.word	0x007a1200
 8005f6c:	0800c6dc 	.word	0x0800c6dc
 8005f70:	0800c6ec 	.word	0x0800c6ec
 8005f74:	003d0900 	.word	0x003d0900

08005f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f7c:	4b02      	ldr	r3, [pc, #8]	@ (8005f88 <HAL_RCC_GetHCLKFreq+0x10>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bc80      	pop	{r7}
 8005f86:	4770      	bx	lr
 8005f88:	20000004 	.word	0x20000004

08005f8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f90:	f7ff fff2 	bl	8005f78 <HAL_RCC_GetHCLKFreq>
 8005f94:	4602      	mov	r2, r0
 8005f96:	4b05      	ldr	r3, [pc, #20]	@ (8005fac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	0a1b      	lsrs	r3, r3, #8
 8005f9c:	f003 0307 	and.w	r3, r3, #7
 8005fa0:	4903      	ldr	r1, [pc, #12]	@ (8005fb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fa2:	5ccb      	ldrb	r3, [r1, r3]
 8005fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	40021000 	.word	0x40021000
 8005fb0:	0800c6d4 	.word	0x0800c6d4

08005fb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005fb8:	f7ff ffde 	bl	8005f78 <HAL_RCC_GetHCLKFreq>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	4b05      	ldr	r3, [pc, #20]	@ (8005fd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	0adb      	lsrs	r3, r3, #11
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	4903      	ldr	r1, [pc, #12]	@ (8005fd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fca:	5ccb      	ldrb	r3, [r1, r3]
 8005fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40021000 	.word	0x40021000
 8005fd8:	0800c6d4 	.word	0x0800c6d4

08005fdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8006010 <RCC_Delay+0x34>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8006014 <RCC_Delay+0x38>)
 8005fea:	fba2 2303 	umull	r2, r3, r2, r3
 8005fee:	0a5b      	lsrs	r3, r3, #9
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005ff8:	bf00      	nop
  }
  while (Delay --);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	1e5a      	subs	r2, r3, #1
 8005ffe:	60fa      	str	r2, [r7, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1f9      	bne.n	8005ff8 <RCC_Delay+0x1c>
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr
 8006010:	20000004 	.word	0x20000004
 8006014:	10624dd3 	.word	0x10624dd3

08006018 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e076      	b.n	8006118 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602e:	2b00      	cmp	r3, #0
 8006030:	d108      	bne.n	8006044 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603a:	d009      	beq.n	8006050 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	61da      	str	r2, [r3, #28]
 8006042:	e005      	b.n	8006050 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d106      	bne.n	8006070 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7fc f9a8 	bl	80023c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006086:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006098:	431a      	orrs	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	431a      	orrs	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	431a      	orrs	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060c0:	431a      	orrs	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060ca:	431a      	orrs	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d4:	ea42 0103 	orr.w	r1, r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060dc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	0c1a      	lsrs	r2, r3, #16
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f002 0204 	and.w	r2, r2, #4
 80060f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	69da      	ldr	r2, [r3, #28]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006106:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
 800612c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006134:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800613c:	7dfb      	ldrb	r3, [r7, #23]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d00c      	beq.n	800615c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006148:	d106      	bne.n	8006158 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d102      	bne.n	8006158 <HAL_SPI_TransmitReceive_DMA+0x38>
 8006152:	7dfb      	ldrb	r3, [r7, #23]
 8006154:	2b04      	cmp	r3, #4
 8006156:	d001      	beq.n	800615c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006158:	2302      	movs	r3, #2
 800615a:	e0cf      	b.n	80062fc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d005      	beq.n	800616e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d002      	beq.n	800616e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006168:	887b      	ldrh	r3, [r7, #2]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e0c4      	b.n	80062fc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006178:	2b01      	cmp	r3, #1
 800617a:	d101      	bne.n	8006180 <HAL_SPI_TransmitReceive_DMA+0x60>
 800617c:	2302      	movs	r3, #2
 800617e:	e0bd      	b.n	80062fc <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b04      	cmp	r3, #4
 8006192:	d003      	beq.n	800619c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2205      	movs	r2, #5
 8006198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	887a      	ldrh	r2, [r7, #2]
 80061ac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	887a      	ldrh	r2, [r7, #2]
 80061b2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	887a      	ldrh	r2, [r7, #2]
 80061be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	887a      	ldrh	r2, [r7, #2]
 80061c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b04      	cmp	r3, #4
 80061dc:	d108      	bne.n	80061f0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e2:	4a48      	ldr	r2, [pc, #288]	@ (8006304 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80061e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061ea:	4a47      	ldr	r2, [pc, #284]	@ (8006308 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80061ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80061ee:	e007      	b.n	8006200 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061f4:	4a45      	ldr	r2, [pc, #276]	@ (800630c <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80061f6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061fc:	4a44      	ldr	r2, [pc, #272]	@ (8006310 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80061fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006204:	4a43      	ldr	r2, [pc, #268]	@ (8006314 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006206:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800620c:	2200      	movs	r2, #0
 800620e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	4619      	mov	r1, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006220:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006226:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006228:	f7fd fbe4 	bl	80039f4 <HAL_DMA_Start_IT>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006236:	f043 0210 	orr.w	r2, r3, #16
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e058      	b.n	80062fc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685a      	ldr	r2, [r3, #4]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f042 0201 	orr.w	r2, r2, #1
 8006258:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800625e:	2200      	movs	r2, #0
 8006260:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006266:	2200      	movs	r2, #0
 8006268:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800626e:	2200      	movs	r2, #0
 8006270:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006276:	2200      	movs	r2, #0
 8006278:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006282:	4619      	mov	r1, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	330c      	adds	r3, #12
 800628a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006290:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006292:	f7fd fbaf 	bl	80039f4 <HAL_DMA_Start_IT>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00b      	beq.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a0:	f043 0210 	orr.w	r2, r3, #16
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e023      	b.n	80062fc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062be:	2b40      	cmp	r3, #64	@ 0x40
 80062c0:	d007      	beq.n	80062d2 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80062d0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f042 0220 	orr.w	r2, r2, #32
 80062e8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f042 0202 	orr.w	r2, r2, #2
 80062f8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3718      	adds	r7, #24
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	080066cf 	.word	0x080066cf
 8006308:	0800659b 	.word	0x0800659b
 800630c:	080066eb 	.word	0x080066eb
 8006310:	08006641 	.word	0x08006641
 8006314:	08006707 	.word	0x08006707

08006318 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006320:	2300      	movs	r3, #0
 8006322:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00f      	beq.n	800634c <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006330:	4618      	mov	r0, r3
 8006332:	f7fd fbbf 	bl	8003ab4 <HAL_DMA_Abort>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d007      	beq.n	800634c <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006340:	f043 0210 	orr.w	r2, r3, #16
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00f      	beq.n	8006374 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006358:	4618      	mov	r0, r3
 800635a:	f7fd fbab 	bl	8003ab4 <HAL_DMA_Abort>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d007      	beq.n	8006374 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006368:	f043 0210 	orr.w	r2, r3, #16
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0203 	bic.w	r2, r2, #3
 8006382:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 800638c:	7bfb      	ldrb	r3, [r7, #15]
}
 800638e:	4618      	mov	r0, r3
 8006390:	3710      	adds	r7, #16
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
	...

08006398 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	099b      	lsrs	r3, r3, #6
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d10f      	bne.n	80063dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00a      	beq.n	80063dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	099b      	lsrs	r3, r3, #6
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d004      	beq.n	80063dc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	4798      	blx	r3
    return;
 80063da:	e0be      	b.n	800655a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	085b      	lsrs	r3, r3, #1
 80063e0:	f003 0301 	and.w	r3, r3, #1
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00a      	beq.n	80063fe <HAL_SPI_IRQHandler+0x66>
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	09db      	lsrs	r3, r3, #7
 80063ec:	f003 0301 	and.w	r3, r3, #1
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d004      	beq.n	80063fe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	4798      	blx	r3
    return;
 80063fc:	e0ad      	b.n	800655a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d106      	bne.n	8006418 <HAL_SPI_IRQHandler+0x80>
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	099b      	lsrs	r3, r3, #6
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 80a1 	beq.w	800655a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	095b      	lsrs	r3, r3, #5
 800641c:	f003 0301 	and.w	r3, r3, #1
 8006420:	2b00      	cmp	r3, #0
 8006422:	f000 809a 	beq.w	800655a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	099b      	lsrs	r3, r3, #6
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b00      	cmp	r3, #0
 8006430:	d023      	beq.n	800647a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b03      	cmp	r3, #3
 800643c:	d011      	beq.n	8006462 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006442:	f043 0204 	orr.w	r2, r3, #4
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800644a:	2300      	movs	r3, #0
 800644c:	617b      	str	r3, [r7, #20]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	e00b      	b.n	800647a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006462:	2300      	movs	r3, #0
 8006464:	613b      	str	r3, [r7, #16]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	613b      	str	r3, [r7, #16]
 8006476:	693b      	ldr	r3, [r7, #16]
        return;
 8006478:	e06f      	b.n	800655a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	095b      	lsrs	r3, r3, #5
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d014      	beq.n	80064b0 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648a:	f043 0201 	orr.w	r2, r3, #1
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006492:	2300      	movs	r3, #0
 8006494:	60fb      	str	r3, [r7, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	60fb      	str	r3, [r7, #12]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064ac:	601a      	str	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d04f      	beq.n	8006558 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	685a      	ldr	r2, [r3, #4]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064c6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d104      	bne.n	80064e4 <HAL_SPI_IRQHandler+0x14c>
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d034      	beq.n	800654e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f022 0203 	bic.w	r2, r2, #3
 80064f2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d011      	beq.n	8006520 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006500:	4a17      	ldr	r2, [pc, #92]	@ (8006560 <HAL_SPI_IRQHandler+0x1c8>)
 8006502:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006508:	4618      	mov	r0, r3
 800650a:	f7fd fb0f 	bl	8003b2c <HAL_DMA_Abort_IT>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d005      	beq.n	8006520 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006518:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006524:	2b00      	cmp	r3, #0
 8006526:	d016      	beq.n	8006556 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800652c:	4a0c      	ldr	r2, [pc, #48]	@ (8006560 <HAL_SPI_IRQHandler+0x1c8>)
 800652e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006534:	4618      	mov	r0, r3
 8006536:	f7fd faf9 	bl	8003b2c <HAL_DMA_Abort_IT>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00a      	beq.n	8006556 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006544:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800654c:	e003      	b.n	8006556 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f7fa ff02 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006554:	e000      	b.n	8006558 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8006556:	bf00      	nop
    return;
 8006558:	bf00      	nop
  }
}
 800655a:	3720      	adds	r7, #32
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}
 8006560:	08006747 	.word	0x08006747

08006564 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	bc80      	pop	{r7}
 8006574:	4770      	bx	lr

08006576 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006576:	b480      	push	{r7}
 8006578:	b083      	sub	sp, #12
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	bc80      	pop	{r7}
 8006586:	4770      	bx	lr

08006588 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	bc80      	pop	{r7}
 8006598:	4770      	bx	lr

0800659a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b084      	sub	sp, #16
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a6:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a8:	f7fc f9a8 	bl	80028fc <HAL_GetTick>
 80065ac:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0320 	and.w	r3, r3, #32
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	d03b      	beq.n	8006634 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0220 	bic.w	r2, r2, #32
 80065ca:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10d      	bne.n	80065f0 <SPI_DMAReceiveCplt+0x56>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065dc:	d108      	bne.n	80065f0 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f022 0203 	bic.w	r2, r2, #3
 80065ec:	605a      	str	r2, [r3, #4]
 80065ee:	e007      	b.n	8006600 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f022 0201 	bic.w	r2, r2, #1
 80065fe:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	2164      	movs	r1, #100	@ 0x64
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f000 f93b 	bl	8006880 <SPI_EndRxTransaction>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d002      	beq.n	8006616 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2220      	movs	r2, #32
 8006614:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f7fa fe93 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006632:	e002      	b.n	800663a <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f7ff ff95 	bl	8006564 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800664e:	f7fc f955 	bl	80028fc <HAL_GetTick>
 8006652:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0320 	and.w	r3, r3, #32
 800665e:	2b20      	cmp	r3, #32
 8006660:	d02f      	beq.n	80066c2 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	685a      	ldr	r2, [r3, #4]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f022 0220 	bic.w	r2, r2, #32
 8006670:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006672:	68ba      	ldr	r2, [r7, #8]
 8006674:	2164      	movs	r1, #100	@ 0x64
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f000 f954 	bl	8006924 <SPI_EndRxTxTransaction>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d005      	beq.n	800668e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006686:	f043 0220 	orr.w	r2, r3, #32
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 0203 	bic.w	r2, r2, #3
 800669c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	f7fa fe4c 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80066c0:	e002      	b.n	80066c8 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f7fa fe30 	bl	8001328 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b084      	sub	sp, #16
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066da:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f7ff ff4a 	bl	8006576 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066e2:	bf00      	nop
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b084      	sub	sp, #16
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f7ff ff45 	bl	8006588 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066fe:	bf00      	nop
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b084      	sub	sp, #16
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f022 0203 	bic.w	r2, r2, #3
 8006722:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006728:	f043 0210 	orr.w	r2, r3, #16
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f7fa fe0d 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800673e:	bf00      	nop
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b084      	sub	sp, #16
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006752:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f7fa fdf9 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006766:	bf00      	nop
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
	...

08006770 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	603b      	str	r3, [r7, #0]
 800677c:	4613      	mov	r3, r2
 800677e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006780:	f7fc f8bc 	bl	80028fc <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	4413      	add	r3, r2
 800678e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006790:	f7fc f8b4 	bl	80028fc <HAL_GetTick>
 8006794:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006796:	4b39      	ldr	r3, [pc, #228]	@ (800687c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	015b      	lsls	r3, r3, #5
 800679c:	0d1b      	lsrs	r3, r3, #20
 800679e:	69fa      	ldr	r2, [r7, #28]
 80067a0:	fb02 f303 	mul.w	r3, r2, r3
 80067a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067a6:	e054      	b.n	8006852 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ae:	d050      	beq.n	8006852 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067b0:	f7fc f8a4 	bl	80028fc <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	69fa      	ldr	r2, [r7, #28]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d902      	bls.n	80067c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d13d      	bne.n	8006842 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	685a      	ldr	r2, [r3, #4]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067de:	d111      	bne.n	8006804 <SPI_WaitFlagStateUntilTimeout+0x94>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067e8:	d004      	beq.n	80067f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067f2:	d107      	bne.n	8006804 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006802:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800680c:	d10f      	bne.n	800682e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800681c:	601a      	str	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800682c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2201      	movs	r2, #1
 8006832:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e017      	b.n	8006872 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006848:	2300      	movs	r3, #0
 800684a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	3b01      	subs	r3, #1
 8006850:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	4013      	ands	r3, r2
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	429a      	cmp	r2, r3
 8006860:	bf0c      	ite	eq
 8006862:	2301      	moveq	r3, #1
 8006864:	2300      	movne	r3, #0
 8006866:	b2db      	uxtb	r3, r3
 8006868:	461a      	mov	r2, r3
 800686a:	79fb      	ldrb	r3, [r7, #7]
 800686c:	429a      	cmp	r2, r3
 800686e:	d19b      	bne.n	80067a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3720      	adds	r7, #32
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	20000004 	.word	0x20000004

08006880 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af02      	add	r7, sp, #8
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006894:	d111      	bne.n	80068ba <SPI_EndRxTransaction+0x3a>
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800689e:	d004      	beq.n	80068aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068a8:	d107      	bne.n	80068ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068b8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068c2:	d117      	bne.n	80068f4 <SPI_EndRxTransaction+0x74>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068cc:	d112      	bne.n	80068f4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	2200      	movs	r2, #0
 80068d6:	2101      	movs	r1, #1
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f7ff ff49 	bl	8006770 <SPI_WaitFlagStateUntilTimeout>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d01a      	beq.n	800691a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068e8:	f043 0220 	orr.w	r2, r3, #32
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e013      	b.n	800691c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2200      	movs	r2, #0
 80068fc:	2180      	movs	r1, #128	@ 0x80
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f7ff ff36 	bl	8006770 <SPI_WaitFlagStateUntilTimeout>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d007      	beq.n	800691a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800690e:	f043 0220 	orr.w	r2, r3, #32
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e000      	b.n	800691c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800691a:	2300      	movs	r3, #0
}
 800691c:	4618      	mov	r0, r3
 800691e:	3710      	adds	r7, #16
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af02      	add	r7, sp, #8
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	2201      	movs	r2, #1
 8006938:	2102      	movs	r1, #2
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f7ff ff18 	bl	8006770 <SPI_WaitFlagStateUntilTimeout>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d007      	beq.n	8006956 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800694a:	f043 0220 	orr.w	r2, r3, #32
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e013      	b.n	800697e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2200      	movs	r2, #0
 800695e:	2180      	movs	r1, #128	@ 0x80
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f7ff ff05 	bl	8006770 <SPI_WaitFlagStateUntilTimeout>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d007      	beq.n	800697c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006970:	f043 0220 	orr.w	r2, r3, #32
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006978:	2303      	movs	r3, #3
 800697a:	e000      	b.n	800697e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b082      	sub	sp, #8
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e042      	b.n	8006a1e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d106      	bne.n	80069b2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f7fb fdaf 	bl	8002510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2224      	movs	r2, #36	@ 0x24
 80069b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68da      	ldr	r2, [r3, #12]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069c8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f82c 	bl	8006a28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	691a      	ldr	r2, [r3, #16]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069de:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	695a      	ldr	r2, [r3, #20]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069ee:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68da      	ldr	r2, [r3, #12]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069fe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2220      	movs	r2, #32
 8006a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2220      	movs	r2, #32
 8006a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3708      	adds	r7, #8
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
	...

08006a28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	430a      	orrs	r2, r1
 8006a44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	689a      	ldr	r2, [r3, #8]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006a62:	f023 030c 	bic.w	r3, r3, #12
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6812      	ldr	r2, [r2, #0]
 8006a6a:	68b9      	ldr	r1, [r7, #8]
 8006a6c:	430b      	orrs	r3, r1
 8006a6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699a      	ldr	r2, [r3, #24]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8006b3c <UART_SetConfig+0x114>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d103      	bne.n	8006a98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006a90:	f7ff fa90 	bl	8005fb4 <HAL_RCC_GetPCLK2Freq>
 8006a94:	60f8      	str	r0, [r7, #12]
 8006a96:	e002      	b.n	8006a9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006a98:	f7ff fa78 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 8006a9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	009a      	lsls	r2, r3, #2
 8006aa8:	441a      	add	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab4:	4a22      	ldr	r2, [pc, #136]	@ (8006b40 <UART_SetConfig+0x118>)
 8006ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aba:	095b      	lsrs	r3, r3, #5
 8006abc:	0119      	lsls	r1, r3, #4
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009a      	lsls	r2, r3, #2
 8006ac8:	441a      	add	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8006b40 <UART_SetConfig+0x118>)
 8006ad6:	fba3 0302 	umull	r0, r3, r3, r2
 8006ada:	095b      	lsrs	r3, r3, #5
 8006adc:	2064      	movs	r0, #100	@ 0x64
 8006ade:	fb00 f303 	mul.w	r3, r0, r3
 8006ae2:	1ad3      	subs	r3, r2, r3
 8006ae4:	011b      	lsls	r3, r3, #4
 8006ae6:	3332      	adds	r3, #50	@ 0x32
 8006ae8:	4a15      	ldr	r2, [pc, #84]	@ (8006b40 <UART_SetConfig+0x118>)
 8006aea:	fba2 2303 	umull	r2, r3, r2, r3
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006af4:	4419      	add	r1, r3
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	4613      	mov	r3, r2
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	4413      	add	r3, r2
 8006afe:	009a      	lsls	r2, r3, #2
 8006b00:	441a      	add	r2, r3
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006b40 <UART_SetConfig+0x118>)
 8006b0e:	fba3 0302 	umull	r0, r3, r3, r2
 8006b12:	095b      	lsrs	r3, r3, #5
 8006b14:	2064      	movs	r0, #100	@ 0x64
 8006b16:	fb00 f303 	mul.w	r3, r0, r3
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	011b      	lsls	r3, r3, #4
 8006b1e:	3332      	adds	r3, #50	@ 0x32
 8006b20:	4a07      	ldr	r2, [pc, #28]	@ (8006b40 <UART_SetConfig+0x118>)
 8006b22:	fba2 2303 	umull	r2, r3, r2, r3
 8006b26:	095b      	lsrs	r3, r3, #5
 8006b28:	f003 020f 	and.w	r2, r3, #15
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	440a      	add	r2, r1
 8006b32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006b34:	bf00      	nop
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	40013800 	.word	0x40013800
 8006b40:	51eb851f 	.word	0x51eb851f

08006b44 <__NVIC_SetPriority>:
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	6039      	str	r1, [r7, #0]
 8006b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	db0a      	blt.n	8006b6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	490c      	ldr	r1, [pc, #48]	@ (8006b90 <__NVIC_SetPriority+0x4c>)
 8006b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b62:	0112      	lsls	r2, r2, #4
 8006b64:	b2d2      	uxtb	r2, r2
 8006b66:	440b      	add	r3, r1
 8006b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006b6c:	e00a      	b.n	8006b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	b2da      	uxtb	r2, r3
 8006b72:	4908      	ldr	r1, [pc, #32]	@ (8006b94 <__NVIC_SetPriority+0x50>)
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	f003 030f 	and.w	r3, r3, #15
 8006b7a:	3b04      	subs	r3, #4
 8006b7c:	0112      	lsls	r2, r2, #4
 8006b7e:	b2d2      	uxtb	r2, r2
 8006b80:	440b      	add	r3, r1
 8006b82:	761a      	strb	r2, [r3, #24]
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bc80      	pop	{r7}
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	e000e100 	.word	0xe000e100
 8006b94:	e000ed00 	.word	0xe000ed00

08006b98 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	f06f 0004 	mvn.w	r0, #4
 8006ba2:	f7ff ffcf 	bl	8006b44 <__NVIC_SetPriority>
#endif
}
 8006ba6:	bf00      	nop
 8006ba8:	bd80      	pop	{r7, pc}
	...

08006bac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bb2:	f3ef 8305 	mrs	r3, IPSR
 8006bb6:	603b      	str	r3, [r7, #0]
  return(result);
 8006bb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d003      	beq.n	8006bc6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006bbe:	f06f 0305 	mvn.w	r3, #5
 8006bc2:	607b      	str	r3, [r7, #4]
 8006bc4:	e00c      	b.n	8006be0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006bc6:	4b09      	ldr	r3, [pc, #36]	@ (8006bec <osKernelInitialize+0x40>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d105      	bne.n	8006bda <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006bce:	4b07      	ldr	r3, [pc, #28]	@ (8006bec <osKernelInitialize+0x40>)
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	607b      	str	r3, [r7, #4]
 8006bd8:	e002      	b.n	8006be0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006bda:	f04f 33ff 	mov.w	r3, #4294967295
 8006bde:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006be0:	687b      	ldr	r3, [r7, #4]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	370c      	adds	r7, #12
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr
 8006bec:	20000484 	.word	0x20000484

08006bf0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bf6:	f3ef 8305 	mrs	r3, IPSR
 8006bfa:	603b      	str	r3, [r7, #0]
  return(result);
 8006bfc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d003      	beq.n	8006c0a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006c02:	f06f 0305 	mvn.w	r3, #5
 8006c06:	607b      	str	r3, [r7, #4]
 8006c08:	e010      	b.n	8006c2c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c38 <osKernelStart+0x48>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d109      	bne.n	8006c26 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006c12:	f7ff ffc1 	bl	8006b98 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006c16:	4b08      	ldr	r3, [pc, #32]	@ (8006c38 <osKernelStart+0x48>)
 8006c18:	2202      	movs	r2, #2
 8006c1a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006c1c:	f001 fa04 	bl	8008028 <vTaskStartScheduler>
      stat = osOK;
 8006c20:	2300      	movs	r3, #0
 8006c22:	607b      	str	r3, [r7, #4]
 8006c24:	e002      	b.n	8006c2c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006c26:	f04f 33ff 	mov.w	r3, #4294967295
 8006c2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006c2c:	687b      	ldr	r3, [r7, #4]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	20000484 	.word	0x20000484

08006c3c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c42:	f3ef 8305 	mrs	r3, IPSR
 8006c46:	603b      	str	r3, [r7, #0]
  return(result);
 8006c48:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8006c4e:	f001 fb0d 	bl	800826c <xTaskGetTickCountFromISR>
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	e002      	b.n	8006c5c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8006c56:	f001 fafb 	bl	8008250 <xTaskGetTickCount>
 8006c5a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006c5c:	687b      	ldr	r3, [r7, #4]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3708      	adds	r7, #8
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b08e      	sub	sp, #56	@ 0x38
 8006c6a:	af04      	add	r7, sp, #16
 8006c6c:	60f8      	str	r0, [r7, #12]
 8006c6e:	60b9      	str	r1, [r7, #8]
 8006c70:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006c72:	2300      	movs	r3, #0
 8006c74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c76:	f3ef 8305 	mrs	r3, IPSR
 8006c7a:	617b      	str	r3, [r7, #20]
  return(result);
 8006c7c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d17e      	bne.n	8006d80 <osThreadNew+0x11a>
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d07b      	beq.n	8006d80 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006c88:	2380      	movs	r3, #128	@ 0x80
 8006c8a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006c8c:	2318      	movs	r3, #24
 8006c8e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006c90:	2300      	movs	r3, #0
 8006c92:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006c94:	f04f 33ff 	mov.w	r3, #4294967295
 8006c98:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d045      	beq.n	8006d2c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d002      	beq.n	8006cae <osThreadNew+0x48>
        name = attr->name;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d002      	beq.n	8006cbc <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d008      	beq.n	8006cd4 <osThreadNew+0x6e>
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	2b38      	cmp	r3, #56	@ 0x38
 8006cc6:	d805      	bhi.n	8006cd4 <osThreadNew+0x6e>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	f003 0301 	and.w	r3, r3, #1
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <osThreadNew+0x72>
        return (NULL);
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	e054      	b.n	8006d82 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d003      	beq.n	8006ce8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	089b      	lsrs	r3, r3, #2
 8006ce6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00e      	beq.n	8006d0e <osThreadNew+0xa8>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	2b5b      	cmp	r3, #91	@ 0x5b
 8006cf6:	d90a      	bls.n	8006d0e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d006      	beq.n	8006d0e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d002      	beq.n	8006d0e <osThreadNew+0xa8>
        mem = 1;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	61bb      	str	r3, [r7, #24]
 8006d0c:	e010      	b.n	8006d30 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d10c      	bne.n	8006d30 <osThreadNew+0xca>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d108      	bne.n	8006d30 <osThreadNew+0xca>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d104      	bne.n	8006d30 <osThreadNew+0xca>
          mem = 0;
 8006d26:	2300      	movs	r3, #0
 8006d28:	61bb      	str	r3, [r7, #24]
 8006d2a:	e001      	b.n	8006d30 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d110      	bne.n	8006d58 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006d3e:	9202      	str	r2, [sp, #8]
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	6a3a      	ldr	r2, [r7, #32]
 8006d4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 ff0f 	bl	8007b70 <xTaskCreateStatic>
 8006d52:	4603      	mov	r3, r0
 8006d54:	613b      	str	r3, [r7, #16]
 8006d56:	e013      	b.n	8006d80 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d110      	bne.n	8006d80 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006d5e:	6a3b      	ldr	r3, [r7, #32]
 8006d60:	b29a      	uxth	r2, r3
 8006d62:	f107 0310 	add.w	r3, r7, #16
 8006d66:	9301      	str	r3, [sp, #4]
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f000 ff5d 	bl	8007c30 <xTaskCreate>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d001      	beq.n	8006d80 <osThreadNew+0x11a>
            hTask = NULL;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006d80:	693b      	ldr	r3, [r7, #16]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3728      	adds	r7, #40	@ 0x28
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
	...

08006d8c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b088      	sub	sp, #32
 8006d90:	af02      	add	r7, sp, #8
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d002      	beq.n	8006da6 <osThreadFlagsSet+0x1a>
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	da03      	bge.n	8006dae <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8006da6:	f06f 0303 	mvn.w	r3, #3
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	e035      	b.n	8006e1a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8006dae:	f04f 33ff 	mov.w	r3, #4294967295
 8006db2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006db4:	f3ef 8305 	mrs	r3, IPSR
 8006db8:	613b      	str	r3, [r7, #16]
  return(result);
 8006dba:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d01f      	beq.n	8006e00 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8006dc4:	f107 0308 	add.w	r3, r7, #8
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2201      	movs	r2, #1
 8006dce:	6839      	ldr	r1, [r7, #0]
 8006dd0:	6978      	ldr	r0, [r7, #20]
 8006dd2:	f001 ff29 	bl	8008c28 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8006dd6:	f107 030c 	add.w	r3, r7, #12
 8006dda:	2200      	movs	r2, #0
 8006ddc:	9200      	str	r2, [sp, #0]
 8006dde:	2200      	movs	r2, #0
 8006de0:	2100      	movs	r1, #0
 8006de2:	6978      	ldr	r0, [r7, #20]
 8006de4:	f001 ff20 	bl	8008c28 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d015      	beq.n	8006e1a <osThreadFlagsSet+0x8e>
 8006dee:	4b0d      	ldr	r3, [pc, #52]	@ (8006e24 <osThreadFlagsSet+0x98>)
 8006df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	e00c      	b.n	8006e1a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8006e00:	2300      	movs	r3, #0
 8006e02:	2201      	movs	r2, #1
 8006e04:	6839      	ldr	r1, [r7, #0]
 8006e06:	6978      	ldr	r0, [r7, #20]
 8006e08:	f001 fe54 	bl	8008ab4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8006e0c:	f107 030c 	add.w	r3, r7, #12
 8006e10:	2200      	movs	r2, #0
 8006e12:	2100      	movs	r1, #0
 8006e14:	6978      	ldr	r0, [r7, #20]
 8006e16:	f001 fe4d 	bl	8008ab4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3718      	adds	r7, #24
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	e000ed04 	.word	0xe000ed04

08006e28 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08c      	sub	sp, #48	@ 0x30
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e34:	f3ef 8305 	mrs	r3, IPSR
 8006e38:	617b      	str	r3, [r7, #20]
  return(result);
 8006e3a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d003      	beq.n	8006e48 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8006e40:	f06f 0305 	mvn.w	r3, #5
 8006e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e46:	e06b      	b.n	8006f20 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	da03      	bge.n	8006e56 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8006e4e:	f06f 0303 	mvn.w	r3, #3
 8006e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e54:	e064      	b.n	8006f20 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	f003 0302 	and.w	r3, r3, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d002      	beq.n	8006e66 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e64:	e001      	b.n	8006e6a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8006e72:	f001 f9ed 	bl	8008250 <xTaskGetTickCount>
 8006e76:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8006e78:	f107 0210 	add.w	r2, r7, #16
 8006e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e80:	2000      	movs	r0, #0
 8006e82:	f001 fdbd 	bl	8008a00 <xTaskNotifyWait>
 8006e86:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d137      	bne.n	8006efe <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8006e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	4013      	ands	r3, r2
 8006e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	f003 0301 	and.w	r3, r3, #1
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00c      	beq.n	8006ec2 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eac:	4013      	ands	r3, r2
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d032      	beq.n	8006f1a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10f      	bne.n	8006eda <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8006eba:	f06f 0302 	mvn.w	r3, #2
 8006ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8006ec0:	e02e      	b.n	8006f20 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d128      	bne.n	8006f1e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d103      	bne.n	8006eda <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8006ed2:	f06f 0302 	mvn.w	r3, #2
 8006ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8006ed8:	e022      	b.n	8006f20 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8006eda:	f001 f9b9 	bl	8008250 <xTaskGetTickCount>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8006ee6:	69ba      	ldr	r2, [r7, #24]
 8006ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d902      	bls.n	8006ef4 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ef2:	e00e      	b.n	8006f12 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8006ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006efc:	e009      	b.n	8006f12 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d103      	bne.n	8006f0c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8006f04:	f06f 0302 	mvn.w	r3, #2
 8006f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f0a:	e002      	b.n	8006f12 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8006f0c:	f06f 0301 	mvn.w	r3, #1
 8006f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1af      	bne.n	8006e78 <osThreadFlagsWait+0x50>
 8006f18:	e002      	b.n	8006f20 <osThreadFlagsWait+0xf8>
            break;
 8006f1a:	bf00      	nop
 8006f1c:	e000      	b.n	8006f20 <osThreadFlagsWait+0xf8>
            break;
 8006f1e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8006f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3730      	adds	r7, #48	@ 0x30
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006f2a:	b580      	push	{r7, lr}
 8006f2c:	b084      	sub	sp, #16
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f32:	f3ef 8305 	mrs	r3, IPSR
 8006f36:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f38:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <osDelay+0x1c>
    stat = osErrorISR;
 8006f3e:	f06f 0305 	mvn.w	r3, #5
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	e007      	b.n	8006f56 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006f46:	2300      	movs	r3, #0
 8006f48:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d002      	beq.n	8006f56 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f001 f833 	bl	8007fbc <vTaskDelay>
    }
  }

  return (stat);
 8006f56:	68fb      	ldr	r3, [r7, #12]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f68:	f3ef 8305 	mrs	r3, IPSR
 8006f6c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d003      	beq.n	8006f7c <osDelayUntil+0x1c>
    stat = osErrorISR;
 8006f74:	f06f 0305 	mvn.w	r3, #5
 8006f78:	617b      	str	r3, [r7, #20]
 8006f7a:	e019      	b.n	8006fb0 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8006f80:	f001 f966 	bl	8008250 <xTaskGetTickCount>
 8006f84:	4603      	mov	r3, r0
 8006f86:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d009      	beq.n	8006faa <osDelayUntil+0x4a>
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	db06      	blt.n	8006faa <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006f9c:	f107 0308 	add.w	r3, r7, #8
 8006fa0:	6939      	ldr	r1, [r7, #16]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f000 ff8a 	bl	8007ebc <vTaskDelayUntil>
 8006fa8:	e002      	b.n	8006fb0 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006faa:	f06f 0303 	mvn.w	r3, #3
 8006fae:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006fb0:	697b      	ldr	r3, [r7, #20]
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3718      	adds	r7, #24
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
	...

08006fbc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4a06      	ldr	r2, [pc, #24]	@ (8006fe4 <vApplicationGetIdleTaskMemory+0x28>)
 8006fcc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	4a05      	ldr	r2, [pc, #20]	@ (8006fe8 <vApplicationGetIdleTaskMemory+0x2c>)
 8006fd2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2280      	movs	r2, #128	@ 0x80
 8006fd8:	601a      	str	r2, [r3, #0]
}
 8006fda:	bf00      	nop
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bc80      	pop	{r7}
 8006fe2:	4770      	bx	lr
 8006fe4:	20000488 	.word	0x20000488
 8006fe8:	200004e4 	.word	0x200004e4

08006fec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4a07      	ldr	r2, [pc, #28]	@ (8007018 <vApplicationGetTimerTaskMemory+0x2c>)
 8006ffc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	4a06      	ldr	r2, [pc, #24]	@ (800701c <vApplicationGetTimerTaskMemory+0x30>)
 8007002:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800700a:	601a      	str	r2, [r3, #0]
}
 800700c:	bf00      	nop
 800700e:	3714      	adds	r7, #20
 8007010:	46bd      	mov	sp, r7
 8007012:	bc80      	pop	{r7}
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	200006e4 	.word	0x200006e4
 800701c:	20000740 	.word	0x20000740

08007020 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f103 0208 	add.w	r2, r3, #8
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f04f 32ff 	mov.w	r2, #4294967295
 8007038:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f103 0208 	add.w	r2, r3, #8
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f103 0208 	add.w	r2, r3, #8
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007054:	bf00      	nop
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	bc80      	pop	{r7}
 800705c:	4770      	bx	lr

0800705e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	bc80      	pop	{r7}
 8007074:	4770      	bx	lr

08007076 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007076:	b480      	push	{r7}
 8007078:	b085      	sub	sp, #20
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	689a      	ldr	r2, [r3, #8]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	683a      	ldr	r2, [r7, #0]
 800709a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	683a      	ldr	r2, [r7, #0]
 80070a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	1c5a      	adds	r2, r3, #1
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	601a      	str	r2, [r3, #0]
}
 80070b2:	bf00      	nop
 80070b4:	3714      	adds	r7, #20
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bc80      	pop	{r7}
 80070ba:	4770      	bx	lr

080070bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d2:	d103      	bne.n	80070dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	60fb      	str	r3, [r7, #12]
 80070da:	e00c      	b.n	80070f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	3308      	adds	r3, #8
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	e002      	b.n	80070ea <vListInsert+0x2e>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	60fb      	str	r3, [r7, #12]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d2f6      	bcs.n	80070e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	685a      	ldr	r2, [r3, #4]
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	683a      	ldr	r2, [r7, #0]
 8007104:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	68fa      	ldr	r2, [r7, #12]
 800710a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	601a      	str	r2, [r3, #0]
}
 8007122:	bf00      	nop
 8007124:	3714      	adds	r7, #20
 8007126:	46bd      	mov	sp, r7
 8007128:	bc80      	pop	{r7}
 800712a:	4770      	bx	lr

0800712c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	6892      	ldr	r2, [r2, #8]
 8007142:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6852      	ldr	r2, [r2, #4]
 800714c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	429a      	cmp	r2, r3
 8007156:	d103      	bne.n	8007160 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	1e5a      	subs	r2, r3, #1
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
}
 8007174:	4618      	mov	r0, r3
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	bc80      	pop	{r7}
 800717c:	4770      	bx	lr
	...

08007180 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10b      	bne.n	80071ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80071a6:	bf00      	nop
 80071a8:	bf00      	nop
 80071aa:	e7fd      	b.n	80071a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80071ac:	f002 fab6 	bl	800971c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071b8:	68f9      	ldr	r1, [r7, #12]
 80071ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071bc:	fb01 f303 	mul.w	r3, r1, r3
 80071c0:	441a      	add	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071dc:	3b01      	subs	r3, #1
 80071de:	68f9      	ldr	r1, [r7, #12]
 80071e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071e2:	fb01 f303 	mul.w	r3, r1, r3
 80071e6:	441a      	add	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	22ff      	movs	r2, #255	@ 0xff
 80071f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	22ff      	movs	r2, #255	@ 0xff
 80071f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d114      	bne.n	800722c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d01a      	beq.n	8007240 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	3310      	adds	r3, #16
 800720e:	4618      	mov	r0, r3
 8007210:	f001 f9a8 	bl	8008564 <xTaskRemoveFromEventList>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d012      	beq.n	8007240 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800721a:	4b0d      	ldr	r3, [pc, #52]	@ (8007250 <xQueueGenericReset+0xd0>)
 800721c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007220:	601a      	str	r2, [r3, #0]
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	e009      	b.n	8007240 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	3310      	adds	r3, #16
 8007230:	4618      	mov	r0, r3
 8007232:	f7ff fef5 	bl	8007020 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	3324      	adds	r3, #36	@ 0x24
 800723a:	4618      	mov	r0, r3
 800723c:	f7ff fef0 	bl	8007020 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007240:	f002 fa9c 	bl	800977c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007244:	2301      	movs	r3, #1
}
 8007246:	4618      	mov	r0, r3
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	e000ed04 	.word	0xe000ed04

08007254 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007254:	b580      	push	{r7, lr}
 8007256:	b08e      	sub	sp, #56	@ 0x38
 8007258:	af02      	add	r7, sp, #8
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10b      	bne.n	8007280 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726c:	f383 8811 	msr	BASEPRI, r3
 8007270:	f3bf 8f6f 	isb	sy
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800727a:	bf00      	nop
 800727c:	bf00      	nop
 800727e:	e7fd      	b.n	800727c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10b      	bne.n	800729e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728a:	f383 8811 	msr	BASEPRI, r3
 800728e:	f3bf 8f6f 	isb	sy
 8007292:	f3bf 8f4f 	dsb	sy
 8007296:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	e7fd      	b.n	800729a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d002      	beq.n	80072aa <xQueueGenericCreateStatic+0x56>
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d001      	beq.n	80072ae <xQueueGenericCreateStatic+0x5a>
 80072aa:	2301      	movs	r3, #1
 80072ac:	e000      	b.n	80072b0 <xQueueGenericCreateStatic+0x5c>
 80072ae:	2300      	movs	r3, #0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d10b      	bne.n	80072cc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80072b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b8:	f383 8811 	msr	BASEPRI, r3
 80072bc:	f3bf 8f6f 	isb	sy
 80072c0:	f3bf 8f4f 	dsb	sy
 80072c4:	623b      	str	r3, [r7, #32]
}
 80072c6:	bf00      	nop
 80072c8:	bf00      	nop
 80072ca:	e7fd      	b.n	80072c8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d102      	bne.n	80072d8 <xQueueGenericCreateStatic+0x84>
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <xQueueGenericCreateStatic+0x88>
 80072d8:	2301      	movs	r3, #1
 80072da:	e000      	b.n	80072de <xQueueGenericCreateStatic+0x8a>
 80072dc:	2300      	movs	r3, #0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d10b      	bne.n	80072fa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80072e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e6:	f383 8811 	msr	BASEPRI, r3
 80072ea:	f3bf 8f6f 	isb	sy
 80072ee:	f3bf 8f4f 	dsb	sy
 80072f2:	61fb      	str	r3, [r7, #28]
}
 80072f4:	bf00      	nop
 80072f6:	bf00      	nop
 80072f8:	e7fd      	b.n	80072f6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80072fa:	2350      	movs	r3, #80	@ 0x50
 80072fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	2b50      	cmp	r3, #80	@ 0x50
 8007302:	d00b      	beq.n	800731c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007308:	f383 8811 	msr	BASEPRI, r3
 800730c:	f3bf 8f6f 	isb	sy
 8007310:	f3bf 8f4f 	dsb	sy
 8007314:	61bb      	str	r3, [r7, #24]
}
 8007316:	bf00      	nop
 8007318:	bf00      	nop
 800731a:	e7fd      	b.n	8007318 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800731c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00d      	beq.n	8007344 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007330:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007336:	9300      	str	r3, [sp, #0]
 8007338:	4613      	mov	r3, r2
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	68b9      	ldr	r1, [r7, #8]
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	f000 f805 	bl	800734e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007346:	4618      	mov	r0, r3
 8007348:	3730      	adds	r7, #48	@ 0x30
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}

0800734e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800734e:	b580      	push	{r7, lr}
 8007350:	b084      	sub	sp, #16
 8007352:	af00      	add	r7, sp, #0
 8007354:	60f8      	str	r0, [r7, #12]
 8007356:	60b9      	str	r1, [r7, #8]
 8007358:	607a      	str	r2, [r7, #4]
 800735a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d103      	bne.n	800736a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	e002      	b.n	8007370 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800737c:	2101      	movs	r1, #1
 800737e:	69b8      	ldr	r0, [r7, #24]
 8007380:	f7ff fefe 	bl	8007180 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	78fa      	ldrb	r2, [r7, #3]
 8007388:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800738c:	bf00      	nop
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b08e      	sub	sp, #56	@ 0x38
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073a2:	2300      	movs	r3, #0
 80073a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10b      	bne.n	80073c8 <xQueueGenericSend+0x34>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80073c2:	bf00      	nop
 80073c4:	bf00      	nop
 80073c6:	e7fd      	b.n	80073c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d103      	bne.n	80073d6 <xQueueGenericSend+0x42>
 80073ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d101      	bne.n	80073da <xQueueGenericSend+0x46>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e000      	b.n	80073dc <xQueueGenericSend+0x48>
 80073da:	2300      	movs	r3, #0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10b      	bne.n	80073f8 <xQueueGenericSend+0x64>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80073f2:	bf00      	nop
 80073f4:	bf00      	nop
 80073f6:	e7fd      	b.n	80073f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d103      	bne.n	8007406 <xQueueGenericSend+0x72>
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007402:	2b01      	cmp	r3, #1
 8007404:	d101      	bne.n	800740a <xQueueGenericSend+0x76>
 8007406:	2301      	movs	r3, #1
 8007408:	e000      	b.n	800740c <xQueueGenericSend+0x78>
 800740a:	2300      	movs	r3, #0
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10b      	bne.n	8007428 <xQueueGenericSend+0x94>
	__asm volatile
 8007410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007414:	f383 8811 	msr	BASEPRI, r3
 8007418:	f3bf 8f6f 	isb	sy
 800741c:	f3bf 8f4f 	dsb	sy
 8007420:	623b      	str	r3, [r7, #32]
}
 8007422:	bf00      	nop
 8007424:	bf00      	nop
 8007426:	e7fd      	b.n	8007424 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007428:	f001 fa5c 	bl	80088e4 <xTaskGetSchedulerState>
 800742c:	4603      	mov	r3, r0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d102      	bne.n	8007438 <xQueueGenericSend+0xa4>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <xQueueGenericSend+0xa8>
 8007438:	2301      	movs	r3, #1
 800743a:	e000      	b.n	800743e <xQueueGenericSend+0xaa>
 800743c:	2300      	movs	r3, #0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10b      	bne.n	800745a <xQueueGenericSend+0xc6>
	__asm volatile
 8007442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007446:	f383 8811 	msr	BASEPRI, r3
 800744a:	f3bf 8f6f 	isb	sy
 800744e:	f3bf 8f4f 	dsb	sy
 8007452:	61fb      	str	r3, [r7, #28]
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	e7fd      	b.n	8007456 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800745a:	f002 f95f 	bl	800971c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800745e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007460:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007466:	429a      	cmp	r2, r3
 8007468:	d302      	bcc.n	8007470 <xQueueGenericSend+0xdc>
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	2b02      	cmp	r3, #2
 800746e:	d129      	bne.n	80074c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007470:	683a      	ldr	r2, [r7, #0]
 8007472:	68b9      	ldr	r1, [r7, #8]
 8007474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007476:	f000 fa0f 	bl	8007898 <prvCopyDataToQueue>
 800747a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800747c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007480:	2b00      	cmp	r3, #0
 8007482:	d010      	beq.n	80074a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007486:	3324      	adds	r3, #36	@ 0x24
 8007488:	4618      	mov	r0, r3
 800748a:	f001 f86b 	bl	8008564 <xTaskRemoveFromEventList>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d013      	beq.n	80074bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007494:	4b3f      	ldr	r3, [pc, #252]	@ (8007594 <xQueueGenericSend+0x200>)
 8007496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800749a:	601a      	str	r2, [r3, #0]
 800749c:	f3bf 8f4f 	dsb	sy
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	e00a      	b.n	80074bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d007      	beq.n	80074bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074ac:	4b39      	ldr	r3, [pc, #228]	@ (8007594 <xQueueGenericSend+0x200>)
 80074ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074b2:	601a      	str	r2, [r3, #0]
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074bc:	f002 f95e 	bl	800977c <vPortExitCritical>
				return pdPASS;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e063      	b.n	800758c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d103      	bne.n	80074d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074ca:	f002 f957 	bl	800977c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074ce:	2300      	movs	r3, #0
 80074d0:	e05c      	b.n	800758c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d106      	bne.n	80074e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074d8:	f107 0314 	add.w	r3, r7, #20
 80074dc:	4618      	mov	r0, r3
 80074de:	f001 f8a5 	bl	800862c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074e2:	2301      	movs	r3, #1
 80074e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074e6:	f002 f949 	bl	800977c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074ea:	f000 fe05 	bl	80080f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074ee:	f002 f915 	bl	800971c <vPortEnterCritical>
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074f8:	b25b      	sxtb	r3, r3
 80074fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074fe:	d103      	bne.n	8007508 <xQueueGenericSend+0x174>
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	2200      	movs	r2, #0
 8007504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800750e:	b25b      	sxtb	r3, r3
 8007510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007514:	d103      	bne.n	800751e <xQueueGenericSend+0x18a>
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	2200      	movs	r2, #0
 800751a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800751e:	f002 f92d 	bl	800977c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007522:	1d3a      	adds	r2, r7, #4
 8007524:	f107 0314 	add.w	r3, r7, #20
 8007528:	4611      	mov	r1, r2
 800752a:	4618      	mov	r0, r3
 800752c:	f001 f894 	bl	8008658 <xTaskCheckForTimeOut>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d124      	bne.n	8007580 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007536:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007538:	f000 faa6 	bl	8007a88 <prvIsQueueFull>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d018      	beq.n	8007574 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	3310      	adds	r3, #16
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	4611      	mov	r1, r2
 800754a:	4618      	mov	r0, r3
 800754c:	f000 ffb8 	bl	80084c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007550:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007552:	f000 fa31 	bl	80079b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007556:	f000 fddd 	bl	8008114 <xTaskResumeAll>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	f47f af7c 	bne.w	800745a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007562:	4b0c      	ldr	r3, [pc, #48]	@ (8007594 <xQueueGenericSend+0x200>)
 8007564:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007568:	601a      	str	r2, [r3, #0]
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	e772      	b.n	800745a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007574:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007576:	f000 fa1f 	bl	80079b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800757a:	f000 fdcb 	bl	8008114 <xTaskResumeAll>
 800757e:	e76c      	b.n	800745a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007580:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007582:	f000 fa19 	bl	80079b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007586:	f000 fdc5 	bl	8008114 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800758a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800758c:	4618      	mov	r0, r3
 800758e:	3738      	adds	r7, #56	@ 0x38
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	e000ed04 	.word	0xe000ed04

08007598 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b090      	sub	sp, #64	@ 0x40
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
 80075a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80075aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d10b      	bne.n	80075c8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80075b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b4:	f383 8811 	msr	BASEPRI, r3
 80075b8:	f3bf 8f6f 	isb	sy
 80075bc:	f3bf 8f4f 	dsb	sy
 80075c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075c2:	bf00      	nop
 80075c4:	bf00      	nop
 80075c6:	e7fd      	b.n	80075c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d103      	bne.n	80075d6 <xQueueGenericSendFromISR+0x3e>
 80075ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d101      	bne.n	80075da <xQueueGenericSendFromISR+0x42>
 80075d6:	2301      	movs	r3, #1
 80075d8:	e000      	b.n	80075dc <xQueueGenericSendFromISR+0x44>
 80075da:	2300      	movs	r3, #0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10b      	bne.n	80075f8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	e7fd      	b.n	80075f4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d103      	bne.n	8007606 <xQueueGenericSendFromISR+0x6e>
 80075fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007602:	2b01      	cmp	r3, #1
 8007604:	d101      	bne.n	800760a <xQueueGenericSendFromISR+0x72>
 8007606:	2301      	movs	r3, #1
 8007608:	e000      	b.n	800760c <xQueueGenericSendFromISR+0x74>
 800760a:	2300      	movs	r3, #0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d10b      	bne.n	8007628 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	623b      	str	r3, [r7, #32]
}
 8007622:	bf00      	nop
 8007624:	bf00      	nop
 8007626:	e7fd      	b.n	8007624 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007628:	f002 f93a 	bl	80098a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800762c:	f3ef 8211 	mrs	r2, BASEPRI
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	61fa      	str	r2, [r7, #28]
 8007642:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007644:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007646:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800764c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007650:	429a      	cmp	r2, r3
 8007652:	d302      	bcc.n	800765a <xQueueGenericSendFromISR+0xc2>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2b02      	cmp	r3, #2
 8007658:	d12f      	bne.n	80076ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800765a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007660:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007668:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	68b9      	ldr	r1, [r7, #8]
 800766e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007670:	f000 f912 	bl	8007898 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007674:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767c:	d112      	bne.n	80076a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800767e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007682:	2b00      	cmp	r3, #0
 8007684:	d016      	beq.n	80076b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007688:	3324      	adds	r3, #36	@ 0x24
 800768a:	4618      	mov	r0, r3
 800768c:	f000 ff6a 	bl	8008564 <xTaskRemoveFromEventList>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00e      	beq.n	80076b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00b      	beq.n	80076b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	e007      	b.n	80076b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80076a8:	3301      	adds	r3, #1
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	b25a      	sxtb	r2, r3
 80076ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80076b4:	2301      	movs	r3, #1
 80076b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80076b8:	e001      	b.n	80076be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076ba:	2300      	movs	r3, #0
 80076bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3740      	adds	r7, #64	@ 0x40
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b08c      	sub	sp, #48	@ 0x30
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80076e0:	2300      	movs	r3, #0
 80076e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d10b      	bne.n	8007706 <xQueueReceive+0x32>
	__asm volatile
 80076ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f2:	f383 8811 	msr	BASEPRI, r3
 80076f6:	f3bf 8f6f 	isb	sy
 80076fa:	f3bf 8f4f 	dsb	sy
 80076fe:	623b      	str	r3, [r7, #32]
}
 8007700:	bf00      	nop
 8007702:	bf00      	nop
 8007704:	e7fd      	b.n	8007702 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d103      	bne.n	8007714 <xQueueReceive+0x40>
 800770c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007710:	2b00      	cmp	r3, #0
 8007712:	d101      	bne.n	8007718 <xQueueReceive+0x44>
 8007714:	2301      	movs	r3, #1
 8007716:	e000      	b.n	800771a <xQueueReceive+0x46>
 8007718:	2300      	movs	r3, #0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10b      	bne.n	8007736 <xQueueReceive+0x62>
	__asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007722:	f383 8811 	msr	BASEPRI, r3
 8007726:	f3bf 8f6f 	isb	sy
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	61fb      	str	r3, [r7, #28]
}
 8007730:	bf00      	nop
 8007732:	bf00      	nop
 8007734:	e7fd      	b.n	8007732 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007736:	f001 f8d5 	bl	80088e4 <xTaskGetSchedulerState>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d102      	bne.n	8007746 <xQueueReceive+0x72>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <xQueueReceive+0x76>
 8007746:	2301      	movs	r3, #1
 8007748:	e000      	b.n	800774c <xQueueReceive+0x78>
 800774a:	2300      	movs	r3, #0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d10b      	bne.n	8007768 <xQueueReceive+0x94>
	__asm volatile
 8007750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
 8007760:	61bb      	str	r3, [r7, #24]
}
 8007762:	bf00      	nop
 8007764:	bf00      	nop
 8007766:	e7fd      	b.n	8007764 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007768:	f001 ffd8 	bl	800971c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007770:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007774:	2b00      	cmp	r3, #0
 8007776:	d01f      	beq.n	80077b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007778:	68b9      	ldr	r1, [r7, #8]
 800777a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800777c:	f000 f8f6 	bl	800796c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007782:	1e5a      	subs	r2, r3, #1
 8007784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007786:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00f      	beq.n	80077b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007792:	3310      	adds	r3, #16
 8007794:	4618      	mov	r0, r3
 8007796:	f000 fee5 	bl	8008564 <xTaskRemoveFromEventList>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d007      	beq.n	80077b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80077a0:	4b3c      	ldr	r3, [pc, #240]	@ (8007894 <xQueueReceive+0x1c0>)
 80077a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80077b0:	f001 ffe4 	bl	800977c <vPortExitCritical>
				return pdPASS;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e069      	b.n	800788c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d103      	bne.n	80077c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077be:	f001 ffdd 	bl	800977c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077c2:	2300      	movs	r3, #0
 80077c4:	e062      	b.n	800788c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d106      	bne.n	80077da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077cc:	f107 0310 	add.w	r3, r7, #16
 80077d0:	4618      	mov	r0, r3
 80077d2:	f000 ff2b 	bl	800862c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077d6:	2301      	movs	r3, #1
 80077d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077da:	f001 ffcf 	bl	800977c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077de:	f000 fc8b 	bl	80080f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077e2:	f001 ff9b 	bl	800971c <vPortEnterCritical>
 80077e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077ec:	b25b      	sxtb	r3, r3
 80077ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f2:	d103      	bne.n	80077fc <xQueueReceive+0x128>
 80077f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007802:	b25b      	sxtb	r3, r3
 8007804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007808:	d103      	bne.n	8007812 <xQueueReceive+0x13e>
 800780a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800780c:	2200      	movs	r2, #0
 800780e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007812:	f001 ffb3 	bl	800977c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007816:	1d3a      	adds	r2, r7, #4
 8007818:	f107 0310 	add.w	r3, r7, #16
 800781c:	4611      	mov	r1, r2
 800781e:	4618      	mov	r0, r3
 8007820:	f000 ff1a 	bl	8008658 <xTaskCheckForTimeOut>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d123      	bne.n	8007872 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800782a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800782c:	f000 f916 	bl	8007a5c <prvIsQueueEmpty>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d017      	beq.n	8007866 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007838:	3324      	adds	r3, #36	@ 0x24
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	4611      	mov	r1, r2
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fe3e 	bl	80084c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007844:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007846:	f000 f8b7 	bl	80079b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800784a:	f000 fc63 	bl	8008114 <xTaskResumeAll>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d189      	bne.n	8007768 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007854:	4b0f      	ldr	r3, [pc, #60]	@ (8007894 <xQueueReceive+0x1c0>)
 8007856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	f3bf 8f6f 	isb	sy
 8007864:	e780      	b.n	8007768 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007868:	f000 f8a6 	bl	80079b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800786c:	f000 fc52 	bl	8008114 <xTaskResumeAll>
 8007870:	e77a      	b.n	8007768 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007874:	f000 f8a0 	bl	80079b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007878:	f000 fc4c 	bl	8008114 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800787c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800787e:	f000 f8ed 	bl	8007a5c <prvIsQueueEmpty>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	f43f af6f 	beq.w	8007768 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800788a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800788c:	4618      	mov	r0, r3
 800788e:	3730      	adds	r7, #48	@ 0x30
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	e000ed04 	.word	0xe000ed04

08007898 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b086      	sub	sp, #24
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80078a4:	2300      	movs	r3, #0
 80078a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10d      	bne.n	80078d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d14d      	bne.n	800795a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f001 f82c 	bl	8008920 <xTaskPriorityDisinherit>
 80078c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	609a      	str	r2, [r3, #8]
 80078d0:	e043      	b.n	800795a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d119      	bne.n	800790c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6858      	ldr	r0, [r3, #4]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e0:	461a      	mov	r2, r3
 80078e2:	68b9      	ldr	r1, [r7, #8]
 80078e4:	f002 fff5 	bl	800a8d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f0:	441a      	add	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	685a      	ldr	r2, [r3, #4]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d32b      	bcc.n	800795a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	605a      	str	r2, [r3, #4]
 800790a:	e026      	b.n	800795a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	68d8      	ldr	r0, [r3, #12]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007914:	461a      	mov	r2, r3
 8007916:	68b9      	ldr	r1, [r7, #8]
 8007918:	f002 ffdb 	bl	800a8d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	68da      	ldr	r2, [r3, #12]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007924:	425b      	negs	r3, r3
 8007926:	441a      	add	r2, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	68da      	ldr	r2, [r3, #12]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	429a      	cmp	r2, r3
 8007936:	d207      	bcs.n	8007948 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	689a      	ldr	r2, [r3, #8]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007940:	425b      	negs	r3, r3
 8007942:	441a      	add	r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2b02      	cmp	r3, #2
 800794c:	d105      	bne.n	800795a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d002      	beq.n	800795a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	3b01      	subs	r3, #1
 8007958:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	1c5a      	adds	r2, r3, #1
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007962:	697b      	ldr	r3, [r7, #20]
}
 8007964:	4618      	mov	r0, r3
 8007966:	3718      	adds	r7, #24
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800797a:	2b00      	cmp	r3, #0
 800797c:	d018      	beq.n	80079b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68da      	ldr	r2, [r3, #12]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007986:	441a      	add	r2, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68da      	ldr	r2, [r3, #12]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	429a      	cmp	r2, r3
 8007996:	d303      	bcc.n	80079a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68d9      	ldr	r1, [r3, #12]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a8:	461a      	mov	r2, r3
 80079aa:	6838      	ldr	r0, [r7, #0]
 80079ac:	f002 ff91 	bl	800a8d2 <memcpy>
	}
}
 80079b0:	bf00      	nop
 80079b2:	3708      	adds	r7, #8
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80079c0:	f001 feac 	bl	800971c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079cc:	e011      	b.n	80079f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d012      	beq.n	80079fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	3324      	adds	r3, #36	@ 0x24
 80079da:	4618      	mov	r0, r3
 80079dc:	f000 fdc2 	bl	8008564 <xTaskRemoveFromEventList>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079e6:	f000 fe9b 	bl	8008720 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
 80079ec:	3b01      	subs	r3, #1
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	dce9      	bgt.n	80079ce <prvUnlockQueue+0x16>
 80079fa:	e000      	b.n	80079fe <prvUnlockQueue+0x46>
					break;
 80079fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	22ff      	movs	r2, #255	@ 0xff
 8007a02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007a06:	f001 feb9 	bl	800977c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a0a:	f001 fe87 	bl	800971c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a14:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a16:	e011      	b.n	8007a3c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d012      	beq.n	8007a46 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	3310      	adds	r3, #16
 8007a24:	4618      	mov	r0, r3
 8007a26:	f000 fd9d 	bl	8008564 <xTaskRemoveFromEventList>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d001      	beq.n	8007a34 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a30:	f000 fe76 	bl	8008720 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a34:	7bbb      	ldrb	r3, [r7, #14]
 8007a36:	3b01      	subs	r3, #1
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	dce9      	bgt.n	8007a18 <prvUnlockQueue+0x60>
 8007a44:	e000      	b.n	8007a48 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a46:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	22ff      	movs	r2, #255	@ 0xff
 8007a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007a50:	f001 fe94 	bl	800977c <vPortExitCritical>
}
 8007a54:	bf00      	nop
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a64:	f001 fe5a 	bl	800971c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d102      	bne.n	8007a76 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a70:	2301      	movs	r3, #1
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	e001      	b.n	8007a7a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a76:	2300      	movs	r3, #0
 8007a78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a7a:	f001 fe7f 	bl	800977c <vPortExitCritical>

	return xReturn;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a90:	f001 fe44 	bl	800971c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d102      	bne.n	8007aa6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	60fb      	str	r3, [r7, #12]
 8007aa4:	e001      	b.n	8007aaa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007aaa:	f001 fe67 	bl	800977c <vPortExitCritical>

	return xReturn;
 8007aae:	68fb      	ldr	r3, [r7, #12]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	e014      	b.n	8007af2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8007b04 <vQueueAddToRegistry+0x4c>)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d10b      	bne.n	8007aec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ad4:	490b      	ldr	r1, [pc, #44]	@ (8007b04 <vQueueAddToRegistry+0x4c>)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007ade:	4a09      	ldr	r2, [pc, #36]	@ (8007b04 <vQueueAddToRegistry+0x4c>)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	00db      	lsls	r3, r3, #3
 8007ae4:	4413      	add	r3, r2
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007aea:	e006      	b.n	8007afa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	3301      	adds	r3, #1
 8007af0:	60fb      	str	r3, [r7, #12]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2b07      	cmp	r3, #7
 8007af6:	d9e7      	bls.n	8007ac8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007af8:	bf00      	nop
 8007afa:	bf00      	nop
 8007afc:	3714      	adds	r7, #20
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bc80      	pop	{r7}
 8007b02:	4770      	bx	lr
 8007b04:	20000b40 	.word	0x20000b40

08007b08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b086      	sub	sp, #24
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	60f8      	str	r0, [r7, #12]
 8007b10:	60b9      	str	r1, [r7, #8]
 8007b12:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b18:	f001 fe00 	bl	800971c <vPortEnterCritical>
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b22:	b25b      	sxtb	r3, r3
 8007b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b28:	d103      	bne.n	8007b32 <vQueueWaitForMessageRestricted+0x2a>
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b38:	b25b      	sxtb	r3, r3
 8007b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3e:	d103      	bne.n	8007b48 <vQueueWaitForMessageRestricted+0x40>
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b48:	f001 fe18 	bl	800977c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d106      	bne.n	8007b62 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	3324      	adds	r3, #36	@ 0x24
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	68b9      	ldr	r1, [r7, #8]
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 fcd5 	bl	800850c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b62:	6978      	ldr	r0, [r7, #20]
 8007b64:	f7ff ff28 	bl	80079b8 <prvUnlockQueue>
	}
 8007b68:	bf00      	nop
 8007b6a:	3718      	adds	r7, #24
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b08e      	sub	sp, #56	@ 0x38
 8007b74:	af04      	add	r7, sp, #16
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d10b      	bne.n	8007b9c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	623b      	str	r3, [r7, #32]
}
 8007b96:	bf00      	nop
 8007b98:	bf00      	nop
 8007b9a:	e7fd      	b.n	8007b98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d10b      	bne.n	8007bba <xTaskCreateStatic+0x4a>
	__asm volatile
 8007ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba6:	f383 8811 	msr	BASEPRI, r3
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	f3bf 8f4f 	dsb	sy
 8007bb2:	61fb      	str	r3, [r7, #28]
}
 8007bb4:	bf00      	nop
 8007bb6:	bf00      	nop
 8007bb8:	e7fd      	b.n	8007bb6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007bba:	235c      	movs	r3, #92	@ 0x5c
 8007bbc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	2b5c      	cmp	r3, #92	@ 0x5c
 8007bc2:	d00b      	beq.n	8007bdc <xTaskCreateStatic+0x6c>
	__asm volatile
 8007bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc8:	f383 8811 	msr	BASEPRI, r3
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	61bb      	str	r3, [r7, #24]
}
 8007bd6:	bf00      	nop
 8007bd8:	bf00      	nop
 8007bda:	e7fd      	b.n	8007bd8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bdc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d01e      	beq.n	8007c22 <xTaskCreateStatic+0xb2>
 8007be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d01b      	beq.n	8007c22 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bf2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	9303      	str	r3, [sp, #12]
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	9302      	str	r3, [sp, #8]
 8007c04:	f107 0314 	add.w	r3, r7, #20
 8007c08:	9301      	str	r3, [sp, #4]
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	9300      	str	r3, [sp, #0]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	68b9      	ldr	r1, [r7, #8]
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f000 f850 	bl	8007cba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c1c:	f000 f8de 	bl	8007ddc <prvAddNewTaskToReadyList>
 8007c20:	e001      	b.n	8007c26 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007c22:	2300      	movs	r3, #0
 8007c24:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c26:	697b      	ldr	r3, [r7, #20]
	}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3728      	adds	r7, #40	@ 0x28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b08c      	sub	sp, #48	@ 0x30
 8007c34:	af04      	add	r7, sp, #16
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	603b      	str	r3, [r7, #0]
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c40:	88fb      	ldrh	r3, [r7, #6]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	4618      	mov	r0, r3
 8007c46:	f001 fe6b 	bl	8009920 <pvPortMalloc>
 8007c4a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00e      	beq.n	8007c70 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c52:	205c      	movs	r0, #92	@ 0x5c
 8007c54:	f001 fe64 	bl	8009920 <pvPortMalloc>
 8007c58:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c5a:	69fb      	ldr	r3, [r7, #28]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d003      	beq.n	8007c68 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	697a      	ldr	r2, [r7, #20]
 8007c64:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c66:	e005      	b.n	8007c74 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c68:	6978      	ldr	r0, [r7, #20]
 8007c6a:	f001 ff27 	bl	8009abc <vPortFree>
 8007c6e:	e001      	b.n	8007c74 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c70:	2300      	movs	r3, #0
 8007c72:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d017      	beq.n	8007caa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c82:	88fa      	ldrh	r2, [r7, #6]
 8007c84:	2300      	movs	r3, #0
 8007c86:	9303      	str	r3, [sp, #12]
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	9302      	str	r3, [sp, #8]
 8007c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8e:	9301      	str	r3, [sp, #4]
 8007c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c92:	9300      	str	r3, [sp, #0]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	68b9      	ldr	r1, [r7, #8]
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 f80e 	bl	8007cba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c9e:	69f8      	ldr	r0, [r7, #28]
 8007ca0:	f000 f89c 	bl	8007ddc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	61bb      	str	r3, [r7, #24]
 8007ca8:	e002      	b.n	8007cb0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007caa:	f04f 33ff 	mov.w	r3, #4294967295
 8007cae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007cb0:	69bb      	ldr	r3, [r7, #24]
	}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3720      	adds	r7, #32
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b088      	sub	sp, #32
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	60f8      	str	r0, [r7, #12]
 8007cc2:	60b9      	str	r1, [r7, #8]
 8007cc4:	607a      	str	r2, [r7, #4]
 8007cc6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	21a5      	movs	r1, #165	@ 0xa5
 8007cd4:	f002 fd6f 	bl	800a7b6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	009b      	lsls	r3, r3, #2
 8007ce6:	4413      	add	r3, r2
 8007ce8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	f023 0307 	bic.w	r3, r3, #7
 8007cf0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	f003 0307 	and.w	r3, r3, #7
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00b      	beq.n	8007d14 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d00:	f383 8811 	msr	BASEPRI, r3
 8007d04:	f3bf 8f6f 	isb	sy
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	617b      	str	r3, [r7, #20]
}
 8007d0e:	bf00      	nop
 8007d10:	bf00      	nop
 8007d12:	e7fd      	b.n	8007d10 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d01f      	beq.n	8007d5a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	61fb      	str	r3, [r7, #28]
 8007d1e:	e012      	b.n	8007d46 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	4413      	add	r3, r2
 8007d26:	7819      	ldrb	r1, [r3, #0]
 8007d28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	3334      	adds	r3, #52	@ 0x34
 8007d30:	460a      	mov	r2, r1
 8007d32:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d34:	68ba      	ldr	r2, [r7, #8]
 8007d36:	69fb      	ldr	r3, [r7, #28]
 8007d38:	4413      	add	r3, r2
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d006      	beq.n	8007d4e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	3301      	adds	r3, #1
 8007d44:	61fb      	str	r3, [r7, #28]
 8007d46:	69fb      	ldr	r3, [r7, #28]
 8007d48:	2b0f      	cmp	r3, #15
 8007d4a:	d9e9      	bls.n	8007d20 <prvInitialiseNewTask+0x66>
 8007d4c:	e000      	b.n	8007d50 <prvInitialiseNewTask+0x96>
			{
				break;
 8007d4e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d58:	e003      	b.n	8007d62 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d64:	2b37      	cmp	r3, #55	@ 0x37
 8007d66:	d901      	bls.n	8007d6c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d68:	2337      	movs	r3, #55	@ 0x37
 8007d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d70:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d76:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d80:	3304      	adds	r3, #4
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7ff f96b 	bl	800705e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8a:	3318      	adds	r3, #24
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7ff f966 	bl	800705e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007daa:	2200      	movs	r2, #0
 8007dac:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007db6:	683a      	ldr	r2, [r7, #0]
 8007db8:	68f9      	ldr	r1, [r7, #12]
 8007dba:	69b8      	ldr	r0, [r7, #24]
 8007dbc:	f001 fbc0 	bl	8009540 <pxPortInitialiseStack>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d002      	beq.n	8007dd2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dd2:	bf00      	nop
 8007dd4:	3720      	adds	r7, #32
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
	...

08007ddc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007de4:	f001 fc9a 	bl	800971c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007de8:	4b2d      	ldr	r3, [pc, #180]	@ (8007ea0 <prvAddNewTaskToReadyList+0xc4>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	3301      	adds	r3, #1
 8007dee:	4a2c      	ldr	r2, [pc, #176]	@ (8007ea0 <prvAddNewTaskToReadyList+0xc4>)
 8007df0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007df2:	4b2c      	ldr	r3, [pc, #176]	@ (8007ea4 <prvAddNewTaskToReadyList+0xc8>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d109      	bne.n	8007e0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007dfa:	4a2a      	ldr	r2, [pc, #168]	@ (8007ea4 <prvAddNewTaskToReadyList+0xc8>)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e00:	4b27      	ldr	r3, [pc, #156]	@ (8007ea0 <prvAddNewTaskToReadyList+0xc4>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d110      	bne.n	8007e2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e08:	f000 fcae 	bl	8008768 <prvInitialiseTaskLists>
 8007e0c:	e00d      	b.n	8007e2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e0e:	4b26      	ldr	r3, [pc, #152]	@ (8007ea8 <prvAddNewTaskToReadyList+0xcc>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d109      	bne.n	8007e2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e16:	4b23      	ldr	r3, [pc, #140]	@ (8007ea4 <prvAddNewTaskToReadyList+0xc8>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d802      	bhi.n	8007e2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e24:	4a1f      	ldr	r2, [pc, #124]	@ (8007ea4 <prvAddNewTaskToReadyList+0xc8>)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e2a:	4b20      	ldr	r3, [pc, #128]	@ (8007eac <prvAddNewTaskToReadyList+0xd0>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	4a1e      	ldr	r2, [pc, #120]	@ (8007eac <prvAddNewTaskToReadyList+0xd0>)
 8007e32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e34:	4b1d      	ldr	r3, [pc, #116]	@ (8007eac <prvAddNewTaskToReadyList+0xd0>)
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e40:	4b1b      	ldr	r3, [pc, #108]	@ (8007eb0 <prvAddNewTaskToReadyList+0xd4>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d903      	bls.n	8007e50 <prvAddNewTaskToReadyList+0x74>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4c:	4a18      	ldr	r2, [pc, #96]	@ (8007eb0 <prvAddNewTaskToReadyList+0xd4>)
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e54:	4613      	mov	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4413      	add	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4a15      	ldr	r2, [pc, #84]	@ (8007eb4 <prvAddNewTaskToReadyList+0xd8>)
 8007e5e:	441a      	add	r2, r3
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	3304      	adds	r3, #4
 8007e64:	4619      	mov	r1, r3
 8007e66:	4610      	mov	r0, r2
 8007e68:	f7ff f905 	bl	8007076 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e6c:	f001 fc86 	bl	800977c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e70:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea8 <prvAddNewTaskToReadyList+0xcc>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00e      	beq.n	8007e96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ea4 <prvAddNewTaskToReadyList+0xc8>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d207      	bcs.n	8007e96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e86:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb8 <prvAddNewTaskToReadyList+0xdc>)
 8007e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e8c:	601a      	str	r2, [r3, #0]
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e96:	bf00      	nop
 8007e98:	3708      	adds	r7, #8
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	20001054 	.word	0x20001054
 8007ea4:	20000b80 	.word	0x20000b80
 8007ea8:	20001060 	.word	0x20001060
 8007eac:	20001070 	.word	0x20001070
 8007eb0:	2000105c 	.word	0x2000105c
 8007eb4:	20000b84 	.word	0x20000b84
 8007eb8:	e000ed04 	.word	0xe000ed04

08007ebc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b08a      	sub	sp, #40	@ 0x28
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10b      	bne.n	8007ee8 <vTaskDelayUntil+0x2c>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	617b      	str	r3, [r7, #20]
}
 8007ee2:	bf00      	nop
 8007ee4:	bf00      	nop
 8007ee6:	e7fd      	b.n	8007ee4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d10b      	bne.n	8007f06 <vTaskDelayUntil+0x4a>
	__asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	613b      	str	r3, [r7, #16]
}
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop
 8007f04:	e7fd      	b.n	8007f02 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8007f06:	4b2a      	ldr	r3, [pc, #168]	@ (8007fb0 <vTaskDelayUntil+0xf4>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00b      	beq.n	8007f26 <vTaskDelayUntil+0x6a>
	__asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	60fb      	str	r3, [r7, #12]
}
 8007f20:	bf00      	nop
 8007f22:	bf00      	nop
 8007f24:	e7fd      	b.n	8007f22 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8007f26:	f000 f8e7 	bl	80080f8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007f2a:	4b22      	ldr	r3, [pc, #136]	@ (8007fb4 <vTaskDelayUntil+0xf8>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	683a      	ldr	r2, [r7, #0]
 8007f36:	4413      	add	r3, r2
 8007f38:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	6a3a      	ldr	r2, [r7, #32]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d20b      	bcs.n	8007f5c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	69fa      	ldr	r2, [r7, #28]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d211      	bcs.n	8007f72 <vTaskDelayUntil+0xb6>
 8007f4e:	69fa      	ldr	r2, [r7, #28]
 8007f50:	6a3b      	ldr	r3, [r7, #32]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d90d      	bls.n	8007f72 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007f56:	2301      	movs	r3, #1
 8007f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f5a:	e00a      	b.n	8007f72 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d303      	bcc.n	8007f6e <vTaskDelayUntil+0xb2>
 8007f66:	69fa      	ldr	r2, [r7, #28]
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d901      	bls.n	8007f72 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	69fa      	ldr	r2, [r7, #28]
 8007f76:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d006      	beq.n	8007f8c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007f7e:	69fa      	ldr	r2, [r7, #28]
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	1ad3      	subs	r3, r2, r3
 8007f84:	2100      	movs	r1, #0
 8007f86:	4618      	mov	r0, r3
 8007f88:	f000 ff2e 	bl	8008de8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007f8c:	f000 f8c2 	bl	8008114 <xTaskResumeAll>
 8007f90:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d107      	bne.n	8007fa8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8007f98:	4b07      	ldr	r3, [pc, #28]	@ (8007fb8 <vTaskDelayUntil+0xfc>)
 8007f9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	f3bf 8f4f 	dsb	sy
 8007fa4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fa8:	bf00      	nop
 8007faa:	3728      	adds	r7, #40	@ 0x28
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	2000107c 	.word	0x2000107c
 8007fb4:	20001058 	.word	0x20001058
 8007fb8:	e000ed04 	.word	0xe000ed04

08007fbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d018      	beq.n	8008000 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007fce:	4b14      	ldr	r3, [pc, #80]	@ (8008020 <vTaskDelay+0x64>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00b      	beq.n	8007fee <vTaskDelay+0x32>
	__asm volatile
 8007fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fda:	f383 8811 	msr	BASEPRI, r3
 8007fde:	f3bf 8f6f 	isb	sy
 8007fe2:	f3bf 8f4f 	dsb	sy
 8007fe6:	60bb      	str	r3, [r7, #8]
}
 8007fe8:	bf00      	nop
 8007fea:	bf00      	nop
 8007fec:	e7fd      	b.n	8007fea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007fee:	f000 f883 	bl	80080f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ff2:	2100      	movs	r1, #0
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 fef7 	bl	8008de8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ffa:	f000 f88b 	bl	8008114 <xTaskResumeAll>
 8007ffe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d107      	bne.n	8008016 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008006:	4b07      	ldr	r3, [pc, #28]	@ (8008024 <vTaskDelay+0x68>)
 8008008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800800c:	601a      	str	r2, [r3, #0]
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008016:	bf00      	nop
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	2000107c 	.word	0x2000107c
 8008024:	e000ed04 	.word	0xe000ed04

08008028 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b08a      	sub	sp, #40	@ 0x28
 800802c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800802e:	2300      	movs	r3, #0
 8008030:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008032:	2300      	movs	r3, #0
 8008034:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008036:	463a      	mov	r2, r7
 8008038:	1d39      	adds	r1, r7, #4
 800803a:	f107 0308 	add.w	r3, r7, #8
 800803e:	4618      	mov	r0, r3
 8008040:	f7fe ffbc 	bl	8006fbc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008044:	6839      	ldr	r1, [r7, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	68ba      	ldr	r2, [r7, #8]
 800804a:	9202      	str	r2, [sp, #8]
 800804c:	9301      	str	r3, [sp, #4]
 800804e:	2300      	movs	r3, #0
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	2300      	movs	r3, #0
 8008054:	460a      	mov	r2, r1
 8008056:	4922      	ldr	r1, [pc, #136]	@ (80080e0 <vTaskStartScheduler+0xb8>)
 8008058:	4822      	ldr	r0, [pc, #136]	@ (80080e4 <vTaskStartScheduler+0xbc>)
 800805a:	f7ff fd89 	bl	8007b70 <xTaskCreateStatic>
 800805e:	4603      	mov	r3, r0
 8008060:	4a21      	ldr	r2, [pc, #132]	@ (80080e8 <vTaskStartScheduler+0xc0>)
 8008062:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008064:	4b20      	ldr	r3, [pc, #128]	@ (80080e8 <vTaskStartScheduler+0xc0>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800806c:	2301      	movs	r3, #1
 800806e:	617b      	str	r3, [r7, #20]
 8008070:	e001      	b.n	8008076 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008072:	2300      	movs	r3, #0
 8008074:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2b01      	cmp	r3, #1
 800807a:	d102      	bne.n	8008082 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800807c:	f000 ff08 	bl	8008e90 <xTimerCreateTimerTask>
 8008080:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d116      	bne.n	80080b6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800808c:	f383 8811 	msr	BASEPRI, r3
 8008090:	f3bf 8f6f 	isb	sy
 8008094:	f3bf 8f4f 	dsb	sy
 8008098:	613b      	str	r3, [r7, #16]
}
 800809a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800809c:	4b13      	ldr	r3, [pc, #76]	@ (80080ec <vTaskStartScheduler+0xc4>)
 800809e:	f04f 32ff 	mov.w	r2, #4294967295
 80080a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080a4:	4b12      	ldr	r3, [pc, #72]	@ (80080f0 <vTaskStartScheduler+0xc8>)
 80080a6:	2201      	movs	r2, #1
 80080a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080aa:	4b12      	ldr	r3, [pc, #72]	@ (80080f4 <vTaskStartScheduler+0xcc>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080b0:	f001 fac2 	bl	8009638 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080b4:	e00f      	b.n	80080d6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080bc:	d10b      	bne.n	80080d6 <vTaskStartScheduler+0xae>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	60fb      	str	r3, [r7, #12]
}
 80080d0:	bf00      	nop
 80080d2:	bf00      	nop
 80080d4:	e7fd      	b.n	80080d2 <vTaskStartScheduler+0xaa>
}
 80080d6:	bf00      	nop
 80080d8:	3718      	adds	r7, #24
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	0800c640 	.word	0x0800c640
 80080e4:	08008739 	.word	0x08008739
 80080e8:	20001078 	.word	0x20001078
 80080ec:	20001074 	.word	0x20001074
 80080f0:	20001060 	.word	0x20001060
 80080f4:	20001058 	.word	0x20001058

080080f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080f8:	b480      	push	{r7}
 80080fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80080fc:	4b04      	ldr	r3, [pc, #16]	@ (8008110 <vTaskSuspendAll+0x18>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3301      	adds	r3, #1
 8008102:	4a03      	ldr	r2, [pc, #12]	@ (8008110 <vTaskSuspendAll+0x18>)
 8008104:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008106:	bf00      	nop
 8008108:	46bd      	mov	sp, r7
 800810a:	bc80      	pop	{r7}
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	2000107c 	.word	0x2000107c

08008114 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800811e:	2300      	movs	r3, #0
 8008120:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008122:	4b42      	ldr	r3, [pc, #264]	@ (800822c <xTaskResumeAll+0x118>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10b      	bne.n	8008142 <xTaskResumeAll+0x2e>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	603b      	str	r3, [r7, #0]
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	e7fd      	b.n	800813e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008142:	f001 faeb 	bl	800971c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008146:	4b39      	ldr	r3, [pc, #228]	@ (800822c <xTaskResumeAll+0x118>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3b01      	subs	r3, #1
 800814c:	4a37      	ldr	r2, [pc, #220]	@ (800822c <xTaskResumeAll+0x118>)
 800814e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008150:	4b36      	ldr	r3, [pc, #216]	@ (800822c <xTaskResumeAll+0x118>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d162      	bne.n	800821e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008158:	4b35      	ldr	r3, [pc, #212]	@ (8008230 <xTaskResumeAll+0x11c>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d05e      	beq.n	800821e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008160:	e02f      	b.n	80081c2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008162:	4b34      	ldr	r3, [pc, #208]	@ (8008234 <xTaskResumeAll+0x120>)
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	3318      	adds	r3, #24
 800816e:	4618      	mov	r0, r3
 8008170:	f7fe ffdc 	bl	800712c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3304      	adds	r3, #4
 8008178:	4618      	mov	r0, r3
 800817a:	f7fe ffd7 	bl	800712c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008182:	4b2d      	ldr	r3, [pc, #180]	@ (8008238 <xTaskResumeAll+0x124>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	429a      	cmp	r2, r3
 8008188:	d903      	bls.n	8008192 <xTaskResumeAll+0x7e>
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818e:	4a2a      	ldr	r2, [pc, #168]	@ (8008238 <xTaskResumeAll+0x124>)
 8008190:	6013      	str	r3, [r2, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008196:	4613      	mov	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4413      	add	r3, r2
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	4a27      	ldr	r2, [pc, #156]	@ (800823c <xTaskResumeAll+0x128>)
 80081a0:	441a      	add	r2, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	3304      	adds	r3, #4
 80081a6:	4619      	mov	r1, r3
 80081a8:	4610      	mov	r0, r2
 80081aa:	f7fe ff64 	bl	8007076 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b2:	4b23      	ldr	r3, [pc, #140]	@ (8008240 <xTaskResumeAll+0x12c>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d302      	bcc.n	80081c2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80081bc:	4b21      	ldr	r3, [pc, #132]	@ (8008244 <xTaskResumeAll+0x130>)
 80081be:	2201      	movs	r2, #1
 80081c0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081c2:	4b1c      	ldr	r3, [pc, #112]	@ (8008234 <xTaskResumeAll+0x120>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d1cb      	bne.n	8008162 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d001      	beq.n	80081d4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081d0:	f000 fb68 	bl	80088a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80081d4:	4b1c      	ldr	r3, [pc, #112]	@ (8008248 <xTaskResumeAll+0x134>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d010      	beq.n	8008202 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081e0:	f000 f856 	bl	8008290 <xTaskIncrementTick>
 80081e4:	4603      	mov	r3, r0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d002      	beq.n	80081f0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80081ea:	4b16      	ldr	r3, [pc, #88]	@ (8008244 <xTaskResumeAll+0x130>)
 80081ec:	2201      	movs	r2, #1
 80081ee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	3b01      	subs	r3, #1
 80081f4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1f1      	bne.n	80081e0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80081fc:	4b12      	ldr	r3, [pc, #72]	@ (8008248 <xTaskResumeAll+0x134>)
 80081fe:	2200      	movs	r2, #0
 8008200:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008202:	4b10      	ldr	r3, [pc, #64]	@ (8008244 <xTaskResumeAll+0x130>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d009      	beq.n	800821e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800820a:	2301      	movs	r3, #1
 800820c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800820e:	4b0f      	ldr	r3, [pc, #60]	@ (800824c <xTaskResumeAll+0x138>)
 8008210:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008214:	601a      	str	r2, [r3, #0]
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800821e:	f001 faad 	bl	800977c <vPortExitCritical>

	return xAlreadyYielded;
 8008222:	68bb      	ldr	r3, [r7, #8]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	2000107c 	.word	0x2000107c
 8008230:	20001054 	.word	0x20001054
 8008234:	20001014 	.word	0x20001014
 8008238:	2000105c 	.word	0x2000105c
 800823c:	20000b84 	.word	0x20000b84
 8008240:	20000b80 	.word	0x20000b80
 8008244:	20001068 	.word	0x20001068
 8008248:	20001064 	.word	0x20001064
 800824c:	e000ed04 	.word	0xe000ed04

08008250 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008256:	4b04      	ldr	r3, [pc, #16]	@ (8008268 <xTaskGetTickCount+0x18>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800825c:	687b      	ldr	r3, [r7, #4]
}
 800825e:	4618      	mov	r0, r3
 8008260:	370c      	adds	r7, #12
 8008262:	46bd      	mov	sp, r7
 8008264:	bc80      	pop	{r7}
 8008266:	4770      	bx	lr
 8008268:	20001058 	.word	0x20001058

0800826c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008272:	f001 fb15 	bl	80098a0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008276:	2300      	movs	r3, #0
 8008278:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800827a:	4b04      	ldr	r3, [pc, #16]	@ (800828c <xTaskGetTickCountFromISR+0x20>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008280:	683b      	ldr	r3, [r7, #0]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	20001058 	.word	0x20001058

08008290 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b086      	sub	sp, #24
 8008294:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008296:	2300      	movs	r3, #0
 8008298:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800829a:	4b4f      	ldr	r3, [pc, #316]	@ (80083d8 <xTaskIncrementTick+0x148>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f040 8090 	bne.w	80083c4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80082a4:	4b4d      	ldr	r3, [pc, #308]	@ (80083dc <xTaskIncrementTick+0x14c>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	3301      	adds	r3, #1
 80082aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80082ac:	4a4b      	ldr	r2, [pc, #300]	@ (80083dc <xTaskIncrementTick+0x14c>)
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d121      	bne.n	80082fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80082b8:	4b49      	ldr	r3, [pc, #292]	@ (80083e0 <xTaskIncrementTick+0x150>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00b      	beq.n	80082da <xTaskIncrementTick+0x4a>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	603b      	str	r3, [r7, #0]
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop
 80082d8:	e7fd      	b.n	80082d6 <xTaskIncrementTick+0x46>
 80082da:	4b41      	ldr	r3, [pc, #260]	@ (80083e0 <xTaskIncrementTick+0x150>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	60fb      	str	r3, [r7, #12]
 80082e0:	4b40      	ldr	r3, [pc, #256]	@ (80083e4 <xTaskIncrementTick+0x154>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a3e      	ldr	r2, [pc, #248]	@ (80083e0 <xTaskIncrementTick+0x150>)
 80082e6:	6013      	str	r3, [r2, #0]
 80082e8:	4a3e      	ldr	r2, [pc, #248]	@ (80083e4 <xTaskIncrementTick+0x154>)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	4b3e      	ldr	r3, [pc, #248]	@ (80083e8 <xTaskIncrementTick+0x158>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	3301      	adds	r3, #1
 80082f4:	4a3c      	ldr	r2, [pc, #240]	@ (80083e8 <xTaskIncrementTick+0x158>)
 80082f6:	6013      	str	r3, [r2, #0]
 80082f8:	f000 fad4 	bl	80088a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082fc:	4b3b      	ldr	r3, [pc, #236]	@ (80083ec <xTaskIncrementTick+0x15c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	429a      	cmp	r2, r3
 8008304:	d349      	bcc.n	800839a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008306:	4b36      	ldr	r3, [pc, #216]	@ (80083e0 <xTaskIncrementTick+0x150>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d104      	bne.n	800831a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008310:	4b36      	ldr	r3, [pc, #216]	@ (80083ec <xTaskIncrementTick+0x15c>)
 8008312:	f04f 32ff 	mov.w	r2, #4294967295
 8008316:	601a      	str	r2, [r3, #0]
					break;
 8008318:	e03f      	b.n	800839a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800831a:	4b31      	ldr	r3, [pc, #196]	@ (80083e0 <xTaskIncrementTick+0x150>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	68db      	ldr	r3, [r3, #12]
 8008322:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800832a:	693a      	ldr	r2, [r7, #16]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	429a      	cmp	r2, r3
 8008330:	d203      	bcs.n	800833a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008332:	4a2e      	ldr	r2, [pc, #184]	@ (80083ec <xTaskIncrementTick+0x15c>)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008338:	e02f      	b.n	800839a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	3304      	adds	r3, #4
 800833e:	4618      	mov	r0, r3
 8008340:	f7fe fef4 	bl	800712c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008348:	2b00      	cmp	r3, #0
 800834a:	d004      	beq.n	8008356 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	3318      	adds	r3, #24
 8008350:	4618      	mov	r0, r3
 8008352:	f7fe feeb 	bl	800712c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800835a:	4b25      	ldr	r3, [pc, #148]	@ (80083f0 <xTaskIncrementTick+0x160>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	429a      	cmp	r2, r3
 8008360:	d903      	bls.n	800836a <xTaskIncrementTick+0xda>
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008366:	4a22      	ldr	r2, [pc, #136]	@ (80083f0 <xTaskIncrementTick+0x160>)
 8008368:	6013      	str	r3, [r2, #0]
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836e:	4613      	mov	r3, r2
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	4413      	add	r3, r2
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	4a1f      	ldr	r2, [pc, #124]	@ (80083f4 <xTaskIncrementTick+0x164>)
 8008378:	441a      	add	r2, r3
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	3304      	adds	r3, #4
 800837e:	4619      	mov	r1, r3
 8008380:	4610      	mov	r0, r2
 8008382:	f7fe fe78 	bl	8007076 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800838a:	4b1b      	ldr	r3, [pc, #108]	@ (80083f8 <xTaskIncrementTick+0x168>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008390:	429a      	cmp	r2, r3
 8008392:	d3b8      	bcc.n	8008306 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008394:	2301      	movs	r3, #1
 8008396:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008398:	e7b5      	b.n	8008306 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800839a:	4b17      	ldr	r3, [pc, #92]	@ (80083f8 <xTaskIncrementTick+0x168>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083a0:	4914      	ldr	r1, [pc, #80]	@ (80083f4 <xTaskIncrementTick+0x164>)
 80083a2:	4613      	mov	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4413      	add	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	440b      	add	r3, r1
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d901      	bls.n	80083b6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80083b2:	2301      	movs	r3, #1
 80083b4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80083b6:	4b11      	ldr	r3, [pc, #68]	@ (80083fc <xTaskIncrementTick+0x16c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d007      	beq.n	80083ce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80083be:	2301      	movs	r3, #1
 80083c0:	617b      	str	r3, [r7, #20]
 80083c2:	e004      	b.n	80083ce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80083c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008400 <xTaskIncrementTick+0x170>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3301      	adds	r3, #1
 80083ca:	4a0d      	ldr	r2, [pc, #52]	@ (8008400 <xTaskIncrementTick+0x170>)
 80083cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80083ce:	697b      	ldr	r3, [r7, #20]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3718      	adds	r7, #24
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	2000107c 	.word	0x2000107c
 80083dc:	20001058 	.word	0x20001058
 80083e0:	2000100c 	.word	0x2000100c
 80083e4:	20001010 	.word	0x20001010
 80083e8:	2000106c 	.word	0x2000106c
 80083ec:	20001074 	.word	0x20001074
 80083f0:	2000105c 	.word	0x2000105c
 80083f4:	20000b84 	.word	0x20000b84
 80083f8:	20000b80 	.word	0x20000b80
 80083fc:	20001068 	.word	0x20001068
 8008400:	20001064 	.word	0x20001064

08008404 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800840a:	4b28      	ldr	r3, [pc, #160]	@ (80084ac <vTaskSwitchContext+0xa8>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d003      	beq.n	800841a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008412:	4b27      	ldr	r3, [pc, #156]	@ (80084b0 <vTaskSwitchContext+0xac>)
 8008414:	2201      	movs	r2, #1
 8008416:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008418:	e042      	b.n	80084a0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800841a:	4b25      	ldr	r3, [pc, #148]	@ (80084b0 <vTaskSwitchContext+0xac>)
 800841c:	2200      	movs	r2, #0
 800841e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008420:	4b24      	ldr	r3, [pc, #144]	@ (80084b4 <vTaskSwitchContext+0xb0>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	e011      	b.n	800844c <vTaskSwitchContext+0x48>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10b      	bne.n	8008446 <vTaskSwitchContext+0x42>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	607b      	str	r3, [r7, #4]
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	e7fd      	b.n	8008442 <vTaskSwitchContext+0x3e>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	3b01      	subs	r3, #1
 800844a:	60fb      	str	r3, [r7, #12]
 800844c:	491a      	ldr	r1, [pc, #104]	@ (80084b8 <vTaskSwitchContext+0xb4>)
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	4613      	mov	r3, r2
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	4413      	add	r3, r2
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	440b      	add	r3, r1
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d0e3      	beq.n	8008428 <vTaskSwitchContext+0x24>
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	4613      	mov	r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	4413      	add	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4a13      	ldr	r2, [pc, #76]	@ (80084b8 <vTaskSwitchContext+0xb4>)
 800846c:	4413      	add	r3, r2
 800846e:	60bb      	str	r3, [r7, #8]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	605a      	str	r2, [r3, #4]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	685a      	ldr	r2, [r3, #4]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	3308      	adds	r3, #8
 8008482:	429a      	cmp	r2, r3
 8008484:	d104      	bne.n	8008490 <vTaskSwitchContext+0x8c>
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	605a      	str	r2, [r3, #4]
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	68db      	ldr	r3, [r3, #12]
 8008496:	4a09      	ldr	r2, [pc, #36]	@ (80084bc <vTaskSwitchContext+0xb8>)
 8008498:	6013      	str	r3, [r2, #0]
 800849a:	4a06      	ldr	r2, [pc, #24]	@ (80084b4 <vTaskSwitchContext+0xb0>)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6013      	str	r3, [r2, #0]
}
 80084a0:	bf00      	nop
 80084a2:	3714      	adds	r7, #20
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bc80      	pop	{r7}
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	2000107c 	.word	0x2000107c
 80084b0:	20001068 	.word	0x20001068
 80084b4:	2000105c 	.word	0x2000105c
 80084b8:	20000b84 	.word	0x20000b84
 80084bc:	20000b80 	.word	0x20000b80

080084c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d10b      	bne.n	80084e8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	60fb      	str	r3, [r7, #12]
}
 80084e2:	bf00      	nop
 80084e4:	bf00      	nop
 80084e6:	e7fd      	b.n	80084e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084e8:	4b07      	ldr	r3, [pc, #28]	@ (8008508 <vTaskPlaceOnEventList+0x48>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3318      	adds	r3, #24
 80084ee:	4619      	mov	r1, r3
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f7fe fde3 	bl	80070bc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084f6:	2101      	movs	r1, #1
 80084f8:	6838      	ldr	r0, [r7, #0]
 80084fa:	f000 fc75 	bl	8008de8 <prvAddCurrentTaskToDelayedList>
}
 80084fe:	bf00      	nop
 8008500:	3710      	adds	r7, #16
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	20000b80 	.word	0x20000b80

0800850c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10b      	bne.n	8008536 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	617b      	str	r3, [r7, #20]
}
 8008530:	bf00      	nop
 8008532:	bf00      	nop
 8008534:	e7fd      	b.n	8008532 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008536:	4b0a      	ldr	r3, [pc, #40]	@ (8008560 <vTaskPlaceOnEventListRestricted+0x54>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3318      	adds	r3, #24
 800853c:	4619      	mov	r1, r3
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f7fe fd99 	bl	8007076 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d002      	beq.n	8008550 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800854a:	f04f 33ff 	mov.w	r3, #4294967295
 800854e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008550:	6879      	ldr	r1, [r7, #4]
 8008552:	68b8      	ldr	r0, [r7, #8]
 8008554:	f000 fc48 	bl	8008de8 <prvAddCurrentTaskToDelayedList>
	}
 8008558:	bf00      	nop
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	20000b80 	.word	0x20000b80

08008564 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10b      	bne.n	8008592 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800857a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857e:	f383 8811 	msr	BASEPRI, r3
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	f3bf 8f4f 	dsb	sy
 800858a:	60fb      	str	r3, [r7, #12]
}
 800858c:	bf00      	nop
 800858e:	bf00      	nop
 8008590:	e7fd      	b.n	800858e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	3318      	adds	r3, #24
 8008596:	4618      	mov	r0, r3
 8008598:	f7fe fdc8 	bl	800712c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800859c:	4b1d      	ldr	r3, [pc, #116]	@ (8008614 <xTaskRemoveFromEventList+0xb0>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d11d      	bne.n	80085e0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	3304      	adds	r3, #4
 80085a8:	4618      	mov	r0, r3
 80085aa:	f7fe fdbf 	bl	800712c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085b2:	4b19      	ldr	r3, [pc, #100]	@ (8008618 <xTaskRemoveFromEventList+0xb4>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d903      	bls.n	80085c2 <xTaskRemoveFromEventList+0x5e>
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085be:	4a16      	ldr	r2, [pc, #88]	@ (8008618 <xTaskRemoveFromEventList+0xb4>)
 80085c0:	6013      	str	r3, [r2, #0]
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085c6:	4613      	mov	r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	4413      	add	r3, r2
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	4a13      	ldr	r2, [pc, #76]	@ (800861c <xTaskRemoveFromEventList+0xb8>)
 80085d0:	441a      	add	r2, r3
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	3304      	adds	r3, #4
 80085d6:	4619      	mov	r1, r3
 80085d8:	4610      	mov	r0, r2
 80085da:	f7fe fd4c 	bl	8007076 <vListInsertEnd>
 80085de:	e005      	b.n	80085ec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	3318      	adds	r3, #24
 80085e4:	4619      	mov	r1, r3
 80085e6:	480e      	ldr	r0, [pc, #56]	@ (8008620 <xTaskRemoveFromEventList+0xbc>)
 80085e8:	f7fe fd45 	bl	8007076 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008624 <xTaskRemoveFromEventList+0xc0>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d905      	bls.n	8008606 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80085fa:	2301      	movs	r3, #1
 80085fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80085fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008628 <xTaskRemoveFromEventList+0xc4>)
 8008600:	2201      	movs	r2, #1
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e001      	b.n	800860a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008606:	2300      	movs	r3, #0
 8008608:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800860a:	697b      	ldr	r3, [r7, #20]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3718      	adds	r7, #24
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	2000107c 	.word	0x2000107c
 8008618:	2000105c 	.word	0x2000105c
 800861c:	20000b84 	.word	0x20000b84
 8008620:	20001014 	.word	0x20001014
 8008624:	20000b80 	.word	0x20000b80
 8008628:	20001068 	.word	0x20001068

0800862c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800862c:	b480      	push	{r7}
 800862e:	b083      	sub	sp, #12
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008634:	4b06      	ldr	r3, [pc, #24]	@ (8008650 <vTaskInternalSetTimeOutState+0x24>)
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800863c:	4b05      	ldr	r3, [pc, #20]	@ (8008654 <vTaskInternalSetTimeOutState+0x28>)
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	605a      	str	r2, [r3, #4]
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	bc80      	pop	{r7}
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop
 8008650:	2000106c 	.word	0x2000106c
 8008654:	20001058 	.word	0x20001058

08008658 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d10b      	bne.n	8008680 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866c:	f383 8811 	msr	BASEPRI, r3
 8008670:	f3bf 8f6f 	isb	sy
 8008674:	f3bf 8f4f 	dsb	sy
 8008678:	613b      	str	r3, [r7, #16]
}
 800867a:	bf00      	nop
 800867c:	bf00      	nop
 800867e:	e7fd      	b.n	800867c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d10b      	bne.n	800869e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800868a:	f383 8811 	msr	BASEPRI, r3
 800868e:	f3bf 8f6f 	isb	sy
 8008692:	f3bf 8f4f 	dsb	sy
 8008696:	60fb      	str	r3, [r7, #12]
}
 8008698:	bf00      	nop
 800869a:	bf00      	nop
 800869c:	e7fd      	b.n	800869a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800869e:	f001 f83d 	bl	800971c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80086a2:	4b1d      	ldr	r3, [pc, #116]	@ (8008718 <xTaskCheckForTimeOut+0xc0>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	69ba      	ldr	r2, [r7, #24]
 80086ae:	1ad3      	subs	r3, r2, r3
 80086b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ba:	d102      	bne.n	80086c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80086bc:	2300      	movs	r3, #0
 80086be:	61fb      	str	r3, [r7, #28]
 80086c0:	e023      	b.n	800870a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	4b15      	ldr	r3, [pc, #84]	@ (800871c <xTaskCheckForTimeOut+0xc4>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d007      	beq.n	80086de <xTaskCheckForTimeOut+0x86>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	69ba      	ldr	r2, [r7, #24]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d302      	bcc.n	80086de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80086d8:	2301      	movs	r3, #1
 80086da:	61fb      	str	r3, [r7, #28]
 80086dc:	e015      	b.n	800870a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	697a      	ldr	r2, [r7, #20]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d20b      	bcs.n	8008700 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	1ad2      	subs	r2, r2, r3
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7ff ff99 	bl	800862c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80086fa:	2300      	movs	r3, #0
 80086fc:	61fb      	str	r3, [r7, #28]
 80086fe:	e004      	b.n	800870a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	2200      	movs	r2, #0
 8008704:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008706:	2301      	movs	r3, #1
 8008708:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800870a:	f001 f837 	bl	800977c <vPortExitCritical>

	return xReturn;
 800870e:	69fb      	ldr	r3, [r7, #28]
}
 8008710:	4618      	mov	r0, r3
 8008712:	3720      	adds	r7, #32
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	20001058 	.word	0x20001058
 800871c:	2000106c 	.word	0x2000106c

08008720 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008720:	b480      	push	{r7}
 8008722:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008724:	4b03      	ldr	r3, [pc, #12]	@ (8008734 <vTaskMissedYield+0x14>)
 8008726:	2201      	movs	r2, #1
 8008728:	601a      	str	r2, [r3, #0]
}
 800872a:	bf00      	nop
 800872c:	46bd      	mov	sp, r7
 800872e:	bc80      	pop	{r7}
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	20001068 	.word	0x20001068

08008738 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008740:	f000 f852 	bl	80087e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008744:	4b06      	ldr	r3, [pc, #24]	@ (8008760 <prvIdleTask+0x28>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2b01      	cmp	r3, #1
 800874a:	d9f9      	bls.n	8008740 <prvIdleTask+0x8>
			{
				taskYIELD();
 800874c:	4b05      	ldr	r3, [pc, #20]	@ (8008764 <prvIdleTask+0x2c>)
 800874e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	f3bf 8f4f 	dsb	sy
 8008758:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800875c:	e7f0      	b.n	8008740 <prvIdleTask+0x8>
 800875e:	bf00      	nop
 8008760:	20000b84 	.word	0x20000b84
 8008764:	e000ed04 	.word	0xe000ed04

08008768 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800876e:	2300      	movs	r3, #0
 8008770:	607b      	str	r3, [r7, #4]
 8008772:	e00c      	b.n	800878e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	4613      	mov	r3, r2
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	4413      	add	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4a12      	ldr	r2, [pc, #72]	@ (80087c8 <prvInitialiseTaskLists+0x60>)
 8008780:	4413      	add	r3, r2
 8008782:	4618      	mov	r0, r3
 8008784:	f7fe fc4c 	bl	8007020 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	3301      	adds	r3, #1
 800878c:	607b      	str	r3, [r7, #4]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2b37      	cmp	r3, #55	@ 0x37
 8008792:	d9ef      	bls.n	8008774 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008794:	480d      	ldr	r0, [pc, #52]	@ (80087cc <prvInitialiseTaskLists+0x64>)
 8008796:	f7fe fc43 	bl	8007020 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800879a:	480d      	ldr	r0, [pc, #52]	@ (80087d0 <prvInitialiseTaskLists+0x68>)
 800879c:	f7fe fc40 	bl	8007020 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087a0:	480c      	ldr	r0, [pc, #48]	@ (80087d4 <prvInitialiseTaskLists+0x6c>)
 80087a2:	f7fe fc3d 	bl	8007020 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087a6:	480c      	ldr	r0, [pc, #48]	@ (80087d8 <prvInitialiseTaskLists+0x70>)
 80087a8:	f7fe fc3a 	bl	8007020 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087ac:	480b      	ldr	r0, [pc, #44]	@ (80087dc <prvInitialiseTaskLists+0x74>)
 80087ae:	f7fe fc37 	bl	8007020 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087b2:	4b0b      	ldr	r3, [pc, #44]	@ (80087e0 <prvInitialiseTaskLists+0x78>)
 80087b4:	4a05      	ldr	r2, [pc, #20]	@ (80087cc <prvInitialiseTaskLists+0x64>)
 80087b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087b8:	4b0a      	ldr	r3, [pc, #40]	@ (80087e4 <prvInitialiseTaskLists+0x7c>)
 80087ba:	4a05      	ldr	r2, [pc, #20]	@ (80087d0 <prvInitialiseTaskLists+0x68>)
 80087bc:	601a      	str	r2, [r3, #0]
}
 80087be:	bf00      	nop
 80087c0:	3708      	adds	r7, #8
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	20000b84 	.word	0x20000b84
 80087cc:	20000fe4 	.word	0x20000fe4
 80087d0:	20000ff8 	.word	0x20000ff8
 80087d4:	20001014 	.word	0x20001014
 80087d8:	20001028 	.word	0x20001028
 80087dc:	20001040 	.word	0x20001040
 80087e0:	2000100c 	.word	0x2000100c
 80087e4:	20001010 	.word	0x20001010

080087e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80087ee:	e019      	b.n	8008824 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80087f0:	f000 ff94 	bl	800971c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087f4:	4b10      	ldr	r3, [pc, #64]	@ (8008838 <prvCheckTasksWaitingTermination+0x50>)
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	3304      	adds	r3, #4
 8008800:	4618      	mov	r0, r3
 8008802:	f7fe fc93 	bl	800712c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008806:	4b0d      	ldr	r3, [pc, #52]	@ (800883c <prvCheckTasksWaitingTermination+0x54>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	3b01      	subs	r3, #1
 800880c:	4a0b      	ldr	r2, [pc, #44]	@ (800883c <prvCheckTasksWaitingTermination+0x54>)
 800880e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008810:	4b0b      	ldr	r3, [pc, #44]	@ (8008840 <prvCheckTasksWaitingTermination+0x58>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	3b01      	subs	r3, #1
 8008816:	4a0a      	ldr	r2, [pc, #40]	@ (8008840 <prvCheckTasksWaitingTermination+0x58>)
 8008818:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800881a:	f000 ffaf 	bl	800977c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 f810 	bl	8008844 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008824:	4b06      	ldr	r3, [pc, #24]	@ (8008840 <prvCheckTasksWaitingTermination+0x58>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1e1      	bne.n	80087f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800882c:	bf00      	nop
 800882e:	bf00      	nop
 8008830:	3708      	adds	r7, #8
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	20001028 	.word	0x20001028
 800883c:	20001054 	.word	0x20001054
 8008840:	2000103c 	.word	0x2000103c

08008844 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008852:	2b00      	cmp	r3, #0
 8008854:	d108      	bne.n	8008868 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885a:	4618      	mov	r0, r3
 800885c:	f001 f92e 	bl	8009abc <vPortFree>
				vPortFree( pxTCB );
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f001 f92b 	bl	8009abc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008866:	e019      	b.n	800889c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800886e:	2b01      	cmp	r3, #1
 8008870:	d103      	bne.n	800887a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f001 f922 	bl	8009abc <vPortFree>
	}
 8008878:	e010      	b.n	800889c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008880:	2b02      	cmp	r3, #2
 8008882:	d00b      	beq.n	800889c <prvDeleteTCB+0x58>
	__asm volatile
 8008884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008888:	f383 8811 	msr	BASEPRI, r3
 800888c:	f3bf 8f6f 	isb	sy
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	60fb      	str	r3, [r7, #12]
}
 8008896:	bf00      	nop
 8008898:	bf00      	nop
 800889a:	e7fd      	b.n	8008898 <prvDeleteTCB+0x54>
	}
 800889c:	bf00      	nop
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088aa:	4b0c      	ldr	r3, [pc, #48]	@ (80088dc <prvResetNextTaskUnblockTime+0x38>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d104      	bne.n	80088be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088b4:	4b0a      	ldr	r3, [pc, #40]	@ (80088e0 <prvResetNextTaskUnblockTime+0x3c>)
 80088b6:	f04f 32ff 	mov.w	r2, #4294967295
 80088ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80088bc:	e008      	b.n	80088d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088be:	4b07      	ldr	r3, [pc, #28]	@ (80088dc <prvResetNextTaskUnblockTime+0x38>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	4a04      	ldr	r2, [pc, #16]	@ (80088e0 <prvResetNextTaskUnblockTime+0x3c>)
 80088ce:	6013      	str	r3, [r2, #0]
}
 80088d0:	bf00      	nop
 80088d2:	370c      	adds	r7, #12
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bc80      	pop	{r7}
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	2000100c 	.word	0x2000100c
 80088e0:	20001074 	.word	0x20001074

080088e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80088ea:	4b0b      	ldr	r3, [pc, #44]	@ (8008918 <xTaskGetSchedulerState+0x34>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d102      	bne.n	80088f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80088f2:	2301      	movs	r3, #1
 80088f4:	607b      	str	r3, [r7, #4]
 80088f6:	e008      	b.n	800890a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088f8:	4b08      	ldr	r3, [pc, #32]	@ (800891c <xTaskGetSchedulerState+0x38>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d102      	bne.n	8008906 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008900:	2302      	movs	r3, #2
 8008902:	607b      	str	r3, [r7, #4]
 8008904:	e001      	b.n	800890a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008906:	2300      	movs	r3, #0
 8008908:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800890a:	687b      	ldr	r3, [r7, #4]
	}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	bc80      	pop	{r7}
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	20001060 	.word	0x20001060
 800891c:	2000107c 	.word	0x2000107c

08008920 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800892c:	2300      	movs	r3, #0
 800892e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d058      	beq.n	80089e8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008936:	4b2f      	ldr	r3, [pc, #188]	@ (80089f4 <xTaskPriorityDisinherit+0xd4>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	693a      	ldr	r2, [r7, #16]
 800893c:	429a      	cmp	r2, r3
 800893e:	d00b      	beq.n	8008958 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008944:	f383 8811 	msr	BASEPRI, r3
 8008948:	f3bf 8f6f 	isb	sy
 800894c:	f3bf 8f4f 	dsb	sy
 8008950:	60fb      	str	r3, [r7, #12]
}
 8008952:	bf00      	nop
 8008954:	bf00      	nop
 8008956:	e7fd      	b.n	8008954 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10b      	bne.n	8008978 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	60bb      	str	r3, [r7, #8]
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800897c:	1e5a      	subs	r2, r3, #1
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800898a:	429a      	cmp	r2, r3
 800898c:	d02c      	beq.n	80089e8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008992:	2b00      	cmp	r3, #0
 8008994:	d128      	bne.n	80089e8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	3304      	adds	r3, #4
 800899a:	4618      	mov	r0, r3
 800899c:	f7fe fbc6 	bl	800712c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089b8:	4b0f      	ldr	r3, [pc, #60]	@ (80089f8 <xTaskPriorityDisinherit+0xd8>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d903      	bls.n	80089c8 <xTaskPriorityDisinherit+0xa8>
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c4:	4a0c      	ldr	r2, [pc, #48]	@ (80089f8 <xTaskPriorityDisinherit+0xd8>)
 80089c6:	6013      	str	r3, [r2, #0]
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089cc:	4613      	mov	r3, r2
 80089ce:	009b      	lsls	r3, r3, #2
 80089d0:	4413      	add	r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4a09      	ldr	r2, [pc, #36]	@ (80089fc <xTaskPriorityDisinherit+0xdc>)
 80089d6:	441a      	add	r2, r3
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	3304      	adds	r3, #4
 80089dc:	4619      	mov	r1, r3
 80089de:	4610      	mov	r0, r2
 80089e0:	f7fe fb49 	bl	8007076 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80089e4:	2301      	movs	r3, #1
 80089e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80089e8:	697b      	ldr	r3, [r7, #20]
	}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3718      	adds	r7, #24
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20000b80 	.word	0x20000b80
 80089f8:	2000105c 	.word	0x2000105c
 80089fc:	20000b84 	.word	0x20000b84

08008a00 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008a0e:	f000 fe85 	bl	800971c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008a12:	4b26      	ldr	r3, [pc, #152]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2b02      	cmp	r3, #2
 8008a1e:	d01a      	beq.n	8008a56 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008a20:	4b22      	ldr	r3, [pc, #136]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	43d2      	mvns	r2, r2
 8008a2a:	400a      	ands	r2, r1
 8008a2c:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00b      	beq.n	8008a56 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008a3e:	2101      	movs	r1, #1
 8008a40:	6838      	ldr	r0, [r7, #0]
 8008a42:	f000 f9d1 	bl	8008de8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008a46:	4b1a      	ldr	r3, [pc, #104]	@ (8008ab0 <xTaskNotifyWait+0xb0>)
 8008a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008a56:	f000 fe91 	bl	800977c <vPortExitCritical>

		taskENTER_CRITICAL();
 8008a5a:	f000 fe5f 	bl	800971c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d004      	beq.n	8008a6e <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008a64:	4b11      	ldr	r3, [pc, #68]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d002      	beq.n	8008a82 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	617b      	str	r3, [r7, #20]
 8008a80:	e008      	b.n	8008a94 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008a82:	4b0a      	ldr	r3, [pc, #40]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	43d2      	mvns	r2, r2
 8008a8c:	400a      	ands	r2, r1
 8008a8e:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8008a90:	2301      	movs	r3, #1
 8008a92:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a94:	4b05      	ldr	r3, [pc, #20]	@ (8008aac <xTaskNotifyWait+0xac>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8008a9e:	f000 fe6d 	bl	800977c <vPortExitCritical>

		return xReturn;
 8008aa2:	697b      	ldr	r3, [r7, #20]
	}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3718      	adds	r7, #24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	20000b80 	.word	0x20000b80
 8008ab0:	e000ed04 	.word	0xe000ed04

08008ab4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b08a      	sub	sp, #40	@ 0x28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d10b      	bne.n	8008ae6 <xTaskGenericNotify+0x32>
	__asm volatile
 8008ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad2:	f383 8811 	msr	BASEPRI, r3
 8008ad6:	f3bf 8f6f 	isb	sy
 8008ada:	f3bf 8f4f 	dsb	sy
 8008ade:	61bb      	str	r3, [r7, #24]
}
 8008ae0:	bf00      	nop
 8008ae2:	bf00      	nop
 8008ae4:	e7fd      	b.n	8008ae2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008aea:	f000 fe17 	bl	800971c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d003      	beq.n	8008afc <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008af4:	6a3b      	ldr	r3, [r7, #32]
 8008af6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008afc:	6a3b      	ldr	r3, [r7, #32]
 8008afe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008b02:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8008b0c:	79fb      	ldrb	r3, [r7, #7]
 8008b0e:	2b04      	cmp	r3, #4
 8008b10:	d827      	bhi.n	8008b62 <xTaskGenericNotify+0xae>
 8008b12:	a201      	add	r2, pc, #4	@ (adr r2, 8008b18 <xTaskGenericNotify+0x64>)
 8008b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b18:	08008b85 	.word	0x08008b85
 8008b1c:	08008b2d 	.word	0x08008b2d
 8008b20:	08008b3b 	.word	0x08008b3b
 8008b24:	08008b47 	.word	0x08008b47
 8008b28:	08008b4f 	.word	0x08008b4f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008b2c:	6a3b      	ldr	r3, [r7, #32]
 8008b2e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	431a      	orrs	r2, r3
 8008b34:	6a3b      	ldr	r3, [r7, #32]
 8008b36:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008b38:	e027      	b.n	8008b8a <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008b3a:	6a3b      	ldr	r3, [r7, #32]
 8008b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b3e:	1c5a      	adds	r2, r3, #1
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008b44:	e021      	b.n	8008b8a <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008b46:	6a3b      	ldr	r3, [r7, #32]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008b4c:	e01d      	b.n	8008b8a <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008b4e:	7ffb      	ldrb	r3, [r7, #31]
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d003      	beq.n	8008b5c <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	68ba      	ldr	r2, [r7, #8]
 8008b58:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008b5a:	e016      	b.n	8008b8a <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008b60:	e013      	b.n	8008b8a <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008b62:	6a3b      	ldr	r3, [r7, #32]
 8008b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6a:	d00d      	beq.n	8008b88 <xTaskGenericNotify+0xd4>
	__asm volatile
 8008b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b70:	f383 8811 	msr	BASEPRI, r3
 8008b74:	f3bf 8f6f 	isb	sy
 8008b78:	f3bf 8f4f 	dsb	sy
 8008b7c:	617b      	str	r3, [r7, #20]
}
 8008b7e:	bf00      	nop
 8008b80:	bf00      	nop
 8008b82:	e7fd      	b.n	8008b80 <xTaskGenericNotify+0xcc>
					break;
 8008b84:	bf00      	nop
 8008b86:	e000      	b.n	8008b8a <xTaskGenericNotify+0xd6>

					break;
 8008b88:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008b8a:	7ffb      	ldrb	r3, [r7, #31]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d13b      	bne.n	8008c08 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b90:	6a3b      	ldr	r3, [r7, #32]
 8008b92:	3304      	adds	r3, #4
 8008b94:	4618      	mov	r0, r3
 8008b96:	f7fe fac9 	bl	800712c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8008c18 <xTaskGenericNotify+0x164>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d903      	bls.n	8008bae <xTaskGenericNotify+0xfa>
 8008ba6:	6a3b      	ldr	r3, [r7, #32]
 8008ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008baa:	4a1b      	ldr	r2, [pc, #108]	@ (8008c18 <xTaskGenericNotify+0x164>)
 8008bac:	6013      	str	r3, [r2, #0]
 8008bae:	6a3b      	ldr	r3, [r7, #32]
 8008bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	4413      	add	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4a18      	ldr	r2, [pc, #96]	@ (8008c1c <xTaskGenericNotify+0x168>)
 8008bbc:	441a      	add	r2, r3
 8008bbe:	6a3b      	ldr	r3, [r7, #32]
 8008bc0:	3304      	adds	r3, #4
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	f7fe fa56 	bl	8007076 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00b      	beq.n	8008bea <xTaskGenericNotify+0x136>
	__asm volatile
 8008bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd6:	f383 8811 	msr	BASEPRI, r3
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	f3bf 8f4f 	dsb	sy
 8008be2:	613b      	str	r3, [r7, #16]
}
 8008be4:	bf00      	nop
 8008be6:	bf00      	nop
 8008be8:	e7fd      	b.n	8008be6 <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bee:	4b0c      	ldr	r3, [pc, #48]	@ (8008c20 <xTaskGenericNotify+0x16c>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d907      	bls.n	8008c08 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8008c24 <xTaskGenericNotify+0x170>)
 8008bfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bfe:	601a      	str	r2, [r3, #0]
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008c08:	f000 fdb8 	bl	800977c <vPortExitCritical>

		return xReturn;
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3728      	adds	r7, #40	@ 0x28
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	2000105c 	.word	0x2000105c
 8008c1c:	20000b84 	.word	0x20000b84
 8008c20:	20000b80 	.word	0x20000b80
 8008c24:	e000ed04 	.word	0xe000ed04

08008c28 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b08e      	sub	sp, #56	@ 0x38
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	603b      	str	r3, [r7, #0]
 8008c34:	4613      	mov	r3, r2
 8008c36:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d10b      	bne.n	8008c5a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8008c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c46:	f383 8811 	msr	BASEPRI, r3
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008c54:	bf00      	nop
 8008c56:	bf00      	nop
 8008c58:	e7fd      	b.n	8008c56 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c5a:	f000 fe21 	bl	80098a0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8008c62:	f3ef 8211 	mrs	r2, BASEPRI
 8008c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	623a      	str	r2, [r7, #32]
 8008c78:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008c7a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d003      	beq.n	8008c8c <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c86:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c98:	2202      	movs	r2, #2
 8008c9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8008c9e:	79fb      	ldrb	r3, [r7, #7]
 8008ca0:	2b04      	cmp	r3, #4
 8008ca2:	d829      	bhi.n	8008cf8 <xTaskGenericNotifyFromISR+0xd0>
 8008ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8008cac <xTaskGenericNotifyFromISR+0x84>)
 8008ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008caa:	bf00      	nop
 8008cac:	08008d1b 	.word	0x08008d1b
 8008cb0:	08008cc1 	.word	0x08008cc1
 8008cb4:	08008ccf 	.word	0x08008ccf
 8008cb8:	08008cdb 	.word	0x08008cdb
 8008cbc:	08008ce3 	.word	0x08008ce3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	431a      	orrs	r2, r3
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cca:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008ccc:	e028      	b.n	8008d20 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008cd8:	e022      	b.n	8008d20 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	68ba      	ldr	r2, [r7, #8]
 8008cde:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008ce0:	e01e      	b.n	8008d20 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008ce2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d003      	beq.n	8008cf2 <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008cf0:	e016      	b.n	8008d20 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8008cf6:	e013      	b.n	8008d20 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d00:	d00d      	beq.n	8008d1e <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8008d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	61bb      	str	r3, [r7, #24]
}
 8008d14:	bf00      	nop
 8008d16:	bf00      	nop
 8008d18:	e7fd      	b.n	8008d16 <xTaskGenericNotifyFromISR+0xee>
					break;
 8008d1a:	bf00      	nop
 8008d1c:	e000      	b.n	8008d20 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8008d1e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008d20:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d147      	bne.n	8008db8 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d00b      	beq.n	8008d48 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8008d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d34:	f383 8811 	msr	BASEPRI, r3
 8008d38:	f3bf 8f6f 	isb	sy
 8008d3c:	f3bf 8f4f 	dsb	sy
 8008d40:	617b      	str	r3, [r7, #20]
}
 8008d42:	bf00      	nop
 8008d44:	bf00      	nop
 8008d46:	e7fd      	b.n	8008d44 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d48:	4b21      	ldr	r3, [pc, #132]	@ (8008dd0 <xTaskGenericNotifyFromISR+0x1a8>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d11d      	bne.n	8008d8c <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d52:	3304      	adds	r3, #4
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7fe f9e9 	bl	800712c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8008dd4 <xTaskGenericNotifyFromISR+0x1ac>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d903      	bls.n	8008d6e <xTaskGenericNotifyFromISR+0x146>
 8008d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8008dd4 <xTaskGenericNotifyFromISR+0x1ac>)
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d72:	4613      	mov	r3, r2
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	4a17      	ldr	r2, [pc, #92]	@ (8008dd8 <xTaskGenericNotifyFromISR+0x1b0>)
 8008d7c:	441a      	add	r2, r3
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d80:	3304      	adds	r3, #4
 8008d82:	4619      	mov	r1, r3
 8008d84:	4610      	mov	r0, r2
 8008d86:	f7fe f976 	bl	8007076 <vListInsertEnd>
 8008d8a:	e005      	b.n	8008d98 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d8e:	3318      	adds	r3, #24
 8008d90:	4619      	mov	r1, r3
 8008d92:	4812      	ldr	r0, [pc, #72]	@ (8008ddc <xTaskGenericNotifyFromISR+0x1b4>)
 8008d94:	f7fe f96f 	bl	8007076 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d9c:	4b10      	ldr	r3, [pc, #64]	@ (8008de0 <xTaskGenericNotifyFromISR+0x1b8>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d908      	bls.n	8008db8 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d002      	beq.n	8008db2 <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dae:	2201      	movs	r2, #1
 8008db0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008db2:	4b0c      	ldr	r3, [pc, #48]	@ (8008de4 <xTaskGenericNotifyFromISR+0x1bc>)
 8008db4:	2201      	movs	r2, #1
 8008db6:	601a      	str	r2, [r3, #0]
 8008db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dba:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f383 8811 	msr	BASEPRI, r3
}
 8008dc2:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8008dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3738      	adds	r7, #56	@ 0x38
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	2000107c 	.word	0x2000107c
 8008dd4:	2000105c 	.word	0x2000105c
 8008dd8:	20000b84 	.word	0x20000b84
 8008ddc:	20001014 	.word	0x20001014
 8008de0:	20000b80 	.word	0x20000b80
 8008de4:	20001068 	.word	0x20001068

08008de8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008df2:	4b21      	ldr	r3, [pc, #132]	@ (8008e78 <prvAddCurrentTaskToDelayedList+0x90>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008df8:	4b20      	ldr	r3, [pc, #128]	@ (8008e7c <prvAddCurrentTaskToDelayedList+0x94>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3304      	adds	r3, #4
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe f994 	bl	800712c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e0a:	d10a      	bne.n	8008e22 <prvAddCurrentTaskToDelayedList+0x3a>
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d007      	beq.n	8008e22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e12:	4b1a      	ldr	r3, [pc, #104]	@ (8008e7c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	3304      	adds	r3, #4
 8008e18:	4619      	mov	r1, r3
 8008e1a:	4819      	ldr	r0, [pc, #100]	@ (8008e80 <prvAddCurrentTaskToDelayedList+0x98>)
 8008e1c:	f7fe f92b 	bl	8007076 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008e20:	e026      	b.n	8008e70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008e22:	68fa      	ldr	r2, [r7, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4413      	add	r3, r2
 8008e28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008e2a:	4b14      	ldr	r3, [pc, #80]	@ (8008e7c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68ba      	ldr	r2, [r7, #8]
 8008e30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008e32:	68ba      	ldr	r2, [r7, #8]
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d209      	bcs.n	8008e4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e3a:	4b12      	ldr	r3, [pc, #72]	@ (8008e84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8008e7c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	3304      	adds	r3, #4
 8008e44:	4619      	mov	r1, r3
 8008e46:	4610      	mov	r0, r2
 8008e48:	f7fe f938 	bl	80070bc <vListInsert>
}
 8008e4c:	e010      	b.n	8008e70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8008e88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	4b0a      	ldr	r3, [pc, #40]	@ (8008e7c <prvAddCurrentTaskToDelayedList+0x94>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	3304      	adds	r3, #4
 8008e58:	4619      	mov	r1, r3
 8008e5a:	4610      	mov	r0, r2
 8008e5c:	f7fe f92e 	bl	80070bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008e60:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d202      	bcs.n	8008e70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008e6a:	4a08      	ldr	r2, [pc, #32]	@ (8008e8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	6013      	str	r3, [r2, #0]
}
 8008e70:	bf00      	nop
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	20001058 	.word	0x20001058
 8008e7c:	20000b80 	.word	0x20000b80
 8008e80:	20001040 	.word	0x20001040
 8008e84:	20001010 	.word	0x20001010
 8008e88:	2000100c 	.word	0x2000100c
 8008e8c:	20001074 	.word	0x20001074

08008e90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b08a      	sub	sp, #40	@ 0x28
 8008e94:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008e96:	2300      	movs	r3, #0
 8008e98:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008e9a:	f000 fb11 	bl	80094c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008e9e:	4b1d      	ldr	r3, [pc, #116]	@ (8008f14 <xTimerCreateTimerTask+0x84>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d021      	beq.n	8008eea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008eae:	1d3a      	adds	r2, r7, #4
 8008eb0:	f107 0108 	add.w	r1, r7, #8
 8008eb4:	f107 030c 	add.w	r3, r7, #12
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f7fe f897 	bl	8006fec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ebe:	6879      	ldr	r1, [r7, #4]
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	68fa      	ldr	r2, [r7, #12]
 8008ec4:	9202      	str	r2, [sp, #8]
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	2302      	movs	r3, #2
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	2300      	movs	r3, #0
 8008ece:	460a      	mov	r2, r1
 8008ed0:	4911      	ldr	r1, [pc, #68]	@ (8008f18 <xTimerCreateTimerTask+0x88>)
 8008ed2:	4812      	ldr	r0, [pc, #72]	@ (8008f1c <xTimerCreateTimerTask+0x8c>)
 8008ed4:	f7fe fe4c 	bl	8007b70 <xTaskCreateStatic>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	4a11      	ldr	r2, [pc, #68]	@ (8008f20 <xTimerCreateTimerTask+0x90>)
 8008edc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008ede:	4b10      	ldr	r3, [pc, #64]	@ (8008f20 <xTimerCreateTimerTask+0x90>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d001      	beq.n	8008eea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d10b      	bne.n	8008f08 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef4:	f383 8811 	msr	BASEPRI, r3
 8008ef8:	f3bf 8f6f 	isb	sy
 8008efc:	f3bf 8f4f 	dsb	sy
 8008f00:	613b      	str	r3, [r7, #16]
}
 8008f02:	bf00      	nop
 8008f04:	bf00      	nop
 8008f06:	e7fd      	b.n	8008f04 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008f08:	697b      	ldr	r3, [r7, #20]
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3718      	adds	r7, #24
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	200010b0 	.word	0x200010b0
 8008f18:	0800c648 	.word	0x0800c648
 8008f1c:	0800905d 	.word	0x0800905d
 8008f20:	200010b4 	.word	0x200010b4

08008f24 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b08a      	sub	sp, #40	@ 0x28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	607a      	str	r2, [r7, #4]
 8008f30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008f32:	2300      	movs	r3, #0
 8008f34:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10b      	bne.n	8008f54 <xTimerGenericCommand+0x30>
	__asm volatile
 8008f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	623b      	str	r3, [r7, #32]
}
 8008f4e:	bf00      	nop
 8008f50:	bf00      	nop
 8008f52:	e7fd      	b.n	8008f50 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008f54:	4b19      	ldr	r3, [pc, #100]	@ (8008fbc <xTimerGenericCommand+0x98>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d02a      	beq.n	8008fb2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b05      	cmp	r3, #5
 8008f6c:	dc18      	bgt.n	8008fa0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008f6e:	f7ff fcb9 	bl	80088e4 <xTaskGetSchedulerState>
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d109      	bne.n	8008f8c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008f78:	4b10      	ldr	r3, [pc, #64]	@ (8008fbc <xTimerGenericCommand+0x98>)
 8008f7a:	6818      	ldr	r0, [r3, #0]
 8008f7c:	f107 0110 	add.w	r1, r7, #16
 8008f80:	2300      	movs	r3, #0
 8008f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f84:	f7fe fa06 	bl	8007394 <xQueueGenericSend>
 8008f88:	6278      	str	r0, [r7, #36]	@ 0x24
 8008f8a:	e012      	b.n	8008fb2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8008fbc <xTimerGenericCommand+0x98>)
 8008f8e:	6818      	ldr	r0, [r3, #0]
 8008f90:	f107 0110 	add.w	r1, r7, #16
 8008f94:	2300      	movs	r3, #0
 8008f96:	2200      	movs	r2, #0
 8008f98:	f7fe f9fc 	bl	8007394 <xQueueGenericSend>
 8008f9c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008f9e:	e008      	b.n	8008fb2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008fa0:	4b06      	ldr	r3, [pc, #24]	@ (8008fbc <xTimerGenericCommand+0x98>)
 8008fa2:	6818      	ldr	r0, [r3, #0]
 8008fa4:	f107 0110 	add.w	r1, r7, #16
 8008fa8:	2300      	movs	r3, #0
 8008faa:	683a      	ldr	r2, [r7, #0]
 8008fac:	f7fe faf4 	bl	8007598 <xQueueGenericSendFromISR>
 8008fb0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3728      	adds	r7, #40	@ 0x28
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	200010b0 	.word	0x200010b0

08008fc0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b088      	sub	sp, #32
 8008fc4:	af02      	add	r7, sp, #8
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fca:	4b23      	ldr	r3, [pc, #140]	@ (8009058 <prvProcessExpiredTimer+0x98>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f7fe f8a7 	bl	800712c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fe4:	f003 0304 	and.w	r3, r3, #4
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d023      	beq.n	8009034 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	699a      	ldr	r2, [r3, #24]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	18d1      	adds	r1, r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	683a      	ldr	r2, [r7, #0]
 8008ff8:	6978      	ldr	r0, [r7, #20]
 8008ffa:	f000 f8d3 	bl	80091a4 <prvInsertTimerInActiveList>
 8008ffe:	4603      	mov	r3, r0
 8009000:	2b00      	cmp	r3, #0
 8009002:	d020      	beq.n	8009046 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009004:	2300      	movs	r3, #0
 8009006:	9300      	str	r3, [sp, #0]
 8009008:	2300      	movs	r3, #0
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	2100      	movs	r1, #0
 800900e:	6978      	ldr	r0, [r7, #20]
 8009010:	f7ff ff88 	bl	8008f24 <xTimerGenericCommand>
 8009014:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d114      	bne.n	8009046 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800901c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009020:	f383 8811 	msr	BASEPRI, r3
 8009024:	f3bf 8f6f 	isb	sy
 8009028:	f3bf 8f4f 	dsb	sy
 800902c:	60fb      	str	r3, [r7, #12]
}
 800902e:	bf00      	nop
 8009030:	bf00      	nop
 8009032:	e7fd      	b.n	8009030 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800903a:	f023 0301 	bic.w	r3, r3, #1
 800903e:	b2da      	uxtb	r2, r3
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	6a1b      	ldr	r3, [r3, #32]
 800904a:	6978      	ldr	r0, [r7, #20]
 800904c:	4798      	blx	r3
}
 800904e:	bf00      	nop
 8009050:	3718      	adds	r7, #24
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	200010a8 	.word	0x200010a8

0800905c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b084      	sub	sp, #16
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009064:	f107 0308 	add.w	r3, r7, #8
 8009068:	4618      	mov	r0, r3
 800906a:	f000 f859 	bl	8009120 <prvGetNextExpireTime>
 800906e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	4619      	mov	r1, r3
 8009074:	68f8      	ldr	r0, [r7, #12]
 8009076:	f000 f805 	bl	8009084 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800907a:	f000 f8d5 	bl	8009228 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800907e:	bf00      	nop
 8009080:	e7f0      	b.n	8009064 <prvTimerTask+0x8>
	...

08009084 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800908e:	f7ff f833 	bl	80080f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009092:	f107 0308 	add.w	r3, r7, #8
 8009096:	4618      	mov	r0, r3
 8009098:	f000 f864 	bl	8009164 <prvSampleTimeNow>
 800909c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d130      	bne.n	8009106 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10a      	bne.n	80090c0 <prvProcessTimerOrBlockTask+0x3c>
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d806      	bhi.n	80090c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80090b2:	f7ff f82f 	bl	8008114 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80090b6:	68f9      	ldr	r1, [r7, #12]
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f7ff ff81 	bl	8008fc0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80090be:	e024      	b.n	800910a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d008      	beq.n	80090d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80090c6:	4b13      	ldr	r3, [pc, #76]	@ (8009114 <prvProcessTimerOrBlockTask+0x90>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d101      	bne.n	80090d4 <prvProcessTimerOrBlockTask+0x50>
 80090d0:	2301      	movs	r3, #1
 80090d2:	e000      	b.n	80090d6 <prvProcessTimerOrBlockTask+0x52>
 80090d4:	2300      	movs	r3, #0
 80090d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80090d8:	4b0f      	ldr	r3, [pc, #60]	@ (8009118 <prvProcessTimerOrBlockTask+0x94>)
 80090da:	6818      	ldr	r0, [r3, #0]
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	683a      	ldr	r2, [r7, #0]
 80090e4:	4619      	mov	r1, r3
 80090e6:	f7fe fd0f 	bl	8007b08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80090ea:	f7ff f813 	bl	8008114 <xTaskResumeAll>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10a      	bne.n	800910a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80090f4:	4b09      	ldr	r3, [pc, #36]	@ (800911c <prvProcessTimerOrBlockTask+0x98>)
 80090f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090fa:	601a      	str	r2, [r3, #0]
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	f3bf 8f6f 	isb	sy
}
 8009104:	e001      	b.n	800910a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009106:	f7ff f805 	bl	8008114 <xTaskResumeAll>
}
 800910a:	bf00      	nop
 800910c:	3710      	adds	r7, #16
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop
 8009114:	200010ac 	.word	0x200010ac
 8009118:	200010b0 	.word	0x200010b0
 800911c:	e000ed04 	.word	0xe000ed04

08009120 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009120:	b480      	push	{r7}
 8009122:	b085      	sub	sp, #20
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009128:	4b0d      	ldr	r3, [pc, #52]	@ (8009160 <prvGetNextExpireTime+0x40>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d101      	bne.n	8009136 <prvGetNextExpireTime+0x16>
 8009132:	2201      	movs	r2, #1
 8009134:	e000      	b.n	8009138 <prvGetNextExpireTime+0x18>
 8009136:	2200      	movs	r2, #0
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d105      	bne.n	8009150 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009144:	4b06      	ldr	r3, [pc, #24]	@ (8009160 <prvGetNextExpireTime+0x40>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	60fb      	str	r3, [r7, #12]
 800914e:	e001      	b.n	8009154 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009150:	2300      	movs	r3, #0
 8009152:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009154:	68fb      	ldr	r3, [r7, #12]
}
 8009156:	4618      	mov	r0, r3
 8009158:	3714      	adds	r7, #20
 800915a:	46bd      	mov	sp, r7
 800915c:	bc80      	pop	{r7}
 800915e:	4770      	bx	lr
 8009160:	200010a8 	.word	0x200010a8

08009164 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800916c:	f7ff f870 	bl	8008250 <xTaskGetTickCount>
 8009170:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009172:	4b0b      	ldr	r3, [pc, #44]	@ (80091a0 <prvSampleTimeNow+0x3c>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	429a      	cmp	r2, r3
 800917a:	d205      	bcs.n	8009188 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800917c:	f000 f93a 	bl	80093f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	601a      	str	r2, [r3, #0]
 8009186:	e002      	b.n	800918e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800918e:	4a04      	ldr	r2, [pc, #16]	@ (80091a0 <prvSampleTimeNow+0x3c>)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009194:	68fb      	ldr	r3, [r7, #12]
}
 8009196:	4618      	mov	r0, r3
 8009198:	3710      	adds	r7, #16
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	200010b8 	.word	0x200010b8

080091a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b086      	sub	sp, #24
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	607a      	str	r2, [r7, #4]
 80091b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80091b2:	2300      	movs	r3, #0
 80091b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	68fa      	ldr	r2, [r7, #12]
 80091c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d812      	bhi.n	80091f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091ca:	687a      	ldr	r2, [r7, #4]
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	1ad2      	subs	r2, r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	699b      	ldr	r3, [r3, #24]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d302      	bcc.n	80091de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80091d8:	2301      	movs	r3, #1
 80091da:	617b      	str	r3, [r7, #20]
 80091dc:	e01b      	b.n	8009216 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80091de:	4b10      	ldr	r3, [pc, #64]	@ (8009220 <prvInsertTimerInActiveList+0x7c>)
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	3304      	adds	r3, #4
 80091e6:	4619      	mov	r1, r3
 80091e8:	4610      	mov	r0, r2
 80091ea:	f7fd ff67 	bl	80070bc <vListInsert>
 80091ee:	e012      	b.n	8009216 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d206      	bcs.n	8009206 <prvInsertTimerInActiveList+0x62>
 80091f8:	68ba      	ldr	r2, [r7, #8]
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d302      	bcc.n	8009206 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009200:	2301      	movs	r3, #1
 8009202:	617b      	str	r3, [r7, #20]
 8009204:	e007      	b.n	8009216 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009206:	4b07      	ldr	r3, [pc, #28]	@ (8009224 <prvInsertTimerInActiveList+0x80>)
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	3304      	adds	r3, #4
 800920e:	4619      	mov	r1, r3
 8009210:	4610      	mov	r0, r2
 8009212:	f7fd ff53 	bl	80070bc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009216:	697b      	ldr	r3, [r7, #20]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	200010ac 	.word	0x200010ac
 8009224:	200010a8 	.word	0x200010a8

08009228 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b08e      	sub	sp, #56	@ 0x38
 800922c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800922e:	e0ce      	b.n	80093ce <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2b00      	cmp	r3, #0
 8009234:	da19      	bge.n	800926a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009236:	1d3b      	adds	r3, r7, #4
 8009238:	3304      	adds	r3, #4
 800923a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800923c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800923e:	2b00      	cmp	r3, #0
 8009240:	d10b      	bne.n	800925a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009246:	f383 8811 	msr	BASEPRI, r3
 800924a:	f3bf 8f6f 	isb	sy
 800924e:	f3bf 8f4f 	dsb	sy
 8009252:	61fb      	str	r3, [r7, #28]
}
 8009254:	bf00      	nop
 8009256:	bf00      	nop
 8009258:	e7fd      	b.n	8009256 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800925a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009260:	6850      	ldr	r0, [r2, #4]
 8009262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009264:	6892      	ldr	r2, [r2, #8]
 8009266:	4611      	mov	r1, r2
 8009268:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	f2c0 80ae 	blt.w	80093ce <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009278:	695b      	ldr	r3, [r3, #20]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d004      	beq.n	8009288 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800927e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009280:	3304      	adds	r3, #4
 8009282:	4618      	mov	r0, r3
 8009284:	f7fd ff52 	bl	800712c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009288:	463b      	mov	r3, r7
 800928a:	4618      	mov	r0, r3
 800928c:	f7ff ff6a 	bl	8009164 <prvSampleTimeNow>
 8009290:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2b09      	cmp	r3, #9
 8009296:	f200 8097 	bhi.w	80093c8 <prvProcessReceivedCommands+0x1a0>
 800929a:	a201      	add	r2, pc, #4	@ (adr r2, 80092a0 <prvProcessReceivedCommands+0x78>)
 800929c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a0:	080092c9 	.word	0x080092c9
 80092a4:	080092c9 	.word	0x080092c9
 80092a8:	080092c9 	.word	0x080092c9
 80092ac:	0800933f 	.word	0x0800933f
 80092b0:	08009353 	.word	0x08009353
 80092b4:	0800939f 	.word	0x0800939f
 80092b8:	080092c9 	.word	0x080092c9
 80092bc:	080092c9 	.word	0x080092c9
 80092c0:	0800933f 	.word	0x0800933f
 80092c4:	08009353 	.word	0x08009353
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092ce:	f043 0301 	orr.w	r3, r3, #1
 80092d2:	b2da      	uxtb	r2, r3
 80092d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80092da:	68ba      	ldr	r2, [r7, #8]
 80092dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	18d1      	adds	r1, r2, r3
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092e8:	f7ff ff5c 	bl	80091a4 <prvInsertTimerInActiveList>
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d06c      	beq.n	80093cc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80092f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f4:	6a1b      	ldr	r3, [r3, #32]
 80092f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009300:	f003 0304 	and.w	r3, r3, #4
 8009304:	2b00      	cmp	r3, #0
 8009306:	d061      	beq.n	80093cc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930c:	699b      	ldr	r3, [r3, #24]
 800930e:	441a      	add	r2, r3
 8009310:	2300      	movs	r3, #0
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	2300      	movs	r3, #0
 8009316:	2100      	movs	r1, #0
 8009318:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800931a:	f7ff fe03 	bl	8008f24 <xTimerGenericCommand>
 800931e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009320:	6a3b      	ldr	r3, [r7, #32]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d152      	bne.n	80093cc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	61bb      	str	r3, [r7, #24]
}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	e7fd      	b.n	800933a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800933e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009340:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009344:	f023 0301 	bic.w	r3, r3, #1
 8009348:	b2da      	uxtb	r2, r3
 800934a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009350:	e03d      	b.n	80093ce <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009354:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009358:	f043 0301 	orr.w	r3, r3, #1
 800935c:	b2da      	uxtb	r2, r3
 800935e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009360:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009364:	68ba      	ldr	r2, [r7, #8]
 8009366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009368:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800936a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10b      	bne.n	800938a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	617b      	str	r3, [r7, #20]
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop
 8009388:	e7fd      	b.n	8009386 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800938a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800938c:	699a      	ldr	r2, [r3, #24]
 800938e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009390:	18d1      	adds	r1, r2, r3
 8009392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009398:	f7ff ff04 	bl	80091a4 <prvInsertTimerInActiveList>
					break;
 800939c:	e017      	b.n	80093ce <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800939e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d103      	bne.n	80093b4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80093ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093ae:	f000 fb85 	bl	8009abc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80093b2:	e00c      	b.n	80093ce <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80093b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093ba:	f023 0301 	bic.w	r3, r3, #1
 80093be:	b2da      	uxtb	r2, r3
 80093c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80093c6:	e002      	b.n	80093ce <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80093c8:	bf00      	nop
 80093ca:	e000      	b.n	80093ce <prvProcessReceivedCommands+0x1a6>
					break;
 80093cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80093ce:	4b08      	ldr	r3, [pc, #32]	@ (80093f0 <prvProcessReceivedCommands+0x1c8>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	1d39      	adds	r1, r7, #4
 80093d4:	2200      	movs	r2, #0
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fe f97c 	bl	80076d4 <xQueueReceive>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f47f af26 	bne.w	8009230 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80093e4:	bf00      	nop
 80093e6:	bf00      	nop
 80093e8:	3730      	adds	r7, #48	@ 0x30
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	200010b0 	.word	0x200010b0

080093f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b088      	sub	sp, #32
 80093f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093fa:	e049      	b.n	8009490 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093fc:	4b2e      	ldr	r3, [pc, #184]	@ (80094b8 <prvSwitchTimerLists+0xc4>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009406:	4b2c      	ldr	r3, [pc, #176]	@ (80094b8 <prvSwitchTimerLists+0xc4>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	3304      	adds	r3, #4
 8009414:	4618      	mov	r0, r3
 8009416:	f7fd fe89 	bl	800712c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6a1b      	ldr	r3, [r3, #32]
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009428:	f003 0304 	and.w	r3, r3, #4
 800942c:	2b00      	cmp	r3, #0
 800942e:	d02f      	beq.n	8009490 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	699b      	ldr	r3, [r3, #24]
 8009434:	693a      	ldr	r2, [r7, #16]
 8009436:	4413      	add	r3, r2
 8009438:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800943a:	68ba      	ldr	r2, [r7, #8]
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	429a      	cmp	r2, r3
 8009440:	d90e      	bls.n	8009460 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	68ba      	ldr	r2, [r7, #8]
 8009446:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	68fa      	ldr	r2, [r7, #12]
 800944c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800944e:	4b1a      	ldr	r3, [pc, #104]	@ (80094b8 <prvSwitchTimerLists+0xc4>)
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	3304      	adds	r3, #4
 8009456:	4619      	mov	r1, r3
 8009458:	4610      	mov	r0, r2
 800945a:	f7fd fe2f 	bl	80070bc <vListInsert>
 800945e:	e017      	b.n	8009490 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009460:	2300      	movs	r3, #0
 8009462:	9300      	str	r3, [sp, #0]
 8009464:	2300      	movs	r3, #0
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	2100      	movs	r1, #0
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f7ff fd5a 	bl	8008f24 <xTimerGenericCommand>
 8009470:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d10b      	bne.n	8009490 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947c:	f383 8811 	msr	BASEPRI, r3
 8009480:	f3bf 8f6f 	isb	sy
 8009484:	f3bf 8f4f 	dsb	sy
 8009488:	603b      	str	r3, [r7, #0]
}
 800948a:	bf00      	nop
 800948c:	bf00      	nop
 800948e:	e7fd      	b.n	800948c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009490:	4b09      	ldr	r3, [pc, #36]	@ (80094b8 <prvSwitchTimerLists+0xc4>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d1b0      	bne.n	80093fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800949a:	4b07      	ldr	r3, [pc, #28]	@ (80094b8 <prvSwitchTimerLists+0xc4>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80094a0:	4b06      	ldr	r3, [pc, #24]	@ (80094bc <prvSwitchTimerLists+0xc8>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a04      	ldr	r2, [pc, #16]	@ (80094b8 <prvSwitchTimerLists+0xc4>)
 80094a6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80094a8:	4a04      	ldr	r2, [pc, #16]	@ (80094bc <prvSwitchTimerLists+0xc8>)
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	6013      	str	r3, [r2, #0]
}
 80094ae:	bf00      	nop
 80094b0:	3718      	adds	r7, #24
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
 80094b6:	bf00      	nop
 80094b8:	200010a8 	.word	0x200010a8
 80094bc:	200010ac 	.word	0x200010ac

080094c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80094c6:	f000 f929 	bl	800971c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80094ca:	4b15      	ldr	r3, [pc, #84]	@ (8009520 <prvCheckForValidListAndQueue+0x60>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d120      	bne.n	8009514 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80094d2:	4814      	ldr	r0, [pc, #80]	@ (8009524 <prvCheckForValidListAndQueue+0x64>)
 80094d4:	f7fd fda4 	bl	8007020 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80094d8:	4813      	ldr	r0, [pc, #76]	@ (8009528 <prvCheckForValidListAndQueue+0x68>)
 80094da:	f7fd fda1 	bl	8007020 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80094de:	4b13      	ldr	r3, [pc, #76]	@ (800952c <prvCheckForValidListAndQueue+0x6c>)
 80094e0:	4a10      	ldr	r2, [pc, #64]	@ (8009524 <prvCheckForValidListAndQueue+0x64>)
 80094e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80094e4:	4b12      	ldr	r3, [pc, #72]	@ (8009530 <prvCheckForValidListAndQueue+0x70>)
 80094e6:	4a10      	ldr	r2, [pc, #64]	@ (8009528 <prvCheckForValidListAndQueue+0x68>)
 80094e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80094ea:	2300      	movs	r3, #0
 80094ec:	9300      	str	r3, [sp, #0]
 80094ee:	4b11      	ldr	r3, [pc, #68]	@ (8009534 <prvCheckForValidListAndQueue+0x74>)
 80094f0:	4a11      	ldr	r2, [pc, #68]	@ (8009538 <prvCheckForValidListAndQueue+0x78>)
 80094f2:	2110      	movs	r1, #16
 80094f4:	200a      	movs	r0, #10
 80094f6:	f7fd fead 	bl	8007254 <xQueueGenericCreateStatic>
 80094fa:	4603      	mov	r3, r0
 80094fc:	4a08      	ldr	r2, [pc, #32]	@ (8009520 <prvCheckForValidListAndQueue+0x60>)
 80094fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009500:	4b07      	ldr	r3, [pc, #28]	@ (8009520 <prvCheckForValidListAndQueue+0x60>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d005      	beq.n	8009514 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009508:	4b05      	ldr	r3, [pc, #20]	@ (8009520 <prvCheckForValidListAndQueue+0x60>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	490b      	ldr	r1, [pc, #44]	@ (800953c <prvCheckForValidListAndQueue+0x7c>)
 800950e:	4618      	mov	r0, r3
 8009510:	f7fe fad2 	bl	8007ab8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009514:	f000 f932 	bl	800977c <vPortExitCritical>
}
 8009518:	bf00      	nop
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	bf00      	nop
 8009520:	200010b0 	.word	0x200010b0
 8009524:	20001080 	.word	0x20001080
 8009528:	20001094 	.word	0x20001094
 800952c:	200010a8 	.word	0x200010a8
 8009530:	200010ac 	.word	0x200010ac
 8009534:	2000115c 	.word	0x2000115c
 8009538:	200010bc 	.word	0x200010bc
 800953c:	0800c650 	.word	0x0800c650

08009540 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009540:	b480      	push	{r7}
 8009542:	b085      	sub	sp, #20
 8009544:	af00      	add	r7, sp, #0
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	3b04      	subs	r3, #4
 8009550:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	3b04      	subs	r3, #4
 800955e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	f023 0201 	bic.w	r2, r3, #1
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	3b04      	subs	r3, #4
 800956e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009570:	4a08      	ldr	r2, [pc, #32]	@ (8009594 <pxPortInitialiseStack+0x54>)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	3b14      	subs	r3, #20
 800957a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	3b20      	subs	r3, #32
 8009586:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009588:	68fb      	ldr	r3, [r7, #12]
}
 800958a:	4618      	mov	r0, r3
 800958c:	3714      	adds	r7, #20
 800958e:	46bd      	mov	sp, r7
 8009590:	bc80      	pop	{r7}
 8009592:	4770      	bx	lr
 8009594:	08009599 	.word	0x08009599

08009598 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009598:	b480      	push	{r7}
 800959a:	b085      	sub	sp, #20
 800959c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800959e:	2300      	movs	r3, #0
 80095a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80095a2:	4b12      	ldr	r3, [pc, #72]	@ (80095ec <prvTaskExitError+0x54>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095aa:	d00b      	beq.n	80095c4 <prvTaskExitError+0x2c>
	__asm volatile
 80095ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b0:	f383 8811 	msr	BASEPRI, r3
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	60fb      	str	r3, [r7, #12]
}
 80095be:	bf00      	nop
 80095c0:	bf00      	nop
 80095c2:	e7fd      	b.n	80095c0 <prvTaskExitError+0x28>
	__asm volatile
 80095c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c8:	f383 8811 	msr	BASEPRI, r3
 80095cc:	f3bf 8f6f 	isb	sy
 80095d0:	f3bf 8f4f 	dsb	sy
 80095d4:	60bb      	str	r3, [r7, #8]
}
 80095d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80095d8:	bf00      	nop
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d0fc      	beq.n	80095da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80095e0:	bf00      	nop
 80095e2:	bf00      	nop
 80095e4:	3714      	adds	r7, #20
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bc80      	pop	{r7}
 80095ea:	4770      	bx	lr
 80095ec:	20000010 	.word	0x20000010

080095f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095f0:	4b07      	ldr	r3, [pc, #28]	@ (8009610 <pxCurrentTCBConst2>)
 80095f2:	6819      	ldr	r1, [r3, #0]
 80095f4:	6808      	ldr	r0, [r1, #0]
 80095f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80095fa:	f380 8809 	msr	PSP, r0
 80095fe:	f3bf 8f6f 	isb	sy
 8009602:	f04f 0000 	mov.w	r0, #0
 8009606:	f380 8811 	msr	BASEPRI, r0
 800960a:	f04e 0e0d 	orr.w	lr, lr, #13
 800960e:	4770      	bx	lr

08009610 <pxCurrentTCBConst2>:
 8009610:	20000b80 	.word	0x20000b80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop

08009618 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009618:	4806      	ldr	r0, [pc, #24]	@ (8009634 <prvPortStartFirstTask+0x1c>)
 800961a:	6800      	ldr	r0, [r0, #0]
 800961c:	6800      	ldr	r0, [r0, #0]
 800961e:	f380 8808 	msr	MSP, r0
 8009622:	b662      	cpsie	i
 8009624:	b661      	cpsie	f
 8009626:	f3bf 8f4f 	dsb	sy
 800962a:	f3bf 8f6f 	isb	sy
 800962e:	df00      	svc	0
 8009630:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009632:	bf00      	nop
 8009634:	e000ed08 	.word	0xe000ed08

08009638 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b084      	sub	sp, #16
 800963c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800963e:	4b32      	ldr	r3, [pc, #200]	@ (8009708 <xPortStartScheduler+0xd0>)
 8009640:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	b2db      	uxtb	r3, r3
 8009648:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	22ff      	movs	r2, #255	@ 0xff
 800964e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	b2db      	uxtb	r3, r3
 8009656:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009658:	78fb      	ldrb	r3, [r7, #3]
 800965a:	b2db      	uxtb	r3, r3
 800965c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009660:	b2da      	uxtb	r2, r3
 8009662:	4b2a      	ldr	r3, [pc, #168]	@ (800970c <xPortStartScheduler+0xd4>)
 8009664:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009666:	4b2a      	ldr	r3, [pc, #168]	@ (8009710 <xPortStartScheduler+0xd8>)
 8009668:	2207      	movs	r2, #7
 800966a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800966c:	e009      	b.n	8009682 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800966e:	4b28      	ldr	r3, [pc, #160]	@ (8009710 <xPortStartScheduler+0xd8>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3b01      	subs	r3, #1
 8009674:	4a26      	ldr	r2, [pc, #152]	@ (8009710 <xPortStartScheduler+0xd8>)
 8009676:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009678:	78fb      	ldrb	r3, [r7, #3]
 800967a:	b2db      	uxtb	r3, r3
 800967c:	005b      	lsls	r3, r3, #1
 800967e:	b2db      	uxtb	r3, r3
 8009680:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009682:	78fb      	ldrb	r3, [r7, #3]
 8009684:	b2db      	uxtb	r3, r3
 8009686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800968a:	2b80      	cmp	r3, #128	@ 0x80
 800968c:	d0ef      	beq.n	800966e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800968e:	4b20      	ldr	r3, [pc, #128]	@ (8009710 <xPortStartScheduler+0xd8>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f1c3 0307 	rsb	r3, r3, #7
 8009696:	2b04      	cmp	r3, #4
 8009698:	d00b      	beq.n	80096b2 <xPortStartScheduler+0x7a>
	__asm volatile
 800969a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800969e:	f383 8811 	msr	BASEPRI, r3
 80096a2:	f3bf 8f6f 	isb	sy
 80096a6:	f3bf 8f4f 	dsb	sy
 80096aa:	60bb      	str	r3, [r7, #8]
}
 80096ac:	bf00      	nop
 80096ae:	bf00      	nop
 80096b0:	e7fd      	b.n	80096ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80096b2:	4b17      	ldr	r3, [pc, #92]	@ (8009710 <xPortStartScheduler+0xd8>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	021b      	lsls	r3, r3, #8
 80096b8:	4a15      	ldr	r2, [pc, #84]	@ (8009710 <xPortStartScheduler+0xd8>)
 80096ba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096bc:	4b14      	ldr	r3, [pc, #80]	@ (8009710 <xPortStartScheduler+0xd8>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80096c4:	4a12      	ldr	r2, [pc, #72]	@ (8009710 <xPortStartScheduler+0xd8>)
 80096c6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	b2da      	uxtb	r2, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096d0:	4b10      	ldr	r3, [pc, #64]	@ (8009714 <xPortStartScheduler+0xdc>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a0f      	ldr	r2, [pc, #60]	@ (8009714 <xPortStartScheduler+0xdc>)
 80096d6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80096da:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096dc:	4b0d      	ldr	r3, [pc, #52]	@ (8009714 <xPortStartScheduler+0xdc>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a0c      	ldr	r2, [pc, #48]	@ (8009714 <xPortStartScheduler+0xdc>)
 80096e2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80096e6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096e8:	f000 f8b8 	bl	800985c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009718 <xPortStartScheduler+0xe0>)
 80096ee:	2200      	movs	r2, #0
 80096f0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80096f2:	f7ff ff91 	bl	8009618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096f6:	f7fe fe85 	bl	8008404 <vTaskSwitchContext>
	prvTaskExitError();
 80096fa:	f7ff ff4d 	bl	8009598 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	e000e400 	.word	0xe000e400
 800970c:	200011ac 	.word	0x200011ac
 8009710:	200011b0 	.word	0x200011b0
 8009714:	e000ed20 	.word	0xe000ed20
 8009718:	20000010 	.word	0x20000010

0800971c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
	__asm volatile
 8009722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	607b      	str	r3, [r7, #4]
}
 8009734:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009736:	4b0f      	ldr	r3, [pc, #60]	@ (8009774 <vPortEnterCritical+0x58>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3301      	adds	r3, #1
 800973c:	4a0d      	ldr	r2, [pc, #52]	@ (8009774 <vPortEnterCritical+0x58>)
 800973e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009740:	4b0c      	ldr	r3, [pc, #48]	@ (8009774 <vPortEnterCritical+0x58>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	2b01      	cmp	r3, #1
 8009746:	d110      	bne.n	800976a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009748:	4b0b      	ldr	r3, [pc, #44]	@ (8009778 <vPortEnterCritical+0x5c>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	b2db      	uxtb	r3, r3
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00b      	beq.n	800976a <vPortEnterCritical+0x4e>
	__asm volatile
 8009752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009756:	f383 8811 	msr	BASEPRI, r3
 800975a:	f3bf 8f6f 	isb	sy
 800975e:	f3bf 8f4f 	dsb	sy
 8009762:	603b      	str	r3, [r7, #0]
}
 8009764:	bf00      	nop
 8009766:	bf00      	nop
 8009768:	e7fd      	b.n	8009766 <vPortEnterCritical+0x4a>
	}
}
 800976a:	bf00      	nop
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	bc80      	pop	{r7}
 8009772:	4770      	bx	lr
 8009774:	20000010 	.word	0x20000010
 8009778:	e000ed04 	.word	0xe000ed04

0800977c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009782:	4b12      	ldr	r3, [pc, #72]	@ (80097cc <vPortExitCritical+0x50>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d10b      	bne.n	80097a2 <vPortExitCritical+0x26>
	__asm volatile
 800978a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978e:	f383 8811 	msr	BASEPRI, r3
 8009792:	f3bf 8f6f 	isb	sy
 8009796:	f3bf 8f4f 	dsb	sy
 800979a:	607b      	str	r3, [r7, #4]
}
 800979c:	bf00      	nop
 800979e:	bf00      	nop
 80097a0:	e7fd      	b.n	800979e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80097a2:	4b0a      	ldr	r3, [pc, #40]	@ (80097cc <vPortExitCritical+0x50>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	3b01      	subs	r3, #1
 80097a8:	4a08      	ldr	r2, [pc, #32]	@ (80097cc <vPortExitCritical+0x50>)
 80097aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80097ac:	4b07      	ldr	r3, [pc, #28]	@ (80097cc <vPortExitCritical+0x50>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d105      	bne.n	80097c0 <vPortExitCritical+0x44>
 80097b4:	2300      	movs	r3, #0
 80097b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	f383 8811 	msr	BASEPRI, r3
}
 80097be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80097c0:	bf00      	nop
 80097c2:	370c      	adds	r7, #12
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bc80      	pop	{r7}
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop
 80097cc:	20000010 	.word	0x20000010

080097d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80097d0:	f3ef 8009 	mrs	r0, PSP
 80097d4:	f3bf 8f6f 	isb	sy
 80097d8:	4b0d      	ldr	r3, [pc, #52]	@ (8009810 <pxCurrentTCBConst>)
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80097e0:	6010      	str	r0, [r2, #0]
 80097e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80097e6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80097ea:	f380 8811 	msr	BASEPRI, r0
 80097ee:	f7fe fe09 	bl	8008404 <vTaskSwitchContext>
 80097f2:	f04f 0000 	mov.w	r0, #0
 80097f6:	f380 8811 	msr	BASEPRI, r0
 80097fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80097fe:	6819      	ldr	r1, [r3, #0]
 8009800:	6808      	ldr	r0, [r1, #0]
 8009802:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009806:	f380 8809 	msr	PSP, r0
 800980a:	f3bf 8f6f 	isb	sy
 800980e:	4770      	bx	lr

08009810 <pxCurrentTCBConst>:
 8009810:	20000b80 	.word	0x20000b80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009814:	bf00      	nop
 8009816:	bf00      	nop

08009818 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
	__asm volatile
 800981e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
 800982e:	607b      	str	r3, [r7, #4]
}
 8009830:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009832:	f7fe fd2d 	bl	8008290 <xTaskIncrementTick>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d003      	beq.n	8009844 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800983c:	4b06      	ldr	r3, [pc, #24]	@ (8009858 <xPortSysTickHandler+0x40>)
 800983e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009842:	601a      	str	r2, [r3, #0]
 8009844:	2300      	movs	r3, #0
 8009846:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	f383 8811 	msr	BASEPRI, r3
}
 800984e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009850:	bf00      	nop
 8009852:	3708      	adds	r7, #8
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}
 8009858:	e000ed04 	.word	0xe000ed04

0800985c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800985c:	b480      	push	{r7}
 800985e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009860:	4b0a      	ldr	r3, [pc, #40]	@ (800988c <vPortSetupTimerInterrupt+0x30>)
 8009862:	2200      	movs	r2, #0
 8009864:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009866:	4b0a      	ldr	r3, [pc, #40]	@ (8009890 <vPortSetupTimerInterrupt+0x34>)
 8009868:	2200      	movs	r2, #0
 800986a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800986c:	4b09      	ldr	r3, [pc, #36]	@ (8009894 <vPortSetupTimerInterrupt+0x38>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a09      	ldr	r2, [pc, #36]	@ (8009898 <vPortSetupTimerInterrupt+0x3c>)
 8009872:	fba2 2303 	umull	r2, r3, r2, r3
 8009876:	099b      	lsrs	r3, r3, #6
 8009878:	4a08      	ldr	r2, [pc, #32]	@ (800989c <vPortSetupTimerInterrupt+0x40>)
 800987a:	3b01      	subs	r3, #1
 800987c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800987e:	4b03      	ldr	r3, [pc, #12]	@ (800988c <vPortSetupTimerInterrupt+0x30>)
 8009880:	2207      	movs	r2, #7
 8009882:	601a      	str	r2, [r3, #0]
}
 8009884:	bf00      	nop
 8009886:	46bd      	mov	sp, r7
 8009888:	bc80      	pop	{r7}
 800988a:	4770      	bx	lr
 800988c:	e000e010 	.word	0xe000e010
 8009890:	e000e018 	.word	0xe000e018
 8009894:	20000004 	.word	0x20000004
 8009898:	10624dd3 	.word	0x10624dd3
 800989c:	e000e014 	.word	0xe000e014

080098a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80098a0:	b480      	push	{r7}
 80098a2:	b085      	sub	sp, #20
 80098a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80098a6:	f3ef 8305 	mrs	r3, IPSR
 80098aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2b0f      	cmp	r3, #15
 80098b0:	d915      	bls.n	80098de <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80098b2:	4a17      	ldr	r2, [pc, #92]	@ (8009910 <vPortValidateInterruptPriority+0x70>)
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	4413      	add	r3, r2
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80098bc:	4b15      	ldr	r3, [pc, #84]	@ (8009914 <vPortValidateInterruptPriority+0x74>)
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	7afa      	ldrb	r2, [r7, #11]
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d20b      	bcs.n	80098de <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80098c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ca:	f383 8811 	msr	BASEPRI, r3
 80098ce:	f3bf 8f6f 	isb	sy
 80098d2:	f3bf 8f4f 	dsb	sy
 80098d6:	607b      	str	r3, [r7, #4]
}
 80098d8:	bf00      	nop
 80098da:	bf00      	nop
 80098dc:	e7fd      	b.n	80098da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80098de:	4b0e      	ldr	r3, [pc, #56]	@ (8009918 <vPortValidateInterruptPriority+0x78>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80098e6:	4b0d      	ldr	r3, [pc, #52]	@ (800991c <vPortValidateInterruptPriority+0x7c>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d90b      	bls.n	8009906 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80098ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f2:	f383 8811 	msr	BASEPRI, r3
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	f3bf 8f4f 	dsb	sy
 80098fe:	603b      	str	r3, [r7, #0]
}
 8009900:	bf00      	nop
 8009902:	bf00      	nop
 8009904:	e7fd      	b.n	8009902 <vPortValidateInterruptPriority+0x62>
	}
 8009906:	bf00      	nop
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	bc80      	pop	{r7}
 800990e:	4770      	bx	lr
 8009910:	e000e3f0 	.word	0xe000e3f0
 8009914:	200011ac 	.word	0x200011ac
 8009918:	e000ed0c 	.word	0xe000ed0c
 800991c:	200011b0 	.word	0x200011b0

08009920 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b08a      	sub	sp, #40	@ 0x28
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009928:	2300      	movs	r3, #0
 800992a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800992c:	f7fe fbe4 	bl	80080f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009930:	4b5c      	ldr	r3, [pc, #368]	@ (8009aa4 <pvPortMalloc+0x184>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d101      	bne.n	800993c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009938:	f000 f924 	bl	8009b84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800993c:	4b5a      	ldr	r3, [pc, #360]	@ (8009aa8 <pvPortMalloc+0x188>)
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4013      	ands	r3, r2
 8009944:	2b00      	cmp	r3, #0
 8009946:	f040 8095 	bne.w	8009a74 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d01e      	beq.n	800998e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009950:	2208      	movs	r2, #8
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4413      	add	r3, r2
 8009956:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f003 0307 	and.w	r3, r3, #7
 800995e:	2b00      	cmp	r3, #0
 8009960:	d015      	beq.n	800998e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f023 0307 	bic.w	r3, r3, #7
 8009968:	3308      	adds	r3, #8
 800996a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f003 0307 	and.w	r3, r3, #7
 8009972:	2b00      	cmp	r3, #0
 8009974:	d00b      	beq.n	800998e <pvPortMalloc+0x6e>
	__asm volatile
 8009976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800997a:	f383 8811 	msr	BASEPRI, r3
 800997e:	f3bf 8f6f 	isb	sy
 8009982:	f3bf 8f4f 	dsb	sy
 8009986:	617b      	str	r3, [r7, #20]
}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	e7fd      	b.n	800998a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d06f      	beq.n	8009a74 <pvPortMalloc+0x154>
 8009994:	4b45      	ldr	r3, [pc, #276]	@ (8009aac <pvPortMalloc+0x18c>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	429a      	cmp	r2, r3
 800999c:	d86a      	bhi.n	8009a74 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800999e:	4b44      	ldr	r3, [pc, #272]	@ (8009ab0 <pvPortMalloc+0x190>)
 80099a0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80099a2:	4b43      	ldr	r3, [pc, #268]	@ (8009ab0 <pvPortMalloc+0x190>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099a8:	e004      	b.n	80099b4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80099aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d903      	bls.n	80099c6 <pvPortMalloc+0xa6>
 80099be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d1f1      	bne.n	80099aa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099c6:	4b37      	ldr	r3, [pc, #220]	@ (8009aa4 <pvPortMalloc+0x184>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099cc:	429a      	cmp	r2, r3
 80099ce:	d051      	beq.n	8009a74 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099d0:	6a3b      	ldr	r3, [r7, #32]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2208      	movs	r2, #8
 80099d6:	4413      	add	r3, r2
 80099d8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	6a3b      	ldr	r3, [r7, #32]
 80099e0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e4:	685a      	ldr	r2, [r3, #4]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	1ad2      	subs	r2, r2, r3
 80099ea:	2308      	movs	r3, #8
 80099ec:	005b      	lsls	r3, r3, #1
 80099ee:	429a      	cmp	r2, r3
 80099f0:	d920      	bls.n	8009a34 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4413      	add	r3, r2
 80099f8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	f003 0307 	and.w	r3, r3, #7
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00b      	beq.n	8009a1c <pvPortMalloc+0xfc>
	__asm volatile
 8009a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a08:	f383 8811 	msr	BASEPRI, r3
 8009a0c:	f3bf 8f6f 	isb	sy
 8009a10:	f3bf 8f4f 	dsb	sy
 8009a14:	613b      	str	r3, [r7, #16]
}
 8009a16:	bf00      	nop
 8009a18:	bf00      	nop
 8009a1a:	e7fd      	b.n	8009a18 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	1ad2      	subs	r2, r2, r3
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a2a:	687a      	ldr	r2, [r7, #4]
 8009a2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a2e:	69b8      	ldr	r0, [r7, #24]
 8009a30:	f000 f90a 	bl	8009c48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a34:	4b1d      	ldr	r3, [pc, #116]	@ (8009aac <pvPortMalloc+0x18c>)
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8009aac <pvPortMalloc+0x18c>)
 8009a40:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a42:	4b1a      	ldr	r3, [pc, #104]	@ (8009aac <pvPortMalloc+0x18c>)
 8009a44:	681a      	ldr	r2, [r3, #0]
 8009a46:	4b1b      	ldr	r3, [pc, #108]	@ (8009ab4 <pvPortMalloc+0x194>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d203      	bcs.n	8009a56 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a4e:	4b17      	ldr	r3, [pc, #92]	@ (8009aac <pvPortMalloc+0x18c>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a18      	ldr	r2, [pc, #96]	@ (8009ab4 <pvPortMalloc+0x194>)
 8009a54:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a58:	685a      	ldr	r2, [r3, #4]
 8009a5a:	4b13      	ldr	r3, [pc, #76]	@ (8009aa8 <pvPortMalloc+0x188>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	431a      	orrs	r2, r3
 8009a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a62:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a66:	2200      	movs	r2, #0
 8009a68:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a6a:	4b13      	ldr	r3, [pc, #76]	@ (8009ab8 <pvPortMalloc+0x198>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	4a11      	ldr	r2, [pc, #68]	@ (8009ab8 <pvPortMalloc+0x198>)
 8009a72:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a74:	f7fe fb4e 	bl	8008114 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	f003 0307 	and.w	r3, r3, #7
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00b      	beq.n	8009a9a <pvPortMalloc+0x17a>
	__asm volatile
 8009a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a86:	f383 8811 	msr	BASEPRI, r3
 8009a8a:	f3bf 8f6f 	isb	sy
 8009a8e:	f3bf 8f4f 	dsb	sy
 8009a92:	60fb      	str	r3, [r7, #12]
}
 8009a94:	bf00      	nop
 8009a96:	bf00      	nop
 8009a98:	e7fd      	b.n	8009a96 <pvPortMalloc+0x176>
	return pvReturn;
 8009a9a:	69fb      	ldr	r3, [r7, #28]
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	3728      	adds	r7, #40	@ 0x28
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	20001dbc 	.word	0x20001dbc
 8009aa8:	20001dd0 	.word	0x20001dd0
 8009aac:	20001dc0 	.word	0x20001dc0
 8009ab0:	20001db4 	.word	0x20001db4
 8009ab4:	20001dc4 	.word	0x20001dc4
 8009ab8:	20001dc8 	.word	0x20001dc8

08009abc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d04f      	beq.n	8009b6e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ace:	2308      	movs	r3, #8
 8009ad0:	425b      	negs	r3, r3
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	4413      	add	r3, r2
 8009ad6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	685a      	ldr	r2, [r3, #4]
 8009ae0:	4b25      	ldr	r3, [pc, #148]	@ (8009b78 <vPortFree+0xbc>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10b      	bne.n	8009b02 <vPortFree+0x46>
	__asm volatile
 8009aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	60fb      	str	r3, [r7, #12]
}
 8009afc:	bf00      	nop
 8009afe:	bf00      	nop
 8009b00:	e7fd      	b.n	8009afe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b02:	693b      	ldr	r3, [r7, #16]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00b      	beq.n	8009b22 <vPortFree+0x66>
	__asm volatile
 8009b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0e:	f383 8811 	msr	BASEPRI, r3
 8009b12:	f3bf 8f6f 	isb	sy
 8009b16:	f3bf 8f4f 	dsb	sy
 8009b1a:	60bb      	str	r3, [r7, #8]
}
 8009b1c:	bf00      	nop
 8009b1e:	bf00      	nop
 8009b20:	e7fd      	b.n	8009b1e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	685a      	ldr	r2, [r3, #4]
 8009b26:	4b14      	ldr	r3, [pc, #80]	@ (8009b78 <vPortFree+0xbc>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4013      	ands	r3, r2
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d01e      	beq.n	8009b6e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d11a      	bne.n	8009b6e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8009b78 <vPortFree+0xbc>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	43db      	mvns	r3, r3
 8009b42:	401a      	ands	r2, r3
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b48:	f7fe fad6 	bl	80080f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	4b0a      	ldr	r3, [pc, #40]	@ (8009b7c <vPortFree+0xc0>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4413      	add	r3, r2
 8009b56:	4a09      	ldr	r2, [pc, #36]	@ (8009b7c <vPortFree+0xc0>)
 8009b58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b5a:	6938      	ldr	r0, [r7, #16]
 8009b5c:	f000 f874 	bl	8009c48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009b60:	4b07      	ldr	r3, [pc, #28]	@ (8009b80 <vPortFree+0xc4>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3301      	adds	r3, #1
 8009b66:	4a06      	ldr	r2, [pc, #24]	@ (8009b80 <vPortFree+0xc4>)
 8009b68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009b6a:	f7fe fad3 	bl	8008114 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b6e:	bf00      	nop
 8009b70:	3718      	adds	r7, #24
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	20001dd0 	.word	0x20001dd0
 8009b7c:	20001dc0 	.word	0x20001dc0
 8009b80:	20001dcc 	.word	0x20001dcc

08009b84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b8a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8009b8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b90:	4b27      	ldr	r3, [pc, #156]	@ (8009c30 <prvHeapInit+0xac>)
 8009b92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f003 0307 	and.w	r3, r3, #7
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00c      	beq.n	8009bb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	3307      	adds	r3, #7
 8009ba2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 0307 	bic.w	r3, r3, #7
 8009baa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009bac:	68ba      	ldr	r2, [r7, #8]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	1ad3      	subs	r3, r2, r3
 8009bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8009c30 <prvHeapInit+0xac>)
 8009bb4:	4413      	add	r3, r2
 8009bb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8009c34 <prvHeapInit+0xb0>)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8009c34 <prvHeapInit+0xb0>)
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	4413      	add	r3, r2
 8009bce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009bd0:	2208      	movs	r2, #8
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	1a9b      	subs	r3, r3, r2
 8009bd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f023 0307 	bic.w	r3, r3, #7
 8009bde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	4a15      	ldr	r2, [pc, #84]	@ (8009c38 <prvHeapInit+0xb4>)
 8009be4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009be6:	4b14      	ldr	r3, [pc, #80]	@ (8009c38 <prvHeapInit+0xb4>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2200      	movs	r2, #0
 8009bec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009bee:	4b12      	ldr	r3, [pc, #72]	@ (8009c38 <prvHeapInit+0xb4>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	68fa      	ldr	r2, [r7, #12]
 8009bfe:	1ad2      	subs	r2, r2, r3
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c04:	4b0c      	ldr	r3, [pc, #48]	@ (8009c38 <prvHeapInit+0xb4>)
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	4a0a      	ldr	r2, [pc, #40]	@ (8009c3c <prvHeapInit+0xb8>)
 8009c12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	4a09      	ldr	r2, [pc, #36]	@ (8009c40 <prvHeapInit+0xbc>)
 8009c1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c1c:	4b09      	ldr	r3, [pc, #36]	@ (8009c44 <prvHeapInit+0xc0>)
 8009c1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009c22:	601a      	str	r2, [r3, #0]
}
 8009c24:	bf00      	nop
 8009c26:	3714      	adds	r7, #20
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bc80      	pop	{r7}
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	200011b4 	.word	0x200011b4
 8009c34:	20001db4 	.word	0x20001db4
 8009c38:	20001dbc 	.word	0x20001dbc
 8009c3c:	20001dc4 	.word	0x20001dc4
 8009c40:	20001dc0 	.word	0x20001dc0
 8009c44:	20001dd0 	.word	0x20001dd0

08009c48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c50:	4b27      	ldr	r3, [pc, #156]	@ (8009cf0 <prvInsertBlockIntoFreeList+0xa8>)
 8009c52:	60fb      	str	r3, [r7, #12]
 8009c54:	e002      	b.n	8009c5c <prvInsertBlockIntoFreeList+0x14>
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	60fb      	str	r3, [r7, #12]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d8f7      	bhi.n	8009c56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	68ba      	ldr	r2, [r7, #8]
 8009c70:	4413      	add	r3, r2
 8009c72:	687a      	ldr	r2, [r7, #4]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d108      	bne.n	8009c8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	441a      	add	r2, r3
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	441a      	add	r2, r3
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d118      	bne.n	8009cd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	4b14      	ldr	r3, [pc, #80]	@ (8009cf4 <prvInsertBlockIntoFreeList+0xac>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d00d      	beq.n	8009cc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	685a      	ldr	r2, [r3, #4]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	441a      	add	r2, r3
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	601a      	str	r2, [r3, #0]
 8009cc4:	e008      	b.n	8009cd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf4 <prvInsertBlockIntoFreeList+0xac>)
 8009cc8:	681a      	ldr	r2, [r3, #0]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	601a      	str	r2, [r3, #0]
 8009cce:	e003      	b.n	8009cd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d002      	beq.n	8009ce6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ce6:	bf00      	nop
 8009ce8:	3714      	adds	r7, #20
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bc80      	pop	{r7}
 8009cee:	4770      	bx	lr
 8009cf0:	20001db4 	.word	0x20001db4
 8009cf4:	20001dbc 	.word	0x20001dbc

08009cf8 <__cvt>:
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cfe:	461d      	mov	r5, r3
 8009d00:	bfbb      	ittet	lt
 8009d02:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009d06:	461d      	movlt	r5, r3
 8009d08:	2300      	movge	r3, #0
 8009d0a:	232d      	movlt	r3, #45	@ 0x2d
 8009d0c:	b088      	sub	sp, #32
 8009d0e:	4614      	mov	r4, r2
 8009d10:	bfb8      	it	lt
 8009d12:	4614      	movlt	r4, r2
 8009d14:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009d16:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009d18:	7013      	strb	r3, [r2, #0]
 8009d1a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d1c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009d20:	f023 0820 	bic.w	r8, r3, #32
 8009d24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d28:	d005      	beq.n	8009d36 <__cvt+0x3e>
 8009d2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009d2e:	d100      	bne.n	8009d32 <__cvt+0x3a>
 8009d30:	3601      	adds	r6, #1
 8009d32:	2302      	movs	r3, #2
 8009d34:	e000      	b.n	8009d38 <__cvt+0x40>
 8009d36:	2303      	movs	r3, #3
 8009d38:	aa07      	add	r2, sp, #28
 8009d3a:	9204      	str	r2, [sp, #16]
 8009d3c:	aa06      	add	r2, sp, #24
 8009d3e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009d42:	e9cd 3600 	strd	r3, r6, [sp]
 8009d46:	4622      	mov	r2, r4
 8009d48:	462b      	mov	r3, r5
 8009d4a:	f000 fe59 	bl	800aa00 <_dtoa_r>
 8009d4e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009d52:	4607      	mov	r7, r0
 8009d54:	d119      	bne.n	8009d8a <__cvt+0x92>
 8009d56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009d58:	07db      	lsls	r3, r3, #31
 8009d5a:	d50e      	bpl.n	8009d7a <__cvt+0x82>
 8009d5c:	eb00 0906 	add.w	r9, r0, r6
 8009d60:	2200      	movs	r2, #0
 8009d62:	2300      	movs	r3, #0
 8009d64:	4620      	mov	r0, r4
 8009d66:	4629      	mov	r1, r5
 8009d68:	f7f6 fe1e 	bl	80009a8 <__aeabi_dcmpeq>
 8009d6c:	b108      	cbz	r0, 8009d72 <__cvt+0x7a>
 8009d6e:	f8cd 901c 	str.w	r9, [sp, #28]
 8009d72:	2230      	movs	r2, #48	@ 0x30
 8009d74:	9b07      	ldr	r3, [sp, #28]
 8009d76:	454b      	cmp	r3, r9
 8009d78:	d31e      	bcc.n	8009db8 <__cvt+0xc0>
 8009d7a:	4638      	mov	r0, r7
 8009d7c:	9b07      	ldr	r3, [sp, #28]
 8009d7e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009d80:	1bdb      	subs	r3, r3, r7
 8009d82:	6013      	str	r3, [r2, #0]
 8009d84:	b008      	add	sp, #32
 8009d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d8a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d8e:	eb00 0906 	add.w	r9, r0, r6
 8009d92:	d1e5      	bne.n	8009d60 <__cvt+0x68>
 8009d94:	7803      	ldrb	r3, [r0, #0]
 8009d96:	2b30      	cmp	r3, #48	@ 0x30
 8009d98:	d10a      	bne.n	8009db0 <__cvt+0xb8>
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	4620      	mov	r0, r4
 8009da0:	4629      	mov	r1, r5
 8009da2:	f7f6 fe01 	bl	80009a8 <__aeabi_dcmpeq>
 8009da6:	b918      	cbnz	r0, 8009db0 <__cvt+0xb8>
 8009da8:	f1c6 0601 	rsb	r6, r6, #1
 8009dac:	f8ca 6000 	str.w	r6, [sl]
 8009db0:	f8da 3000 	ldr.w	r3, [sl]
 8009db4:	4499      	add	r9, r3
 8009db6:	e7d3      	b.n	8009d60 <__cvt+0x68>
 8009db8:	1c59      	adds	r1, r3, #1
 8009dba:	9107      	str	r1, [sp, #28]
 8009dbc:	701a      	strb	r2, [r3, #0]
 8009dbe:	e7d9      	b.n	8009d74 <__cvt+0x7c>

08009dc0 <__exponent>:
 8009dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dc2:	2900      	cmp	r1, #0
 8009dc4:	bfb6      	itet	lt
 8009dc6:	232d      	movlt	r3, #45	@ 0x2d
 8009dc8:	232b      	movge	r3, #43	@ 0x2b
 8009dca:	4249      	neglt	r1, r1
 8009dcc:	2909      	cmp	r1, #9
 8009dce:	7002      	strb	r2, [r0, #0]
 8009dd0:	7043      	strb	r3, [r0, #1]
 8009dd2:	dd29      	ble.n	8009e28 <__exponent+0x68>
 8009dd4:	f10d 0307 	add.w	r3, sp, #7
 8009dd8:	461d      	mov	r5, r3
 8009dda:	270a      	movs	r7, #10
 8009ddc:	fbb1 f6f7 	udiv	r6, r1, r7
 8009de0:	461a      	mov	r2, r3
 8009de2:	fb07 1416 	mls	r4, r7, r6, r1
 8009de6:	3430      	adds	r4, #48	@ 0x30
 8009de8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009dec:	460c      	mov	r4, r1
 8009dee:	2c63      	cmp	r4, #99	@ 0x63
 8009df0:	4631      	mov	r1, r6
 8009df2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009df6:	dcf1      	bgt.n	8009ddc <__exponent+0x1c>
 8009df8:	3130      	adds	r1, #48	@ 0x30
 8009dfa:	1e94      	subs	r4, r2, #2
 8009dfc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e00:	4623      	mov	r3, r4
 8009e02:	1c41      	adds	r1, r0, #1
 8009e04:	42ab      	cmp	r3, r5
 8009e06:	d30a      	bcc.n	8009e1e <__exponent+0x5e>
 8009e08:	f10d 0309 	add.w	r3, sp, #9
 8009e0c:	1a9b      	subs	r3, r3, r2
 8009e0e:	42ac      	cmp	r4, r5
 8009e10:	bf88      	it	hi
 8009e12:	2300      	movhi	r3, #0
 8009e14:	3302      	adds	r3, #2
 8009e16:	4403      	add	r3, r0
 8009e18:	1a18      	subs	r0, r3, r0
 8009e1a:	b003      	add	sp, #12
 8009e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009e22:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009e26:	e7ed      	b.n	8009e04 <__exponent+0x44>
 8009e28:	2330      	movs	r3, #48	@ 0x30
 8009e2a:	3130      	adds	r1, #48	@ 0x30
 8009e2c:	7083      	strb	r3, [r0, #2]
 8009e2e:	70c1      	strb	r1, [r0, #3]
 8009e30:	1d03      	adds	r3, r0, #4
 8009e32:	e7f1      	b.n	8009e18 <__exponent+0x58>

08009e34 <_printf_float>:
 8009e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e38:	b091      	sub	sp, #68	@ 0x44
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009e40:	4616      	mov	r6, r2
 8009e42:	461f      	mov	r7, r3
 8009e44:	4605      	mov	r5, r0
 8009e46:	f000 fcbf 	bl	800a7c8 <_localeconv_r>
 8009e4a:	6803      	ldr	r3, [r0, #0]
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	9308      	str	r3, [sp, #32]
 8009e50:	f7f6 f97e 	bl	8000150 <strlen>
 8009e54:	2300      	movs	r3, #0
 8009e56:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e58:	f8d8 3000 	ldr.w	r3, [r8]
 8009e5c:	9009      	str	r0, [sp, #36]	@ 0x24
 8009e5e:	3307      	adds	r3, #7
 8009e60:	f023 0307 	bic.w	r3, r3, #7
 8009e64:	f103 0208 	add.w	r2, r3, #8
 8009e68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009e6c:	f8d4 b000 	ldr.w	fp, [r4]
 8009e70:	f8c8 2000 	str.w	r2, [r8]
 8009e74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009e7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e7e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009e82:	f04f 32ff 	mov.w	r2, #4294967295
 8009e86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009e8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009e8e:	4b9c      	ldr	r3, [pc, #624]	@ (800a100 <_printf_float+0x2cc>)
 8009e90:	f7f6 fdbc 	bl	8000a0c <__aeabi_dcmpun>
 8009e94:	bb70      	cbnz	r0, 8009ef4 <_printf_float+0xc0>
 8009e96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e9e:	4b98      	ldr	r3, [pc, #608]	@ (800a100 <_printf_float+0x2cc>)
 8009ea0:	f7f6 fd96 	bl	80009d0 <__aeabi_dcmple>
 8009ea4:	bb30      	cbnz	r0, 8009ef4 <_printf_float+0xc0>
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	4640      	mov	r0, r8
 8009eac:	4649      	mov	r1, r9
 8009eae:	f7f6 fd85 	bl	80009bc <__aeabi_dcmplt>
 8009eb2:	b110      	cbz	r0, 8009eba <_printf_float+0x86>
 8009eb4:	232d      	movs	r3, #45	@ 0x2d
 8009eb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009eba:	4a92      	ldr	r2, [pc, #584]	@ (800a104 <_printf_float+0x2d0>)
 8009ebc:	4b92      	ldr	r3, [pc, #584]	@ (800a108 <_printf_float+0x2d4>)
 8009ebe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009ec2:	bf8c      	ite	hi
 8009ec4:	4690      	movhi	r8, r2
 8009ec6:	4698      	movls	r8, r3
 8009ec8:	2303      	movs	r3, #3
 8009eca:	f04f 0900 	mov.w	r9, #0
 8009ece:	6123      	str	r3, [r4, #16]
 8009ed0:	f02b 0304 	bic.w	r3, fp, #4
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	4633      	mov	r3, r6
 8009ed8:	4621      	mov	r1, r4
 8009eda:	4628      	mov	r0, r5
 8009edc:	9700      	str	r7, [sp, #0]
 8009ede:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009ee0:	f000 f9d4 	bl	800a28c <_printf_common>
 8009ee4:	3001      	adds	r0, #1
 8009ee6:	f040 8090 	bne.w	800a00a <_printf_float+0x1d6>
 8009eea:	f04f 30ff 	mov.w	r0, #4294967295
 8009eee:	b011      	add	sp, #68	@ 0x44
 8009ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	464b      	mov	r3, r9
 8009ef8:	4640      	mov	r0, r8
 8009efa:	4649      	mov	r1, r9
 8009efc:	f7f6 fd86 	bl	8000a0c <__aeabi_dcmpun>
 8009f00:	b148      	cbz	r0, 8009f16 <_printf_float+0xe2>
 8009f02:	464b      	mov	r3, r9
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	bfb8      	it	lt
 8009f08:	232d      	movlt	r3, #45	@ 0x2d
 8009f0a:	4a80      	ldr	r2, [pc, #512]	@ (800a10c <_printf_float+0x2d8>)
 8009f0c:	bfb8      	it	lt
 8009f0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009f12:	4b7f      	ldr	r3, [pc, #508]	@ (800a110 <_printf_float+0x2dc>)
 8009f14:	e7d3      	b.n	8009ebe <_printf_float+0x8a>
 8009f16:	6863      	ldr	r3, [r4, #4]
 8009f18:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009f1c:	1c5a      	adds	r2, r3, #1
 8009f1e:	d13f      	bne.n	8009fa0 <_printf_float+0x16c>
 8009f20:	2306      	movs	r3, #6
 8009f22:	6063      	str	r3, [r4, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009f2a:	6023      	str	r3, [r4, #0]
 8009f2c:	9206      	str	r2, [sp, #24]
 8009f2e:	aa0e      	add	r2, sp, #56	@ 0x38
 8009f30:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009f34:	aa0d      	add	r2, sp, #52	@ 0x34
 8009f36:	9203      	str	r2, [sp, #12]
 8009f38:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009f3c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009f40:	6863      	ldr	r3, [r4, #4]
 8009f42:	4642      	mov	r2, r8
 8009f44:	9300      	str	r3, [sp, #0]
 8009f46:	4628      	mov	r0, r5
 8009f48:	464b      	mov	r3, r9
 8009f4a:	910a      	str	r1, [sp, #40]	@ 0x28
 8009f4c:	f7ff fed4 	bl	8009cf8 <__cvt>
 8009f50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f52:	4680      	mov	r8, r0
 8009f54:	2947      	cmp	r1, #71	@ 0x47
 8009f56:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009f58:	d128      	bne.n	8009fac <_printf_float+0x178>
 8009f5a:	1cc8      	adds	r0, r1, #3
 8009f5c:	db02      	blt.n	8009f64 <_printf_float+0x130>
 8009f5e:	6863      	ldr	r3, [r4, #4]
 8009f60:	4299      	cmp	r1, r3
 8009f62:	dd40      	ble.n	8009fe6 <_printf_float+0x1b2>
 8009f64:	f1aa 0a02 	sub.w	sl, sl, #2
 8009f68:	fa5f fa8a 	uxtb.w	sl, sl
 8009f6c:	4652      	mov	r2, sl
 8009f6e:	3901      	subs	r1, #1
 8009f70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009f74:	910d      	str	r1, [sp, #52]	@ 0x34
 8009f76:	f7ff ff23 	bl	8009dc0 <__exponent>
 8009f7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f7c:	4681      	mov	r9, r0
 8009f7e:	1813      	adds	r3, r2, r0
 8009f80:	2a01      	cmp	r2, #1
 8009f82:	6123      	str	r3, [r4, #16]
 8009f84:	dc02      	bgt.n	8009f8c <_printf_float+0x158>
 8009f86:	6822      	ldr	r2, [r4, #0]
 8009f88:	07d2      	lsls	r2, r2, #31
 8009f8a:	d501      	bpl.n	8009f90 <_printf_float+0x15c>
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	6123      	str	r3, [r4, #16]
 8009f90:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d09e      	beq.n	8009ed6 <_printf_float+0xa2>
 8009f98:	232d      	movs	r3, #45	@ 0x2d
 8009f9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f9e:	e79a      	b.n	8009ed6 <_printf_float+0xa2>
 8009fa0:	2947      	cmp	r1, #71	@ 0x47
 8009fa2:	d1bf      	bne.n	8009f24 <_printf_float+0xf0>
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d1bd      	bne.n	8009f24 <_printf_float+0xf0>
 8009fa8:	2301      	movs	r3, #1
 8009faa:	e7ba      	b.n	8009f22 <_printf_float+0xee>
 8009fac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009fb0:	d9dc      	bls.n	8009f6c <_printf_float+0x138>
 8009fb2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009fb6:	d118      	bne.n	8009fea <_printf_float+0x1b6>
 8009fb8:	2900      	cmp	r1, #0
 8009fba:	6863      	ldr	r3, [r4, #4]
 8009fbc:	dd0b      	ble.n	8009fd6 <_printf_float+0x1a2>
 8009fbe:	6121      	str	r1, [r4, #16]
 8009fc0:	b913      	cbnz	r3, 8009fc8 <_printf_float+0x194>
 8009fc2:	6822      	ldr	r2, [r4, #0]
 8009fc4:	07d0      	lsls	r0, r2, #31
 8009fc6:	d502      	bpl.n	8009fce <_printf_float+0x19a>
 8009fc8:	3301      	adds	r3, #1
 8009fca:	440b      	add	r3, r1
 8009fcc:	6123      	str	r3, [r4, #16]
 8009fce:	f04f 0900 	mov.w	r9, #0
 8009fd2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009fd4:	e7dc      	b.n	8009f90 <_printf_float+0x15c>
 8009fd6:	b913      	cbnz	r3, 8009fde <_printf_float+0x1aa>
 8009fd8:	6822      	ldr	r2, [r4, #0]
 8009fda:	07d2      	lsls	r2, r2, #31
 8009fdc:	d501      	bpl.n	8009fe2 <_printf_float+0x1ae>
 8009fde:	3302      	adds	r3, #2
 8009fe0:	e7f4      	b.n	8009fcc <_printf_float+0x198>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e7f2      	b.n	8009fcc <_printf_float+0x198>
 8009fe6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009fea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fec:	4299      	cmp	r1, r3
 8009fee:	db05      	blt.n	8009ffc <_printf_float+0x1c8>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	6121      	str	r1, [r4, #16]
 8009ff4:	07d8      	lsls	r0, r3, #31
 8009ff6:	d5ea      	bpl.n	8009fce <_printf_float+0x19a>
 8009ff8:	1c4b      	adds	r3, r1, #1
 8009ffa:	e7e7      	b.n	8009fcc <_printf_float+0x198>
 8009ffc:	2900      	cmp	r1, #0
 8009ffe:	bfcc      	ite	gt
 800a000:	2201      	movgt	r2, #1
 800a002:	f1c1 0202 	rsble	r2, r1, #2
 800a006:	4413      	add	r3, r2
 800a008:	e7e0      	b.n	8009fcc <_printf_float+0x198>
 800a00a:	6823      	ldr	r3, [r4, #0]
 800a00c:	055a      	lsls	r2, r3, #21
 800a00e:	d407      	bmi.n	800a020 <_printf_float+0x1ec>
 800a010:	6923      	ldr	r3, [r4, #16]
 800a012:	4642      	mov	r2, r8
 800a014:	4631      	mov	r1, r6
 800a016:	4628      	mov	r0, r5
 800a018:	47b8      	blx	r7
 800a01a:	3001      	adds	r0, #1
 800a01c:	d12b      	bne.n	800a076 <_printf_float+0x242>
 800a01e:	e764      	b.n	8009eea <_printf_float+0xb6>
 800a020:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a024:	f240 80dc 	bls.w	800a1e0 <_printf_float+0x3ac>
 800a028:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a02c:	2200      	movs	r2, #0
 800a02e:	2300      	movs	r3, #0
 800a030:	f7f6 fcba 	bl	80009a8 <__aeabi_dcmpeq>
 800a034:	2800      	cmp	r0, #0
 800a036:	d033      	beq.n	800a0a0 <_printf_float+0x26c>
 800a038:	2301      	movs	r3, #1
 800a03a:	4631      	mov	r1, r6
 800a03c:	4628      	mov	r0, r5
 800a03e:	4a35      	ldr	r2, [pc, #212]	@ (800a114 <_printf_float+0x2e0>)
 800a040:	47b8      	blx	r7
 800a042:	3001      	adds	r0, #1
 800a044:	f43f af51 	beq.w	8009eea <_printf_float+0xb6>
 800a048:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800a04c:	4543      	cmp	r3, r8
 800a04e:	db02      	blt.n	800a056 <_printf_float+0x222>
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	07d8      	lsls	r0, r3, #31
 800a054:	d50f      	bpl.n	800a076 <_printf_float+0x242>
 800a056:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a05a:	4631      	mov	r1, r6
 800a05c:	4628      	mov	r0, r5
 800a05e:	47b8      	blx	r7
 800a060:	3001      	adds	r0, #1
 800a062:	f43f af42 	beq.w	8009eea <_printf_float+0xb6>
 800a066:	f04f 0900 	mov.w	r9, #0
 800a06a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a06e:	f104 0a1a 	add.w	sl, r4, #26
 800a072:	45c8      	cmp	r8, r9
 800a074:	dc09      	bgt.n	800a08a <_printf_float+0x256>
 800a076:	6823      	ldr	r3, [r4, #0]
 800a078:	079b      	lsls	r3, r3, #30
 800a07a:	f100 8102 	bmi.w	800a282 <_printf_float+0x44e>
 800a07e:	68e0      	ldr	r0, [r4, #12]
 800a080:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a082:	4298      	cmp	r0, r3
 800a084:	bfb8      	it	lt
 800a086:	4618      	movlt	r0, r3
 800a088:	e731      	b.n	8009eee <_printf_float+0xba>
 800a08a:	2301      	movs	r3, #1
 800a08c:	4652      	mov	r2, sl
 800a08e:	4631      	mov	r1, r6
 800a090:	4628      	mov	r0, r5
 800a092:	47b8      	blx	r7
 800a094:	3001      	adds	r0, #1
 800a096:	f43f af28 	beq.w	8009eea <_printf_float+0xb6>
 800a09a:	f109 0901 	add.w	r9, r9, #1
 800a09e:	e7e8      	b.n	800a072 <_printf_float+0x23e>
 800a0a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	dc38      	bgt.n	800a118 <_printf_float+0x2e4>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	4631      	mov	r1, r6
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	4a19      	ldr	r2, [pc, #100]	@ (800a114 <_printf_float+0x2e0>)
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f af1a 	beq.w	8009eea <_printf_float+0xb6>
 800a0b6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800a0ba:	ea59 0303 	orrs.w	r3, r9, r3
 800a0be:	d102      	bne.n	800a0c6 <_printf_float+0x292>
 800a0c0:	6823      	ldr	r3, [r4, #0]
 800a0c2:	07d9      	lsls	r1, r3, #31
 800a0c4:	d5d7      	bpl.n	800a076 <_printf_float+0x242>
 800a0c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	4628      	mov	r0, r5
 800a0ce:	47b8      	blx	r7
 800a0d0:	3001      	adds	r0, #1
 800a0d2:	f43f af0a 	beq.w	8009eea <_printf_float+0xb6>
 800a0d6:	f04f 0a00 	mov.w	sl, #0
 800a0da:	f104 0b1a 	add.w	fp, r4, #26
 800a0de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0e0:	425b      	negs	r3, r3
 800a0e2:	4553      	cmp	r3, sl
 800a0e4:	dc01      	bgt.n	800a0ea <_printf_float+0x2b6>
 800a0e6:	464b      	mov	r3, r9
 800a0e8:	e793      	b.n	800a012 <_printf_float+0x1de>
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	465a      	mov	r2, fp
 800a0ee:	4631      	mov	r1, r6
 800a0f0:	4628      	mov	r0, r5
 800a0f2:	47b8      	blx	r7
 800a0f4:	3001      	adds	r0, #1
 800a0f6:	f43f aef8 	beq.w	8009eea <_printf_float+0xb6>
 800a0fa:	f10a 0a01 	add.w	sl, sl, #1
 800a0fe:	e7ee      	b.n	800a0de <_printf_float+0x2aa>
 800a100:	7fefffff 	.word	0x7fefffff
 800a104:	0800c6f2 	.word	0x0800c6f2
 800a108:	0800c6ee 	.word	0x0800c6ee
 800a10c:	0800c6fa 	.word	0x0800c6fa
 800a110:	0800c6f6 	.word	0x0800c6f6
 800a114:	0800c6fe 	.word	0x0800c6fe
 800a118:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a11a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a11e:	4553      	cmp	r3, sl
 800a120:	bfa8      	it	ge
 800a122:	4653      	movge	r3, sl
 800a124:	2b00      	cmp	r3, #0
 800a126:	4699      	mov	r9, r3
 800a128:	dc36      	bgt.n	800a198 <_printf_float+0x364>
 800a12a:	f04f 0b00 	mov.w	fp, #0
 800a12e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a132:	f104 021a 	add.w	r2, r4, #26
 800a136:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a138:	930a      	str	r3, [sp, #40]	@ 0x28
 800a13a:	eba3 0309 	sub.w	r3, r3, r9
 800a13e:	455b      	cmp	r3, fp
 800a140:	dc31      	bgt.n	800a1a6 <_printf_float+0x372>
 800a142:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a144:	459a      	cmp	sl, r3
 800a146:	dc3a      	bgt.n	800a1be <_printf_float+0x38a>
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	07da      	lsls	r2, r3, #31
 800a14c:	d437      	bmi.n	800a1be <_printf_float+0x38a>
 800a14e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a150:	ebaa 0903 	sub.w	r9, sl, r3
 800a154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a156:	ebaa 0303 	sub.w	r3, sl, r3
 800a15a:	4599      	cmp	r9, r3
 800a15c:	bfa8      	it	ge
 800a15e:	4699      	movge	r9, r3
 800a160:	f1b9 0f00 	cmp.w	r9, #0
 800a164:	dc33      	bgt.n	800a1ce <_printf_float+0x39a>
 800a166:	f04f 0800 	mov.w	r8, #0
 800a16a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a16e:	f104 0b1a 	add.w	fp, r4, #26
 800a172:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a174:	ebaa 0303 	sub.w	r3, sl, r3
 800a178:	eba3 0309 	sub.w	r3, r3, r9
 800a17c:	4543      	cmp	r3, r8
 800a17e:	f77f af7a 	ble.w	800a076 <_printf_float+0x242>
 800a182:	2301      	movs	r3, #1
 800a184:	465a      	mov	r2, fp
 800a186:	4631      	mov	r1, r6
 800a188:	4628      	mov	r0, r5
 800a18a:	47b8      	blx	r7
 800a18c:	3001      	adds	r0, #1
 800a18e:	f43f aeac 	beq.w	8009eea <_printf_float+0xb6>
 800a192:	f108 0801 	add.w	r8, r8, #1
 800a196:	e7ec      	b.n	800a172 <_printf_float+0x33e>
 800a198:	4642      	mov	r2, r8
 800a19a:	4631      	mov	r1, r6
 800a19c:	4628      	mov	r0, r5
 800a19e:	47b8      	blx	r7
 800a1a0:	3001      	adds	r0, #1
 800a1a2:	d1c2      	bne.n	800a12a <_printf_float+0x2f6>
 800a1a4:	e6a1      	b.n	8009eea <_printf_float+0xb6>
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	4631      	mov	r1, r6
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	920a      	str	r2, [sp, #40]	@ 0x28
 800a1ae:	47b8      	blx	r7
 800a1b0:	3001      	adds	r0, #1
 800a1b2:	f43f ae9a 	beq.w	8009eea <_printf_float+0xb6>
 800a1b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1b8:	f10b 0b01 	add.w	fp, fp, #1
 800a1bc:	e7bb      	b.n	800a136 <_printf_float+0x302>
 800a1be:	4631      	mov	r1, r6
 800a1c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	47b8      	blx	r7
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	d1c0      	bne.n	800a14e <_printf_float+0x31a>
 800a1cc:	e68d      	b.n	8009eea <_printf_float+0xb6>
 800a1ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1d0:	464b      	mov	r3, r9
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	4442      	add	r2, r8
 800a1d8:	47b8      	blx	r7
 800a1da:	3001      	adds	r0, #1
 800a1dc:	d1c3      	bne.n	800a166 <_printf_float+0x332>
 800a1de:	e684      	b.n	8009eea <_printf_float+0xb6>
 800a1e0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a1e4:	f1ba 0f01 	cmp.w	sl, #1
 800a1e8:	dc01      	bgt.n	800a1ee <_printf_float+0x3ba>
 800a1ea:	07db      	lsls	r3, r3, #31
 800a1ec:	d536      	bpl.n	800a25c <_printf_float+0x428>
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	4642      	mov	r2, r8
 800a1f2:	4631      	mov	r1, r6
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	47b8      	blx	r7
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	f43f ae76 	beq.w	8009eea <_printf_float+0xb6>
 800a1fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a202:	4631      	mov	r1, r6
 800a204:	4628      	mov	r0, r5
 800a206:	47b8      	blx	r7
 800a208:	3001      	adds	r0, #1
 800a20a:	f43f ae6e 	beq.w	8009eea <_printf_float+0xb6>
 800a20e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a212:	2200      	movs	r2, #0
 800a214:	2300      	movs	r3, #0
 800a216:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a21a:	f7f6 fbc5 	bl	80009a8 <__aeabi_dcmpeq>
 800a21e:	b9c0      	cbnz	r0, 800a252 <_printf_float+0x41e>
 800a220:	4653      	mov	r3, sl
 800a222:	f108 0201 	add.w	r2, r8, #1
 800a226:	4631      	mov	r1, r6
 800a228:	4628      	mov	r0, r5
 800a22a:	47b8      	blx	r7
 800a22c:	3001      	adds	r0, #1
 800a22e:	d10c      	bne.n	800a24a <_printf_float+0x416>
 800a230:	e65b      	b.n	8009eea <_printf_float+0xb6>
 800a232:	2301      	movs	r3, #1
 800a234:	465a      	mov	r2, fp
 800a236:	4631      	mov	r1, r6
 800a238:	4628      	mov	r0, r5
 800a23a:	47b8      	blx	r7
 800a23c:	3001      	adds	r0, #1
 800a23e:	f43f ae54 	beq.w	8009eea <_printf_float+0xb6>
 800a242:	f108 0801 	add.w	r8, r8, #1
 800a246:	45d0      	cmp	r8, sl
 800a248:	dbf3      	blt.n	800a232 <_printf_float+0x3fe>
 800a24a:	464b      	mov	r3, r9
 800a24c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a250:	e6e0      	b.n	800a014 <_printf_float+0x1e0>
 800a252:	f04f 0800 	mov.w	r8, #0
 800a256:	f104 0b1a 	add.w	fp, r4, #26
 800a25a:	e7f4      	b.n	800a246 <_printf_float+0x412>
 800a25c:	2301      	movs	r3, #1
 800a25e:	4642      	mov	r2, r8
 800a260:	e7e1      	b.n	800a226 <_printf_float+0x3f2>
 800a262:	2301      	movs	r3, #1
 800a264:	464a      	mov	r2, r9
 800a266:	4631      	mov	r1, r6
 800a268:	4628      	mov	r0, r5
 800a26a:	47b8      	blx	r7
 800a26c:	3001      	adds	r0, #1
 800a26e:	f43f ae3c 	beq.w	8009eea <_printf_float+0xb6>
 800a272:	f108 0801 	add.w	r8, r8, #1
 800a276:	68e3      	ldr	r3, [r4, #12]
 800a278:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a27a:	1a5b      	subs	r3, r3, r1
 800a27c:	4543      	cmp	r3, r8
 800a27e:	dcf0      	bgt.n	800a262 <_printf_float+0x42e>
 800a280:	e6fd      	b.n	800a07e <_printf_float+0x24a>
 800a282:	f04f 0800 	mov.w	r8, #0
 800a286:	f104 0919 	add.w	r9, r4, #25
 800a28a:	e7f4      	b.n	800a276 <_printf_float+0x442>

0800a28c <_printf_common>:
 800a28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a290:	4616      	mov	r6, r2
 800a292:	4698      	mov	r8, r3
 800a294:	688a      	ldr	r2, [r1, #8]
 800a296:	690b      	ldr	r3, [r1, #16]
 800a298:	4607      	mov	r7, r0
 800a29a:	4293      	cmp	r3, r2
 800a29c:	bfb8      	it	lt
 800a29e:	4613      	movlt	r3, r2
 800a2a0:	6033      	str	r3, [r6, #0]
 800a2a2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a2a6:	460c      	mov	r4, r1
 800a2a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2ac:	b10a      	cbz	r2, 800a2b2 <_printf_common+0x26>
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	6033      	str	r3, [r6, #0]
 800a2b2:	6823      	ldr	r3, [r4, #0]
 800a2b4:	0699      	lsls	r1, r3, #26
 800a2b6:	bf42      	ittt	mi
 800a2b8:	6833      	ldrmi	r3, [r6, #0]
 800a2ba:	3302      	addmi	r3, #2
 800a2bc:	6033      	strmi	r3, [r6, #0]
 800a2be:	6825      	ldr	r5, [r4, #0]
 800a2c0:	f015 0506 	ands.w	r5, r5, #6
 800a2c4:	d106      	bne.n	800a2d4 <_printf_common+0x48>
 800a2c6:	f104 0a19 	add.w	sl, r4, #25
 800a2ca:	68e3      	ldr	r3, [r4, #12]
 800a2cc:	6832      	ldr	r2, [r6, #0]
 800a2ce:	1a9b      	subs	r3, r3, r2
 800a2d0:	42ab      	cmp	r3, r5
 800a2d2:	dc2b      	bgt.n	800a32c <_printf_common+0xa0>
 800a2d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2d8:	6822      	ldr	r2, [r4, #0]
 800a2da:	3b00      	subs	r3, #0
 800a2dc:	bf18      	it	ne
 800a2de:	2301      	movne	r3, #1
 800a2e0:	0692      	lsls	r2, r2, #26
 800a2e2:	d430      	bmi.n	800a346 <_printf_common+0xba>
 800a2e4:	4641      	mov	r1, r8
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a2ec:	47c8      	blx	r9
 800a2ee:	3001      	adds	r0, #1
 800a2f0:	d023      	beq.n	800a33a <_printf_common+0xae>
 800a2f2:	6823      	ldr	r3, [r4, #0]
 800a2f4:	6922      	ldr	r2, [r4, #16]
 800a2f6:	f003 0306 	and.w	r3, r3, #6
 800a2fa:	2b04      	cmp	r3, #4
 800a2fc:	bf14      	ite	ne
 800a2fe:	2500      	movne	r5, #0
 800a300:	6833      	ldreq	r3, [r6, #0]
 800a302:	f04f 0600 	mov.w	r6, #0
 800a306:	bf08      	it	eq
 800a308:	68e5      	ldreq	r5, [r4, #12]
 800a30a:	f104 041a 	add.w	r4, r4, #26
 800a30e:	bf08      	it	eq
 800a310:	1aed      	subeq	r5, r5, r3
 800a312:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a316:	bf08      	it	eq
 800a318:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a31c:	4293      	cmp	r3, r2
 800a31e:	bfc4      	itt	gt
 800a320:	1a9b      	subgt	r3, r3, r2
 800a322:	18ed      	addgt	r5, r5, r3
 800a324:	42b5      	cmp	r5, r6
 800a326:	d11a      	bne.n	800a35e <_printf_common+0xd2>
 800a328:	2000      	movs	r0, #0
 800a32a:	e008      	b.n	800a33e <_printf_common+0xb2>
 800a32c:	2301      	movs	r3, #1
 800a32e:	4652      	mov	r2, sl
 800a330:	4641      	mov	r1, r8
 800a332:	4638      	mov	r0, r7
 800a334:	47c8      	blx	r9
 800a336:	3001      	adds	r0, #1
 800a338:	d103      	bne.n	800a342 <_printf_common+0xb6>
 800a33a:	f04f 30ff 	mov.w	r0, #4294967295
 800a33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a342:	3501      	adds	r5, #1
 800a344:	e7c1      	b.n	800a2ca <_printf_common+0x3e>
 800a346:	2030      	movs	r0, #48	@ 0x30
 800a348:	18e1      	adds	r1, r4, r3
 800a34a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a34e:	1c5a      	adds	r2, r3, #1
 800a350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a354:	4422      	add	r2, r4
 800a356:	3302      	adds	r3, #2
 800a358:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a35c:	e7c2      	b.n	800a2e4 <_printf_common+0x58>
 800a35e:	2301      	movs	r3, #1
 800a360:	4622      	mov	r2, r4
 800a362:	4641      	mov	r1, r8
 800a364:	4638      	mov	r0, r7
 800a366:	47c8      	blx	r9
 800a368:	3001      	adds	r0, #1
 800a36a:	d0e6      	beq.n	800a33a <_printf_common+0xae>
 800a36c:	3601      	adds	r6, #1
 800a36e:	e7d9      	b.n	800a324 <_printf_common+0x98>

0800a370 <_printf_i>:
 800a370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a374:	7e0f      	ldrb	r7, [r1, #24]
 800a376:	4691      	mov	r9, r2
 800a378:	2f78      	cmp	r7, #120	@ 0x78
 800a37a:	4680      	mov	r8, r0
 800a37c:	460c      	mov	r4, r1
 800a37e:	469a      	mov	sl, r3
 800a380:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a386:	d807      	bhi.n	800a398 <_printf_i+0x28>
 800a388:	2f62      	cmp	r7, #98	@ 0x62
 800a38a:	d80a      	bhi.n	800a3a2 <_printf_i+0x32>
 800a38c:	2f00      	cmp	r7, #0
 800a38e:	f000 80d1 	beq.w	800a534 <_printf_i+0x1c4>
 800a392:	2f58      	cmp	r7, #88	@ 0x58
 800a394:	f000 80b8 	beq.w	800a508 <_printf_i+0x198>
 800a398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a39c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a3a0:	e03a      	b.n	800a418 <_printf_i+0xa8>
 800a3a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a3a6:	2b15      	cmp	r3, #21
 800a3a8:	d8f6      	bhi.n	800a398 <_printf_i+0x28>
 800a3aa:	a101      	add	r1, pc, #4	@ (adr r1, 800a3b0 <_printf_i+0x40>)
 800a3ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3b0:	0800a409 	.word	0x0800a409
 800a3b4:	0800a41d 	.word	0x0800a41d
 800a3b8:	0800a399 	.word	0x0800a399
 800a3bc:	0800a399 	.word	0x0800a399
 800a3c0:	0800a399 	.word	0x0800a399
 800a3c4:	0800a399 	.word	0x0800a399
 800a3c8:	0800a41d 	.word	0x0800a41d
 800a3cc:	0800a399 	.word	0x0800a399
 800a3d0:	0800a399 	.word	0x0800a399
 800a3d4:	0800a399 	.word	0x0800a399
 800a3d8:	0800a399 	.word	0x0800a399
 800a3dc:	0800a51b 	.word	0x0800a51b
 800a3e0:	0800a447 	.word	0x0800a447
 800a3e4:	0800a4d5 	.word	0x0800a4d5
 800a3e8:	0800a399 	.word	0x0800a399
 800a3ec:	0800a399 	.word	0x0800a399
 800a3f0:	0800a53d 	.word	0x0800a53d
 800a3f4:	0800a399 	.word	0x0800a399
 800a3f8:	0800a447 	.word	0x0800a447
 800a3fc:	0800a399 	.word	0x0800a399
 800a400:	0800a399 	.word	0x0800a399
 800a404:	0800a4dd 	.word	0x0800a4dd
 800a408:	6833      	ldr	r3, [r6, #0]
 800a40a:	1d1a      	adds	r2, r3, #4
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	6032      	str	r2, [r6, #0]
 800a410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a418:	2301      	movs	r3, #1
 800a41a:	e09c      	b.n	800a556 <_printf_i+0x1e6>
 800a41c:	6833      	ldr	r3, [r6, #0]
 800a41e:	6820      	ldr	r0, [r4, #0]
 800a420:	1d19      	adds	r1, r3, #4
 800a422:	6031      	str	r1, [r6, #0]
 800a424:	0606      	lsls	r6, r0, #24
 800a426:	d501      	bpl.n	800a42c <_printf_i+0xbc>
 800a428:	681d      	ldr	r5, [r3, #0]
 800a42a:	e003      	b.n	800a434 <_printf_i+0xc4>
 800a42c:	0645      	lsls	r5, r0, #25
 800a42e:	d5fb      	bpl.n	800a428 <_printf_i+0xb8>
 800a430:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a434:	2d00      	cmp	r5, #0
 800a436:	da03      	bge.n	800a440 <_printf_i+0xd0>
 800a438:	232d      	movs	r3, #45	@ 0x2d
 800a43a:	426d      	negs	r5, r5
 800a43c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a440:	230a      	movs	r3, #10
 800a442:	4858      	ldr	r0, [pc, #352]	@ (800a5a4 <_printf_i+0x234>)
 800a444:	e011      	b.n	800a46a <_printf_i+0xfa>
 800a446:	6821      	ldr	r1, [r4, #0]
 800a448:	6833      	ldr	r3, [r6, #0]
 800a44a:	0608      	lsls	r0, r1, #24
 800a44c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a450:	d402      	bmi.n	800a458 <_printf_i+0xe8>
 800a452:	0649      	lsls	r1, r1, #25
 800a454:	bf48      	it	mi
 800a456:	b2ad      	uxthmi	r5, r5
 800a458:	2f6f      	cmp	r7, #111	@ 0x6f
 800a45a:	6033      	str	r3, [r6, #0]
 800a45c:	bf14      	ite	ne
 800a45e:	230a      	movne	r3, #10
 800a460:	2308      	moveq	r3, #8
 800a462:	4850      	ldr	r0, [pc, #320]	@ (800a5a4 <_printf_i+0x234>)
 800a464:	2100      	movs	r1, #0
 800a466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a46a:	6866      	ldr	r6, [r4, #4]
 800a46c:	2e00      	cmp	r6, #0
 800a46e:	60a6      	str	r6, [r4, #8]
 800a470:	db05      	blt.n	800a47e <_printf_i+0x10e>
 800a472:	6821      	ldr	r1, [r4, #0]
 800a474:	432e      	orrs	r6, r5
 800a476:	f021 0104 	bic.w	r1, r1, #4
 800a47a:	6021      	str	r1, [r4, #0]
 800a47c:	d04b      	beq.n	800a516 <_printf_i+0x1a6>
 800a47e:	4616      	mov	r6, r2
 800a480:	fbb5 f1f3 	udiv	r1, r5, r3
 800a484:	fb03 5711 	mls	r7, r3, r1, r5
 800a488:	5dc7      	ldrb	r7, [r0, r7]
 800a48a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a48e:	462f      	mov	r7, r5
 800a490:	42bb      	cmp	r3, r7
 800a492:	460d      	mov	r5, r1
 800a494:	d9f4      	bls.n	800a480 <_printf_i+0x110>
 800a496:	2b08      	cmp	r3, #8
 800a498:	d10b      	bne.n	800a4b2 <_printf_i+0x142>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	07df      	lsls	r7, r3, #31
 800a49e:	d508      	bpl.n	800a4b2 <_printf_i+0x142>
 800a4a0:	6923      	ldr	r3, [r4, #16]
 800a4a2:	6861      	ldr	r1, [r4, #4]
 800a4a4:	4299      	cmp	r1, r3
 800a4a6:	bfde      	ittt	le
 800a4a8:	2330      	movle	r3, #48	@ 0x30
 800a4aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4b2:	1b92      	subs	r2, r2, r6
 800a4b4:	6122      	str	r2, [r4, #16]
 800a4b6:	464b      	mov	r3, r9
 800a4b8:	4621      	mov	r1, r4
 800a4ba:	4640      	mov	r0, r8
 800a4bc:	f8cd a000 	str.w	sl, [sp]
 800a4c0:	aa03      	add	r2, sp, #12
 800a4c2:	f7ff fee3 	bl	800a28c <_printf_common>
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	d14a      	bne.n	800a560 <_printf_i+0x1f0>
 800a4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ce:	b004      	add	sp, #16
 800a4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	f043 0320 	orr.w	r3, r3, #32
 800a4da:	6023      	str	r3, [r4, #0]
 800a4dc:	2778      	movs	r7, #120	@ 0x78
 800a4de:	4832      	ldr	r0, [pc, #200]	@ (800a5a8 <_printf_i+0x238>)
 800a4e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	6831      	ldr	r1, [r6, #0]
 800a4e8:	061f      	lsls	r7, r3, #24
 800a4ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800a4ee:	d402      	bmi.n	800a4f6 <_printf_i+0x186>
 800a4f0:	065f      	lsls	r7, r3, #25
 800a4f2:	bf48      	it	mi
 800a4f4:	b2ad      	uxthmi	r5, r5
 800a4f6:	6031      	str	r1, [r6, #0]
 800a4f8:	07d9      	lsls	r1, r3, #31
 800a4fa:	bf44      	itt	mi
 800a4fc:	f043 0320 	orrmi.w	r3, r3, #32
 800a500:	6023      	strmi	r3, [r4, #0]
 800a502:	b11d      	cbz	r5, 800a50c <_printf_i+0x19c>
 800a504:	2310      	movs	r3, #16
 800a506:	e7ad      	b.n	800a464 <_printf_i+0xf4>
 800a508:	4826      	ldr	r0, [pc, #152]	@ (800a5a4 <_printf_i+0x234>)
 800a50a:	e7e9      	b.n	800a4e0 <_printf_i+0x170>
 800a50c:	6823      	ldr	r3, [r4, #0]
 800a50e:	f023 0320 	bic.w	r3, r3, #32
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	e7f6      	b.n	800a504 <_printf_i+0x194>
 800a516:	4616      	mov	r6, r2
 800a518:	e7bd      	b.n	800a496 <_printf_i+0x126>
 800a51a:	6833      	ldr	r3, [r6, #0]
 800a51c:	6825      	ldr	r5, [r4, #0]
 800a51e:	1d18      	adds	r0, r3, #4
 800a520:	6961      	ldr	r1, [r4, #20]
 800a522:	6030      	str	r0, [r6, #0]
 800a524:	062e      	lsls	r6, r5, #24
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	d501      	bpl.n	800a52e <_printf_i+0x1be>
 800a52a:	6019      	str	r1, [r3, #0]
 800a52c:	e002      	b.n	800a534 <_printf_i+0x1c4>
 800a52e:	0668      	lsls	r0, r5, #25
 800a530:	d5fb      	bpl.n	800a52a <_printf_i+0x1ba>
 800a532:	8019      	strh	r1, [r3, #0]
 800a534:	2300      	movs	r3, #0
 800a536:	4616      	mov	r6, r2
 800a538:	6123      	str	r3, [r4, #16]
 800a53a:	e7bc      	b.n	800a4b6 <_printf_i+0x146>
 800a53c:	6833      	ldr	r3, [r6, #0]
 800a53e:	2100      	movs	r1, #0
 800a540:	1d1a      	adds	r2, r3, #4
 800a542:	6032      	str	r2, [r6, #0]
 800a544:	681e      	ldr	r6, [r3, #0]
 800a546:	6862      	ldr	r2, [r4, #4]
 800a548:	4630      	mov	r0, r6
 800a54a:	f000 f9b4 	bl	800a8b6 <memchr>
 800a54e:	b108      	cbz	r0, 800a554 <_printf_i+0x1e4>
 800a550:	1b80      	subs	r0, r0, r6
 800a552:	6060      	str	r0, [r4, #4]
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	6123      	str	r3, [r4, #16]
 800a558:	2300      	movs	r3, #0
 800a55a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a55e:	e7aa      	b.n	800a4b6 <_printf_i+0x146>
 800a560:	4632      	mov	r2, r6
 800a562:	4649      	mov	r1, r9
 800a564:	4640      	mov	r0, r8
 800a566:	6923      	ldr	r3, [r4, #16]
 800a568:	47d0      	blx	sl
 800a56a:	3001      	adds	r0, #1
 800a56c:	d0ad      	beq.n	800a4ca <_printf_i+0x15a>
 800a56e:	6823      	ldr	r3, [r4, #0]
 800a570:	079b      	lsls	r3, r3, #30
 800a572:	d413      	bmi.n	800a59c <_printf_i+0x22c>
 800a574:	68e0      	ldr	r0, [r4, #12]
 800a576:	9b03      	ldr	r3, [sp, #12]
 800a578:	4298      	cmp	r0, r3
 800a57a:	bfb8      	it	lt
 800a57c:	4618      	movlt	r0, r3
 800a57e:	e7a6      	b.n	800a4ce <_printf_i+0x15e>
 800a580:	2301      	movs	r3, #1
 800a582:	4632      	mov	r2, r6
 800a584:	4649      	mov	r1, r9
 800a586:	4640      	mov	r0, r8
 800a588:	47d0      	blx	sl
 800a58a:	3001      	adds	r0, #1
 800a58c:	d09d      	beq.n	800a4ca <_printf_i+0x15a>
 800a58e:	3501      	adds	r5, #1
 800a590:	68e3      	ldr	r3, [r4, #12]
 800a592:	9903      	ldr	r1, [sp, #12]
 800a594:	1a5b      	subs	r3, r3, r1
 800a596:	42ab      	cmp	r3, r5
 800a598:	dcf2      	bgt.n	800a580 <_printf_i+0x210>
 800a59a:	e7eb      	b.n	800a574 <_printf_i+0x204>
 800a59c:	2500      	movs	r5, #0
 800a59e:	f104 0619 	add.w	r6, r4, #25
 800a5a2:	e7f5      	b.n	800a590 <_printf_i+0x220>
 800a5a4:	0800c700 	.word	0x0800c700
 800a5a8:	0800c711 	.word	0x0800c711

0800a5ac <std>:
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	b510      	push	{r4, lr}
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	e9c0 3300 	strd	r3, r3, [r0]
 800a5b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5ba:	6083      	str	r3, [r0, #8]
 800a5bc:	8181      	strh	r1, [r0, #12]
 800a5be:	6643      	str	r3, [r0, #100]	@ 0x64
 800a5c0:	81c2      	strh	r2, [r0, #14]
 800a5c2:	6183      	str	r3, [r0, #24]
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	2208      	movs	r2, #8
 800a5c8:	305c      	adds	r0, #92	@ 0x5c
 800a5ca:	f000 f8f4 	bl	800a7b6 <memset>
 800a5ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a604 <std+0x58>)
 800a5d0:	6224      	str	r4, [r4, #32]
 800a5d2:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5d4:	4b0c      	ldr	r3, [pc, #48]	@ (800a608 <std+0x5c>)
 800a5d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5d8:	4b0c      	ldr	r3, [pc, #48]	@ (800a60c <std+0x60>)
 800a5da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5dc:	4b0c      	ldr	r3, [pc, #48]	@ (800a610 <std+0x64>)
 800a5de:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5e0:	4b0c      	ldr	r3, [pc, #48]	@ (800a614 <std+0x68>)
 800a5e2:	429c      	cmp	r4, r3
 800a5e4:	d006      	beq.n	800a5f4 <std+0x48>
 800a5e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5ea:	4294      	cmp	r4, r2
 800a5ec:	d002      	beq.n	800a5f4 <std+0x48>
 800a5ee:	33d0      	adds	r3, #208	@ 0xd0
 800a5f0:	429c      	cmp	r4, r3
 800a5f2:	d105      	bne.n	800a600 <std+0x54>
 800a5f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5fc:	f000 b958 	b.w	800a8b0 <__retarget_lock_init_recursive>
 800a600:	bd10      	pop	{r4, pc}
 800a602:	bf00      	nop
 800a604:	0800a731 	.word	0x0800a731
 800a608:	0800a753 	.word	0x0800a753
 800a60c:	0800a78b 	.word	0x0800a78b
 800a610:	0800a7af 	.word	0x0800a7af
 800a614:	20001dd4 	.word	0x20001dd4

0800a618 <stdio_exit_handler>:
 800a618:	4a02      	ldr	r2, [pc, #8]	@ (800a624 <stdio_exit_handler+0xc>)
 800a61a:	4903      	ldr	r1, [pc, #12]	@ (800a628 <stdio_exit_handler+0x10>)
 800a61c:	4803      	ldr	r0, [pc, #12]	@ (800a62c <stdio_exit_handler+0x14>)
 800a61e:	f000 b869 	b.w	800a6f4 <_fwalk_sglue>
 800a622:	bf00      	nop
 800a624:	20000014 	.word	0x20000014
 800a628:	0800bf99 	.word	0x0800bf99
 800a62c:	20000024 	.word	0x20000024

0800a630 <cleanup_stdio>:
 800a630:	6841      	ldr	r1, [r0, #4]
 800a632:	4b0c      	ldr	r3, [pc, #48]	@ (800a664 <cleanup_stdio+0x34>)
 800a634:	b510      	push	{r4, lr}
 800a636:	4299      	cmp	r1, r3
 800a638:	4604      	mov	r4, r0
 800a63a:	d001      	beq.n	800a640 <cleanup_stdio+0x10>
 800a63c:	f001 fcac 	bl	800bf98 <_fflush_r>
 800a640:	68a1      	ldr	r1, [r4, #8]
 800a642:	4b09      	ldr	r3, [pc, #36]	@ (800a668 <cleanup_stdio+0x38>)
 800a644:	4299      	cmp	r1, r3
 800a646:	d002      	beq.n	800a64e <cleanup_stdio+0x1e>
 800a648:	4620      	mov	r0, r4
 800a64a:	f001 fca5 	bl	800bf98 <_fflush_r>
 800a64e:	68e1      	ldr	r1, [r4, #12]
 800a650:	4b06      	ldr	r3, [pc, #24]	@ (800a66c <cleanup_stdio+0x3c>)
 800a652:	4299      	cmp	r1, r3
 800a654:	d004      	beq.n	800a660 <cleanup_stdio+0x30>
 800a656:	4620      	mov	r0, r4
 800a658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a65c:	f001 bc9c 	b.w	800bf98 <_fflush_r>
 800a660:	bd10      	pop	{r4, pc}
 800a662:	bf00      	nop
 800a664:	20001dd4 	.word	0x20001dd4
 800a668:	20001e3c 	.word	0x20001e3c
 800a66c:	20001ea4 	.word	0x20001ea4

0800a670 <global_stdio_init.part.0>:
 800a670:	b510      	push	{r4, lr}
 800a672:	4b0b      	ldr	r3, [pc, #44]	@ (800a6a0 <global_stdio_init.part.0+0x30>)
 800a674:	4c0b      	ldr	r4, [pc, #44]	@ (800a6a4 <global_stdio_init.part.0+0x34>)
 800a676:	4a0c      	ldr	r2, [pc, #48]	@ (800a6a8 <global_stdio_init.part.0+0x38>)
 800a678:	4620      	mov	r0, r4
 800a67a:	601a      	str	r2, [r3, #0]
 800a67c:	2104      	movs	r1, #4
 800a67e:	2200      	movs	r2, #0
 800a680:	f7ff ff94 	bl	800a5ac <std>
 800a684:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a688:	2201      	movs	r2, #1
 800a68a:	2109      	movs	r1, #9
 800a68c:	f7ff ff8e 	bl	800a5ac <std>
 800a690:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a694:	2202      	movs	r2, #2
 800a696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a69a:	2112      	movs	r1, #18
 800a69c:	f7ff bf86 	b.w	800a5ac <std>
 800a6a0:	20001f0c 	.word	0x20001f0c
 800a6a4:	20001dd4 	.word	0x20001dd4
 800a6a8:	0800a619 	.word	0x0800a619

0800a6ac <__sfp_lock_acquire>:
 800a6ac:	4801      	ldr	r0, [pc, #4]	@ (800a6b4 <__sfp_lock_acquire+0x8>)
 800a6ae:	f000 b900 	b.w	800a8b2 <__retarget_lock_acquire_recursive>
 800a6b2:	bf00      	nop
 800a6b4:	20001f15 	.word	0x20001f15

0800a6b8 <__sfp_lock_release>:
 800a6b8:	4801      	ldr	r0, [pc, #4]	@ (800a6c0 <__sfp_lock_release+0x8>)
 800a6ba:	f000 b8fb 	b.w	800a8b4 <__retarget_lock_release_recursive>
 800a6be:	bf00      	nop
 800a6c0:	20001f15 	.word	0x20001f15

0800a6c4 <__sinit>:
 800a6c4:	b510      	push	{r4, lr}
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	f7ff fff0 	bl	800a6ac <__sfp_lock_acquire>
 800a6cc:	6a23      	ldr	r3, [r4, #32]
 800a6ce:	b11b      	cbz	r3, 800a6d8 <__sinit+0x14>
 800a6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6d4:	f7ff bff0 	b.w	800a6b8 <__sfp_lock_release>
 800a6d8:	4b04      	ldr	r3, [pc, #16]	@ (800a6ec <__sinit+0x28>)
 800a6da:	6223      	str	r3, [r4, #32]
 800a6dc:	4b04      	ldr	r3, [pc, #16]	@ (800a6f0 <__sinit+0x2c>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d1f5      	bne.n	800a6d0 <__sinit+0xc>
 800a6e4:	f7ff ffc4 	bl	800a670 <global_stdio_init.part.0>
 800a6e8:	e7f2      	b.n	800a6d0 <__sinit+0xc>
 800a6ea:	bf00      	nop
 800a6ec:	0800a631 	.word	0x0800a631
 800a6f0:	20001f0c 	.word	0x20001f0c

0800a6f4 <_fwalk_sglue>:
 800a6f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6f8:	4607      	mov	r7, r0
 800a6fa:	4688      	mov	r8, r1
 800a6fc:	4614      	mov	r4, r2
 800a6fe:	2600      	movs	r6, #0
 800a700:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a704:	f1b9 0901 	subs.w	r9, r9, #1
 800a708:	d505      	bpl.n	800a716 <_fwalk_sglue+0x22>
 800a70a:	6824      	ldr	r4, [r4, #0]
 800a70c:	2c00      	cmp	r4, #0
 800a70e:	d1f7      	bne.n	800a700 <_fwalk_sglue+0xc>
 800a710:	4630      	mov	r0, r6
 800a712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a716:	89ab      	ldrh	r3, [r5, #12]
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d907      	bls.n	800a72c <_fwalk_sglue+0x38>
 800a71c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a720:	3301      	adds	r3, #1
 800a722:	d003      	beq.n	800a72c <_fwalk_sglue+0x38>
 800a724:	4629      	mov	r1, r5
 800a726:	4638      	mov	r0, r7
 800a728:	47c0      	blx	r8
 800a72a:	4306      	orrs	r6, r0
 800a72c:	3568      	adds	r5, #104	@ 0x68
 800a72e:	e7e9      	b.n	800a704 <_fwalk_sglue+0x10>

0800a730 <__sread>:
 800a730:	b510      	push	{r4, lr}
 800a732:	460c      	mov	r4, r1
 800a734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a738:	f000 f86c 	bl	800a814 <_read_r>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	bfab      	itete	ge
 800a740:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a742:	89a3      	ldrhlt	r3, [r4, #12]
 800a744:	181b      	addge	r3, r3, r0
 800a746:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a74a:	bfac      	ite	ge
 800a74c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a74e:	81a3      	strhlt	r3, [r4, #12]
 800a750:	bd10      	pop	{r4, pc}

0800a752 <__swrite>:
 800a752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a756:	461f      	mov	r7, r3
 800a758:	898b      	ldrh	r3, [r1, #12]
 800a75a:	4605      	mov	r5, r0
 800a75c:	05db      	lsls	r3, r3, #23
 800a75e:	460c      	mov	r4, r1
 800a760:	4616      	mov	r6, r2
 800a762:	d505      	bpl.n	800a770 <__swrite+0x1e>
 800a764:	2302      	movs	r3, #2
 800a766:	2200      	movs	r2, #0
 800a768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a76c:	f000 f840 	bl	800a7f0 <_lseek_r>
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	4632      	mov	r2, r6
 800a774:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a778:	81a3      	strh	r3, [r4, #12]
 800a77a:	4628      	mov	r0, r5
 800a77c:	463b      	mov	r3, r7
 800a77e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a786:	f000 b857 	b.w	800a838 <_write_r>

0800a78a <__sseek>:
 800a78a:	b510      	push	{r4, lr}
 800a78c:	460c      	mov	r4, r1
 800a78e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a792:	f000 f82d 	bl	800a7f0 <_lseek_r>
 800a796:	1c43      	adds	r3, r0, #1
 800a798:	89a3      	ldrh	r3, [r4, #12]
 800a79a:	bf15      	itete	ne
 800a79c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a79e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a7a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a7a6:	81a3      	strheq	r3, [r4, #12]
 800a7a8:	bf18      	it	ne
 800a7aa:	81a3      	strhne	r3, [r4, #12]
 800a7ac:	bd10      	pop	{r4, pc}

0800a7ae <__sclose>:
 800a7ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7b2:	f000 b80d 	b.w	800a7d0 <_close_r>

0800a7b6 <memset>:
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	4402      	add	r2, r0
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d100      	bne.n	800a7c0 <memset+0xa>
 800a7be:	4770      	bx	lr
 800a7c0:	f803 1b01 	strb.w	r1, [r3], #1
 800a7c4:	e7f9      	b.n	800a7ba <memset+0x4>
	...

0800a7c8 <_localeconv_r>:
 800a7c8:	4800      	ldr	r0, [pc, #0]	@ (800a7cc <_localeconv_r+0x4>)
 800a7ca:	4770      	bx	lr
 800a7cc:	20000160 	.word	0x20000160

0800a7d0 <_close_r>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	4d05      	ldr	r5, [pc, #20]	@ (800a7ec <_close_r+0x1c>)
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	4608      	mov	r0, r1
 800a7da:	602b      	str	r3, [r5, #0]
 800a7dc:	f7f7 ffa3 	bl	8002726 <_close>
 800a7e0:	1c43      	adds	r3, r0, #1
 800a7e2:	d102      	bne.n	800a7ea <_close_r+0x1a>
 800a7e4:	682b      	ldr	r3, [r5, #0]
 800a7e6:	b103      	cbz	r3, 800a7ea <_close_r+0x1a>
 800a7e8:	6023      	str	r3, [r4, #0]
 800a7ea:	bd38      	pop	{r3, r4, r5, pc}
 800a7ec:	20001f10 	.word	0x20001f10

0800a7f0 <_lseek_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	4608      	mov	r0, r1
 800a7f6:	4611      	mov	r1, r2
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	4d05      	ldr	r5, [pc, #20]	@ (800a810 <_lseek_r+0x20>)
 800a7fc:	602a      	str	r2, [r5, #0]
 800a7fe:	461a      	mov	r2, r3
 800a800:	f7f7 ffb5 	bl	800276e <_lseek>
 800a804:	1c43      	adds	r3, r0, #1
 800a806:	d102      	bne.n	800a80e <_lseek_r+0x1e>
 800a808:	682b      	ldr	r3, [r5, #0]
 800a80a:	b103      	cbz	r3, 800a80e <_lseek_r+0x1e>
 800a80c:	6023      	str	r3, [r4, #0]
 800a80e:	bd38      	pop	{r3, r4, r5, pc}
 800a810:	20001f10 	.word	0x20001f10

0800a814 <_read_r>:
 800a814:	b538      	push	{r3, r4, r5, lr}
 800a816:	4604      	mov	r4, r0
 800a818:	4608      	mov	r0, r1
 800a81a:	4611      	mov	r1, r2
 800a81c:	2200      	movs	r2, #0
 800a81e:	4d05      	ldr	r5, [pc, #20]	@ (800a834 <_read_r+0x20>)
 800a820:	602a      	str	r2, [r5, #0]
 800a822:	461a      	mov	r2, r3
 800a824:	f7f7 ff46 	bl	80026b4 <_read>
 800a828:	1c43      	adds	r3, r0, #1
 800a82a:	d102      	bne.n	800a832 <_read_r+0x1e>
 800a82c:	682b      	ldr	r3, [r5, #0]
 800a82e:	b103      	cbz	r3, 800a832 <_read_r+0x1e>
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	bd38      	pop	{r3, r4, r5, pc}
 800a834:	20001f10 	.word	0x20001f10

0800a838 <_write_r>:
 800a838:	b538      	push	{r3, r4, r5, lr}
 800a83a:	4604      	mov	r4, r0
 800a83c:	4608      	mov	r0, r1
 800a83e:	4611      	mov	r1, r2
 800a840:	2200      	movs	r2, #0
 800a842:	4d05      	ldr	r5, [pc, #20]	@ (800a858 <_write_r+0x20>)
 800a844:	602a      	str	r2, [r5, #0]
 800a846:	461a      	mov	r2, r3
 800a848:	f7f7 ff51 	bl	80026ee <_write>
 800a84c:	1c43      	adds	r3, r0, #1
 800a84e:	d102      	bne.n	800a856 <_write_r+0x1e>
 800a850:	682b      	ldr	r3, [r5, #0]
 800a852:	b103      	cbz	r3, 800a856 <_write_r+0x1e>
 800a854:	6023      	str	r3, [r4, #0]
 800a856:	bd38      	pop	{r3, r4, r5, pc}
 800a858:	20001f10 	.word	0x20001f10

0800a85c <__errno>:
 800a85c:	4b01      	ldr	r3, [pc, #4]	@ (800a864 <__errno+0x8>)
 800a85e:	6818      	ldr	r0, [r3, #0]
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	20000020 	.word	0x20000020

0800a868 <__libc_init_array>:
 800a868:	b570      	push	{r4, r5, r6, lr}
 800a86a:	2600      	movs	r6, #0
 800a86c:	4d0c      	ldr	r5, [pc, #48]	@ (800a8a0 <__libc_init_array+0x38>)
 800a86e:	4c0d      	ldr	r4, [pc, #52]	@ (800a8a4 <__libc_init_array+0x3c>)
 800a870:	1b64      	subs	r4, r4, r5
 800a872:	10a4      	asrs	r4, r4, #2
 800a874:	42a6      	cmp	r6, r4
 800a876:	d109      	bne.n	800a88c <__libc_init_array+0x24>
 800a878:	f001 fecc 	bl	800c614 <_init>
 800a87c:	2600      	movs	r6, #0
 800a87e:	4d0a      	ldr	r5, [pc, #40]	@ (800a8a8 <__libc_init_array+0x40>)
 800a880:	4c0a      	ldr	r4, [pc, #40]	@ (800a8ac <__libc_init_array+0x44>)
 800a882:	1b64      	subs	r4, r4, r5
 800a884:	10a4      	asrs	r4, r4, #2
 800a886:	42a6      	cmp	r6, r4
 800a888:	d105      	bne.n	800a896 <__libc_init_array+0x2e>
 800a88a:	bd70      	pop	{r4, r5, r6, pc}
 800a88c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a890:	4798      	blx	r3
 800a892:	3601      	adds	r6, #1
 800a894:	e7ee      	b.n	800a874 <__libc_init_array+0xc>
 800a896:	f855 3b04 	ldr.w	r3, [r5], #4
 800a89a:	4798      	blx	r3
 800a89c:	3601      	adds	r6, #1
 800a89e:	e7f2      	b.n	800a886 <__libc_init_array+0x1e>
 800a8a0:	0800ca6c 	.word	0x0800ca6c
 800a8a4:	0800ca6c 	.word	0x0800ca6c
 800a8a8:	0800ca6c 	.word	0x0800ca6c
 800a8ac:	0800ca70 	.word	0x0800ca70

0800a8b0 <__retarget_lock_init_recursive>:
 800a8b0:	4770      	bx	lr

0800a8b2 <__retarget_lock_acquire_recursive>:
 800a8b2:	4770      	bx	lr

0800a8b4 <__retarget_lock_release_recursive>:
 800a8b4:	4770      	bx	lr

0800a8b6 <memchr>:
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	b510      	push	{r4, lr}
 800a8ba:	b2c9      	uxtb	r1, r1
 800a8bc:	4402      	add	r2, r0
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	d101      	bne.n	800a8c8 <memchr+0x12>
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	e003      	b.n	800a8d0 <memchr+0x1a>
 800a8c8:	7804      	ldrb	r4, [r0, #0]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	428c      	cmp	r4, r1
 800a8ce:	d1f6      	bne.n	800a8be <memchr+0x8>
 800a8d0:	bd10      	pop	{r4, pc}

0800a8d2 <memcpy>:
 800a8d2:	440a      	add	r2, r1
 800a8d4:	4291      	cmp	r1, r2
 800a8d6:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8da:	d100      	bne.n	800a8de <memcpy+0xc>
 800a8dc:	4770      	bx	lr
 800a8de:	b510      	push	{r4, lr}
 800a8e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8e4:	4291      	cmp	r1, r2
 800a8e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8ea:	d1f9      	bne.n	800a8e0 <memcpy+0xe>
 800a8ec:	bd10      	pop	{r4, pc}

0800a8ee <quorem>:
 800a8ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f2:	6903      	ldr	r3, [r0, #16]
 800a8f4:	690c      	ldr	r4, [r1, #16]
 800a8f6:	4607      	mov	r7, r0
 800a8f8:	42a3      	cmp	r3, r4
 800a8fa:	db7e      	blt.n	800a9fa <quorem+0x10c>
 800a8fc:	3c01      	subs	r4, #1
 800a8fe:	00a3      	lsls	r3, r4, #2
 800a900:	f100 0514 	add.w	r5, r0, #20
 800a904:	f101 0814 	add.w	r8, r1, #20
 800a908:	9300      	str	r3, [sp, #0]
 800a90a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a90e:	9301      	str	r3, [sp, #4]
 800a910:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a914:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a918:	3301      	adds	r3, #1
 800a91a:	429a      	cmp	r2, r3
 800a91c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a920:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a924:	d32e      	bcc.n	800a984 <quorem+0x96>
 800a926:	f04f 0a00 	mov.w	sl, #0
 800a92a:	46c4      	mov	ip, r8
 800a92c:	46ae      	mov	lr, r5
 800a92e:	46d3      	mov	fp, sl
 800a930:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a934:	b298      	uxth	r0, r3
 800a936:	fb06 a000 	mla	r0, r6, r0, sl
 800a93a:	0c1b      	lsrs	r3, r3, #16
 800a93c:	0c02      	lsrs	r2, r0, #16
 800a93e:	fb06 2303 	mla	r3, r6, r3, r2
 800a942:	f8de 2000 	ldr.w	r2, [lr]
 800a946:	b280      	uxth	r0, r0
 800a948:	b292      	uxth	r2, r2
 800a94a:	1a12      	subs	r2, r2, r0
 800a94c:	445a      	add	r2, fp
 800a94e:	f8de 0000 	ldr.w	r0, [lr]
 800a952:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a956:	b29b      	uxth	r3, r3
 800a958:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a95c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a960:	b292      	uxth	r2, r2
 800a962:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a966:	45e1      	cmp	r9, ip
 800a968:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a96c:	f84e 2b04 	str.w	r2, [lr], #4
 800a970:	d2de      	bcs.n	800a930 <quorem+0x42>
 800a972:	9b00      	ldr	r3, [sp, #0]
 800a974:	58eb      	ldr	r3, [r5, r3]
 800a976:	b92b      	cbnz	r3, 800a984 <quorem+0x96>
 800a978:	9b01      	ldr	r3, [sp, #4]
 800a97a:	3b04      	subs	r3, #4
 800a97c:	429d      	cmp	r5, r3
 800a97e:	461a      	mov	r2, r3
 800a980:	d32f      	bcc.n	800a9e2 <quorem+0xf4>
 800a982:	613c      	str	r4, [r7, #16]
 800a984:	4638      	mov	r0, r7
 800a986:	f001 f97f 	bl	800bc88 <__mcmp>
 800a98a:	2800      	cmp	r0, #0
 800a98c:	db25      	blt.n	800a9da <quorem+0xec>
 800a98e:	4629      	mov	r1, r5
 800a990:	2000      	movs	r0, #0
 800a992:	f858 2b04 	ldr.w	r2, [r8], #4
 800a996:	f8d1 c000 	ldr.w	ip, [r1]
 800a99a:	fa1f fe82 	uxth.w	lr, r2
 800a99e:	fa1f f38c 	uxth.w	r3, ip
 800a9a2:	eba3 030e 	sub.w	r3, r3, lr
 800a9a6:	4403      	add	r3, r0
 800a9a8:	0c12      	lsrs	r2, r2, #16
 800a9aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a9ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9b8:	45c1      	cmp	r9, r8
 800a9ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a9be:	f841 3b04 	str.w	r3, [r1], #4
 800a9c2:	d2e6      	bcs.n	800a992 <quorem+0xa4>
 800a9c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a9c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9cc:	b922      	cbnz	r2, 800a9d8 <quorem+0xea>
 800a9ce:	3b04      	subs	r3, #4
 800a9d0:	429d      	cmp	r5, r3
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	d30b      	bcc.n	800a9ee <quorem+0x100>
 800a9d6:	613c      	str	r4, [r7, #16]
 800a9d8:	3601      	adds	r6, #1
 800a9da:	4630      	mov	r0, r6
 800a9dc:	b003      	add	sp, #12
 800a9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e2:	6812      	ldr	r2, [r2, #0]
 800a9e4:	3b04      	subs	r3, #4
 800a9e6:	2a00      	cmp	r2, #0
 800a9e8:	d1cb      	bne.n	800a982 <quorem+0x94>
 800a9ea:	3c01      	subs	r4, #1
 800a9ec:	e7c6      	b.n	800a97c <quorem+0x8e>
 800a9ee:	6812      	ldr	r2, [r2, #0]
 800a9f0:	3b04      	subs	r3, #4
 800a9f2:	2a00      	cmp	r2, #0
 800a9f4:	d1ef      	bne.n	800a9d6 <quorem+0xe8>
 800a9f6:	3c01      	subs	r4, #1
 800a9f8:	e7ea      	b.n	800a9d0 <quorem+0xe2>
 800a9fa:	2000      	movs	r0, #0
 800a9fc:	e7ee      	b.n	800a9dc <quorem+0xee>
	...

0800aa00 <_dtoa_r>:
 800aa00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa04:	4614      	mov	r4, r2
 800aa06:	461d      	mov	r5, r3
 800aa08:	69c7      	ldr	r7, [r0, #28]
 800aa0a:	b097      	sub	sp, #92	@ 0x5c
 800aa0c:	4681      	mov	r9, r0
 800aa0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800aa12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800aa14:	b97f      	cbnz	r7, 800aa36 <_dtoa_r+0x36>
 800aa16:	2010      	movs	r0, #16
 800aa18:	f000 fe0e 	bl	800b638 <malloc>
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	f8c9 001c 	str.w	r0, [r9, #28]
 800aa22:	b920      	cbnz	r0, 800aa2e <_dtoa_r+0x2e>
 800aa24:	21ef      	movs	r1, #239	@ 0xef
 800aa26:	4bac      	ldr	r3, [pc, #688]	@ (800acd8 <_dtoa_r+0x2d8>)
 800aa28:	48ac      	ldr	r0, [pc, #688]	@ (800acdc <_dtoa_r+0x2dc>)
 800aa2a:	f001 faed 	bl	800c008 <__assert_func>
 800aa2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aa32:	6007      	str	r7, [r0, #0]
 800aa34:	60c7      	str	r7, [r0, #12]
 800aa36:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aa3a:	6819      	ldr	r1, [r3, #0]
 800aa3c:	b159      	cbz	r1, 800aa56 <_dtoa_r+0x56>
 800aa3e:	685a      	ldr	r2, [r3, #4]
 800aa40:	2301      	movs	r3, #1
 800aa42:	4093      	lsls	r3, r2
 800aa44:	604a      	str	r2, [r1, #4]
 800aa46:	608b      	str	r3, [r1, #8]
 800aa48:	4648      	mov	r0, r9
 800aa4a:	f000 feeb 	bl	800b824 <_Bfree>
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	1e2b      	subs	r3, r5, #0
 800aa58:	bfaf      	iteee	ge
 800aa5a:	2300      	movge	r3, #0
 800aa5c:	2201      	movlt	r2, #1
 800aa5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aa62:	9307      	strlt	r3, [sp, #28]
 800aa64:	bfa8      	it	ge
 800aa66:	6033      	strge	r3, [r6, #0]
 800aa68:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800aa6c:	4b9c      	ldr	r3, [pc, #624]	@ (800ace0 <_dtoa_r+0x2e0>)
 800aa6e:	bfb8      	it	lt
 800aa70:	6032      	strlt	r2, [r6, #0]
 800aa72:	ea33 0308 	bics.w	r3, r3, r8
 800aa76:	d112      	bne.n	800aa9e <_dtoa_r+0x9e>
 800aa78:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aa7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aa7e:	6013      	str	r3, [r2, #0]
 800aa80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800aa84:	4323      	orrs	r3, r4
 800aa86:	f000 855e 	beq.w	800b546 <_dtoa_r+0xb46>
 800aa8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aa8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ace4 <_dtoa_r+0x2e4>
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	f000 8560 	beq.w	800b556 <_dtoa_r+0xb56>
 800aa96:	f10a 0303 	add.w	r3, sl, #3
 800aa9a:	f000 bd5a 	b.w	800b552 <_dtoa_r+0xb52>
 800aa9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aaa2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800aaa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaaa:	2200      	movs	r2, #0
 800aaac:	2300      	movs	r3, #0
 800aaae:	f7f5 ff7b 	bl	80009a8 <__aeabi_dcmpeq>
 800aab2:	4607      	mov	r7, r0
 800aab4:	b158      	cbz	r0, 800aace <_dtoa_r+0xce>
 800aab6:	2301      	movs	r3, #1
 800aab8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aaba:	6013      	str	r3, [r2, #0]
 800aabc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aabe:	b113      	cbz	r3, 800aac6 <_dtoa_r+0xc6>
 800aac0:	4b89      	ldr	r3, [pc, #548]	@ (800ace8 <_dtoa_r+0x2e8>)
 800aac2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800aac4:	6013      	str	r3, [r2, #0]
 800aac6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800acec <_dtoa_r+0x2ec>
 800aaca:	f000 bd44 	b.w	800b556 <_dtoa_r+0xb56>
 800aace:	ab14      	add	r3, sp, #80	@ 0x50
 800aad0:	9301      	str	r3, [sp, #4]
 800aad2:	ab15      	add	r3, sp, #84	@ 0x54
 800aad4:	9300      	str	r3, [sp, #0]
 800aad6:	4648      	mov	r0, r9
 800aad8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800aadc:	f001 f984 	bl	800bde8 <__d2b>
 800aae0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800aae4:	9003      	str	r0, [sp, #12]
 800aae6:	2e00      	cmp	r6, #0
 800aae8:	d078      	beq.n	800abdc <_dtoa_r+0x1dc>
 800aaea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aaf0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aaf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aaf8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aafc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ab00:	9712      	str	r7, [sp, #72]	@ 0x48
 800ab02:	4619      	mov	r1, r3
 800ab04:	2200      	movs	r2, #0
 800ab06:	4b7a      	ldr	r3, [pc, #488]	@ (800acf0 <_dtoa_r+0x2f0>)
 800ab08:	f7f5 fb2e 	bl	8000168 <__aeabi_dsub>
 800ab0c:	a36c      	add	r3, pc, #432	@ (adr r3, 800acc0 <_dtoa_r+0x2c0>)
 800ab0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab12:	f7f5 fce1 	bl	80004d8 <__aeabi_dmul>
 800ab16:	a36c      	add	r3, pc, #432	@ (adr r3, 800acc8 <_dtoa_r+0x2c8>)
 800ab18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1c:	f7f5 fb26 	bl	800016c <__adddf3>
 800ab20:	4604      	mov	r4, r0
 800ab22:	4630      	mov	r0, r6
 800ab24:	460d      	mov	r5, r1
 800ab26:	f7f5 fc6d 	bl	8000404 <__aeabi_i2d>
 800ab2a:	a369      	add	r3, pc, #420	@ (adr r3, 800acd0 <_dtoa_r+0x2d0>)
 800ab2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab30:	f7f5 fcd2 	bl	80004d8 <__aeabi_dmul>
 800ab34:	4602      	mov	r2, r0
 800ab36:	460b      	mov	r3, r1
 800ab38:	4620      	mov	r0, r4
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	f7f5 fb16 	bl	800016c <__adddf3>
 800ab40:	4604      	mov	r4, r0
 800ab42:	460d      	mov	r5, r1
 800ab44:	f7f5 ff78 	bl	8000a38 <__aeabi_d2iz>
 800ab48:	2200      	movs	r2, #0
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	4620      	mov	r0, r4
 800ab50:	4629      	mov	r1, r5
 800ab52:	f7f5 ff33 	bl	80009bc <__aeabi_dcmplt>
 800ab56:	b140      	cbz	r0, 800ab6a <_dtoa_r+0x16a>
 800ab58:	4638      	mov	r0, r7
 800ab5a:	f7f5 fc53 	bl	8000404 <__aeabi_i2d>
 800ab5e:	4622      	mov	r2, r4
 800ab60:	462b      	mov	r3, r5
 800ab62:	f7f5 ff21 	bl	80009a8 <__aeabi_dcmpeq>
 800ab66:	b900      	cbnz	r0, 800ab6a <_dtoa_r+0x16a>
 800ab68:	3f01      	subs	r7, #1
 800ab6a:	2f16      	cmp	r7, #22
 800ab6c:	d854      	bhi.n	800ac18 <_dtoa_r+0x218>
 800ab6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab72:	4b60      	ldr	r3, [pc, #384]	@ (800acf4 <_dtoa_r+0x2f4>)
 800ab74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7c:	f7f5 ff1e 	bl	80009bc <__aeabi_dcmplt>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d04b      	beq.n	800ac1c <_dtoa_r+0x21c>
 800ab84:	2300      	movs	r3, #0
 800ab86:	3f01      	subs	r7, #1
 800ab88:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab8c:	1b9b      	subs	r3, r3, r6
 800ab8e:	1e5a      	subs	r2, r3, #1
 800ab90:	bf49      	itett	mi
 800ab92:	f1c3 0301 	rsbmi	r3, r3, #1
 800ab96:	2300      	movpl	r3, #0
 800ab98:	9304      	strmi	r3, [sp, #16]
 800ab9a:	2300      	movmi	r3, #0
 800ab9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab9e:	bf54      	ite	pl
 800aba0:	9304      	strpl	r3, [sp, #16]
 800aba2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800aba4:	2f00      	cmp	r7, #0
 800aba6:	db3b      	blt.n	800ac20 <_dtoa_r+0x220>
 800aba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abaa:	970e      	str	r7, [sp, #56]	@ 0x38
 800abac:	443b      	add	r3, r7
 800abae:	9309      	str	r3, [sp, #36]	@ 0x24
 800abb0:	2300      	movs	r3, #0
 800abb2:	930a      	str	r3, [sp, #40]	@ 0x28
 800abb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800abb6:	2b09      	cmp	r3, #9
 800abb8:	d865      	bhi.n	800ac86 <_dtoa_r+0x286>
 800abba:	2b05      	cmp	r3, #5
 800abbc:	bfc4      	itt	gt
 800abbe:	3b04      	subgt	r3, #4
 800abc0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800abc2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800abc4:	bfc8      	it	gt
 800abc6:	2400      	movgt	r4, #0
 800abc8:	f1a3 0302 	sub.w	r3, r3, #2
 800abcc:	bfd8      	it	le
 800abce:	2401      	movle	r4, #1
 800abd0:	2b03      	cmp	r3, #3
 800abd2:	d864      	bhi.n	800ac9e <_dtoa_r+0x29e>
 800abd4:	e8df f003 	tbb	[pc, r3]
 800abd8:	2c385553 	.word	0x2c385553
 800abdc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800abe0:	441e      	add	r6, r3
 800abe2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800abe6:	2b20      	cmp	r3, #32
 800abe8:	bfc1      	itttt	gt
 800abea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800abee:	fa08 f803 	lslgt.w	r8, r8, r3
 800abf2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800abf6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800abfa:	bfd6      	itet	le
 800abfc:	f1c3 0320 	rsble	r3, r3, #32
 800ac00:	ea48 0003 	orrgt.w	r0, r8, r3
 800ac04:	fa04 f003 	lslle.w	r0, r4, r3
 800ac08:	f7f5 fbec 	bl	80003e4 <__aeabi_ui2d>
 800ac0c:	2201      	movs	r2, #1
 800ac0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ac12:	3e01      	subs	r6, #1
 800ac14:	9212      	str	r2, [sp, #72]	@ 0x48
 800ac16:	e774      	b.n	800ab02 <_dtoa_r+0x102>
 800ac18:	2301      	movs	r3, #1
 800ac1a:	e7b5      	b.n	800ab88 <_dtoa_r+0x188>
 800ac1c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ac1e:	e7b4      	b.n	800ab8a <_dtoa_r+0x18a>
 800ac20:	9b04      	ldr	r3, [sp, #16]
 800ac22:	1bdb      	subs	r3, r3, r7
 800ac24:	9304      	str	r3, [sp, #16]
 800ac26:	427b      	negs	r3, r7
 800ac28:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ac2e:	e7c1      	b.n	800abb4 <_dtoa_r+0x1b4>
 800ac30:	2301      	movs	r3, #1
 800ac32:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac36:	eb07 0b03 	add.w	fp, r7, r3
 800ac3a:	f10b 0301 	add.w	r3, fp, #1
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	9308      	str	r3, [sp, #32]
 800ac42:	bfb8      	it	lt
 800ac44:	2301      	movlt	r3, #1
 800ac46:	e006      	b.n	800ac56 <_dtoa_r+0x256>
 800ac48:	2301      	movs	r3, #1
 800ac4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	dd28      	ble.n	800aca4 <_dtoa_r+0x2a4>
 800ac52:	469b      	mov	fp, r3
 800ac54:	9308      	str	r3, [sp, #32]
 800ac56:	2100      	movs	r1, #0
 800ac58:	2204      	movs	r2, #4
 800ac5a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ac5e:	f102 0514 	add.w	r5, r2, #20
 800ac62:	429d      	cmp	r5, r3
 800ac64:	d926      	bls.n	800acb4 <_dtoa_r+0x2b4>
 800ac66:	6041      	str	r1, [r0, #4]
 800ac68:	4648      	mov	r0, r9
 800ac6a:	f000 fd9b 	bl	800b7a4 <_Balloc>
 800ac6e:	4682      	mov	sl, r0
 800ac70:	2800      	cmp	r0, #0
 800ac72:	d143      	bne.n	800acfc <_dtoa_r+0x2fc>
 800ac74:	4602      	mov	r2, r0
 800ac76:	f240 11af 	movw	r1, #431	@ 0x1af
 800ac7a:	4b1f      	ldr	r3, [pc, #124]	@ (800acf8 <_dtoa_r+0x2f8>)
 800ac7c:	e6d4      	b.n	800aa28 <_dtoa_r+0x28>
 800ac7e:	2300      	movs	r3, #0
 800ac80:	e7e3      	b.n	800ac4a <_dtoa_r+0x24a>
 800ac82:	2300      	movs	r3, #0
 800ac84:	e7d5      	b.n	800ac32 <_dtoa_r+0x232>
 800ac86:	2401      	movs	r4, #1
 800ac88:	2300      	movs	r3, #0
 800ac8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ac8c:	9320      	str	r3, [sp, #128]	@ 0x80
 800ac8e:	f04f 3bff 	mov.w	fp, #4294967295
 800ac92:	2200      	movs	r2, #0
 800ac94:	2312      	movs	r3, #18
 800ac96:	f8cd b020 	str.w	fp, [sp, #32]
 800ac9a:	9221      	str	r2, [sp, #132]	@ 0x84
 800ac9c:	e7db      	b.n	800ac56 <_dtoa_r+0x256>
 800ac9e:	2301      	movs	r3, #1
 800aca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aca2:	e7f4      	b.n	800ac8e <_dtoa_r+0x28e>
 800aca4:	f04f 0b01 	mov.w	fp, #1
 800aca8:	465b      	mov	r3, fp
 800acaa:	f8cd b020 	str.w	fp, [sp, #32]
 800acae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800acb2:	e7d0      	b.n	800ac56 <_dtoa_r+0x256>
 800acb4:	3101      	adds	r1, #1
 800acb6:	0052      	lsls	r2, r2, #1
 800acb8:	e7d1      	b.n	800ac5e <_dtoa_r+0x25e>
 800acba:	bf00      	nop
 800acbc:	f3af 8000 	nop.w
 800acc0:	636f4361 	.word	0x636f4361
 800acc4:	3fd287a7 	.word	0x3fd287a7
 800acc8:	8b60c8b3 	.word	0x8b60c8b3
 800accc:	3fc68a28 	.word	0x3fc68a28
 800acd0:	509f79fb 	.word	0x509f79fb
 800acd4:	3fd34413 	.word	0x3fd34413
 800acd8:	0800c72f 	.word	0x0800c72f
 800acdc:	0800c746 	.word	0x0800c746
 800ace0:	7ff00000 	.word	0x7ff00000
 800ace4:	0800c72b 	.word	0x0800c72b
 800ace8:	0800c6ff 	.word	0x0800c6ff
 800acec:	0800c6fe 	.word	0x0800c6fe
 800acf0:	3ff80000 	.word	0x3ff80000
 800acf4:	0800c898 	.word	0x0800c898
 800acf8:	0800c79e 	.word	0x0800c79e
 800acfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ad00:	6018      	str	r0, [r3, #0]
 800ad02:	9b08      	ldr	r3, [sp, #32]
 800ad04:	2b0e      	cmp	r3, #14
 800ad06:	f200 80a1 	bhi.w	800ae4c <_dtoa_r+0x44c>
 800ad0a:	2c00      	cmp	r4, #0
 800ad0c:	f000 809e 	beq.w	800ae4c <_dtoa_r+0x44c>
 800ad10:	2f00      	cmp	r7, #0
 800ad12:	dd33      	ble.n	800ad7c <_dtoa_r+0x37c>
 800ad14:	4b9c      	ldr	r3, [pc, #624]	@ (800af88 <_dtoa_r+0x588>)
 800ad16:	f007 020f 	and.w	r2, r7, #15
 800ad1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad1e:	05f8      	lsls	r0, r7, #23
 800ad20:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ad24:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ad28:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ad2c:	d516      	bpl.n	800ad5c <_dtoa_r+0x35c>
 800ad2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad32:	4b96      	ldr	r3, [pc, #600]	@ (800af8c <_dtoa_r+0x58c>)
 800ad34:	2603      	movs	r6, #3
 800ad36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ad3a:	f7f5 fcf7 	bl	800072c <__aeabi_ddiv>
 800ad3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad42:	f004 040f 	and.w	r4, r4, #15
 800ad46:	4d91      	ldr	r5, [pc, #580]	@ (800af8c <_dtoa_r+0x58c>)
 800ad48:	b954      	cbnz	r4, 800ad60 <_dtoa_r+0x360>
 800ad4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad52:	f7f5 fceb 	bl	800072c <__aeabi_ddiv>
 800ad56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad5a:	e028      	b.n	800adae <_dtoa_r+0x3ae>
 800ad5c:	2602      	movs	r6, #2
 800ad5e:	e7f2      	b.n	800ad46 <_dtoa_r+0x346>
 800ad60:	07e1      	lsls	r1, r4, #31
 800ad62:	d508      	bpl.n	800ad76 <_dtoa_r+0x376>
 800ad64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad68:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ad6c:	f7f5 fbb4 	bl	80004d8 <__aeabi_dmul>
 800ad70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad74:	3601      	adds	r6, #1
 800ad76:	1064      	asrs	r4, r4, #1
 800ad78:	3508      	adds	r5, #8
 800ad7a:	e7e5      	b.n	800ad48 <_dtoa_r+0x348>
 800ad7c:	f000 80af 	beq.w	800aede <_dtoa_r+0x4de>
 800ad80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad84:	427c      	negs	r4, r7
 800ad86:	4b80      	ldr	r3, [pc, #512]	@ (800af88 <_dtoa_r+0x588>)
 800ad88:	f004 020f 	and.w	r2, r4, #15
 800ad8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad94:	f7f5 fba0 	bl	80004d8 <__aeabi_dmul>
 800ad98:	2602      	movs	r6, #2
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ada0:	4d7a      	ldr	r5, [pc, #488]	@ (800af8c <_dtoa_r+0x58c>)
 800ada2:	1124      	asrs	r4, r4, #4
 800ada4:	2c00      	cmp	r4, #0
 800ada6:	f040 808f 	bne.w	800aec8 <_dtoa_r+0x4c8>
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d1d3      	bne.n	800ad56 <_dtoa_r+0x356>
 800adae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800adb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	f000 8094 	beq.w	800aee2 <_dtoa_r+0x4e2>
 800adba:	2200      	movs	r2, #0
 800adbc:	4620      	mov	r0, r4
 800adbe:	4629      	mov	r1, r5
 800adc0:	4b73      	ldr	r3, [pc, #460]	@ (800af90 <_dtoa_r+0x590>)
 800adc2:	f7f5 fdfb 	bl	80009bc <__aeabi_dcmplt>
 800adc6:	2800      	cmp	r0, #0
 800adc8:	f000 808b 	beq.w	800aee2 <_dtoa_r+0x4e2>
 800adcc:	9b08      	ldr	r3, [sp, #32]
 800adce:	2b00      	cmp	r3, #0
 800add0:	f000 8087 	beq.w	800aee2 <_dtoa_r+0x4e2>
 800add4:	f1bb 0f00 	cmp.w	fp, #0
 800add8:	dd34      	ble.n	800ae44 <_dtoa_r+0x444>
 800adda:	4620      	mov	r0, r4
 800addc:	2200      	movs	r2, #0
 800adde:	4629      	mov	r1, r5
 800ade0:	4b6c      	ldr	r3, [pc, #432]	@ (800af94 <_dtoa_r+0x594>)
 800ade2:	f7f5 fb79 	bl	80004d8 <__aeabi_dmul>
 800ade6:	465c      	mov	r4, fp
 800ade8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800adec:	f107 38ff 	add.w	r8, r7, #4294967295
 800adf0:	3601      	adds	r6, #1
 800adf2:	4630      	mov	r0, r6
 800adf4:	f7f5 fb06 	bl	8000404 <__aeabi_i2d>
 800adf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adfc:	f7f5 fb6c 	bl	80004d8 <__aeabi_dmul>
 800ae00:	2200      	movs	r2, #0
 800ae02:	4b65      	ldr	r3, [pc, #404]	@ (800af98 <_dtoa_r+0x598>)
 800ae04:	f7f5 f9b2 	bl	800016c <__adddf3>
 800ae08:	4605      	mov	r5, r0
 800ae0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ae0e:	2c00      	cmp	r4, #0
 800ae10:	d16a      	bne.n	800aee8 <_dtoa_r+0x4e8>
 800ae12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae16:	2200      	movs	r2, #0
 800ae18:	4b60      	ldr	r3, [pc, #384]	@ (800af9c <_dtoa_r+0x59c>)
 800ae1a:	f7f5 f9a5 	bl	8000168 <__aeabi_dsub>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	460b      	mov	r3, r1
 800ae22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ae26:	462a      	mov	r2, r5
 800ae28:	4633      	mov	r3, r6
 800ae2a:	f7f5 fde5 	bl	80009f8 <__aeabi_dcmpgt>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	f040 8298 	bne.w	800b364 <_dtoa_r+0x964>
 800ae34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae38:	462a      	mov	r2, r5
 800ae3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ae3e:	f7f5 fdbd 	bl	80009bc <__aeabi_dcmplt>
 800ae42:	bb38      	cbnz	r0, 800ae94 <_dtoa_r+0x494>
 800ae44:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ae48:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ae4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	f2c0 8157 	blt.w	800b102 <_dtoa_r+0x702>
 800ae54:	2f0e      	cmp	r7, #14
 800ae56:	f300 8154 	bgt.w	800b102 <_dtoa_r+0x702>
 800ae5a:	4b4b      	ldr	r3, [pc, #300]	@ (800af88 <_dtoa_r+0x588>)
 800ae5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ae60:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ae64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ae68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f280 80e5 	bge.w	800b03a <_dtoa_r+0x63a>
 800ae70:	9b08      	ldr	r3, [sp, #32]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	f300 80e1 	bgt.w	800b03a <_dtoa_r+0x63a>
 800ae78:	d10c      	bne.n	800ae94 <_dtoa_r+0x494>
 800ae7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	4b46      	ldr	r3, [pc, #280]	@ (800af9c <_dtoa_r+0x59c>)
 800ae82:	f7f5 fb29 	bl	80004d8 <__aeabi_dmul>
 800ae86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae8a:	f7f5 fdab 	bl	80009e4 <__aeabi_dcmpge>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	f000 8266 	beq.w	800b360 <_dtoa_r+0x960>
 800ae94:	2400      	movs	r4, #0
 800ae96:	4625      	mov	r5, r4
 800ae98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae9a:	4656      	mov	r6, sl
 800ae9c:	ea6f 0803 	mvn.w	r8, r3
 800aea0:	2700      	movs	r7, #0
 800aea2:	4621      	mov	r1, r4
 800aea4:	4648      	mov	r0, r9
 800aea6:	f000 fcbd 	bl	800b824 <_Bfree>
 800aeaa:	2d00      	cmp	r5, #0
 800aeac:	f000 80bd 	beq.w	800b02a <_dtoa_r+0x62a>
 800aeb0:	b12f      	cbz	r7, 800aebe <_dtoa_r+0x4be>
 800aeb2:	42af      	cmp	r7, r5
 800aeb4:	d003      	beq.n	800aebe <_dtoa_r+0x4be>
 800aeb6:	4639      	mov	r1, r7
 800aeb8:	4648      	mov	r0, r9
 800aeba:	f000 fcb3 	bl	800b824 <_Bfree>
 800aebe:	4629      	mov	r1, r5
 800aec0:	4648      	mov	r0, r9
 800aec2:	f000 fcaf 	bl	800b824 <_Bfree>
 800aec6:	e0b0      	b.n	800b02a <_dtoa_r+0x62a>
 800aec8:	07e2      	lsls	r2, r4, #31
 800aeca:	d505      	bpl.n	800aed8 <_dtoa_r+0x4d8>
 800aecc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aed0:	f7f5 fb02 	bl	80004d8 <__aeabi_dmul>
 800aed4:	2301      	movs	r3, #1
 800aed6:	3601      	adds	r6, #1
 800aed8:	1064      	asrs	r4, r4, #1
 800aeda:	3508      	adds	r5, #8
 800aedc:	e762      	b.n	800ada4 <_dtoa_r+0x3a4>
 800aede:	2602      	movs	r6, #2
 800aee0:	e765      	b.n	800adae <_dtoa_r+0x3ae>
 800aee2:	46b8      	mov	r8, r7
 800aee4:	9c08      	ldr	r4, [sp, #32]
 800aee6:	e784      	b.n	800adf2 <_dtoa_r+0x3f2>
 800aee8:	4b27      	ldr	r3, [pc, #156]	@ (800af88 <_dtoa_r+0x588>)
 800aeea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aeec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aef4:	4454      	add	r4, sl
 800aef6:	2900      	cmp	r1, #0
 800aef8:	d054      	beq.n	800afa4 <_dtoa_r+0x5a4>
 800aefa:	2000      	movs	r0, #0
 800aefc:	4928      	ldr	r1, [pc, #160]	@ (800afa0 <_dtoa_r+0x5a0>)
 800aefe:	f7f5 fc15 	bl	800072c <__aeabi_ddiv>
 800af02:	4633      	mov	r3, r6
 800af04:	462a      	mov	r2, r5
 800af06:	f7f5 f92f 	bl	8000168 <__aeabi_dsub>
 800af0a:	4656      	mov	r6, sl
 800af0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af14:	f7f5 fd90 	bl	8000a38 <__aeabi_d2iz>
 800af18:	4605      	mov	r5, r0
 800af1a:	f7f5 fa73 	bl	8000404 <__aeabi_i2d>
 800af1e:	4602      	mov	r2, r0
 800af20:	460b      	mov	r3, r1
 800af22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af26:	f7f5 f91f 	bl	8000168 <__aeabi_dsub>
 800af2a:	4602      	mov	r2, r0
 800af2c:	460b      	mov	r3, r1
 800af2e:	3530      	adds	r5, #48	@ 0x30
 800af30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af38:	f806 5b01 	strb.w	r5, [r6], #1
 800af3c:	f7f5 fd3e 	bl	80009bc <__aeabi_dcmplt>
 800af40:	2800      	cmp	r0, #0
 800af42:	d172      	bne.n	800b02a <_dtoa_r+0x62a>
 800af44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af48:	2000      	movs	r0, #0
 800af4a:	4911      	ldr	r1, [pc, #68]	@ (800af90 <_dtoa_r+0x590>)
 800af4c:	f7f5 f90c 	bl	8000168 <__aeabi_dsub>
 800af50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af54:	f7f5 fd32 	bl	80009bc <__aeabi_dcmplt>
 800af58:	2800      	cmp	r0, #0
 800af5a:	f040 80b4 	bne.w	800b0c6 <_dtoa_r+0x6c6>
 800af5e:	42a6      	cmp	r6, r4
 800af60:	f43f af70 	beq.w	800ae44 <_dtoa_r+0x444>
 800af64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af68:	2200      	movs	r2, #0
 800af6a:	4b0a      	ldr	r3, [pc, #40]	@ (800af94 <_dtoa_r+0x594>)
 800af6c:	f7f5 fab4 	bl	80004d8 <__aeabi_dmul>
 800af70:	2200      	movs	r2, #0
 800af72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af7a:	4b06      	ldr	r3, [pc, #24]	@ (800af94 <_dtoa_r+0x594>)
 800af7c:	f7f5 faac 	bl	80004d8 <__aeabi_dmul>
 800af80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800af84:	e7c4      	b.n	800af10 <_dtoa_r+0x510>
 800af86:	bf00      	nop
 800af88:	0800c898 	.word	0x0800c898
 800af8c:	0800c870 	.word	0x0800c870
 800af90:	3ff00000 	.word	0x3ff00000
 800af94:	40240000 	.word	0x40240000
 800af98:	401c0000 	.word	0x401c0000
 800af9c:	40140000 	.word	0x40140000
 800afa0:	3fe00000 	.word	0x3fe00000
 800afa4:	4631      	mov	r1, r6
 800afa6:	4628      	mov	r0, r5
 800afa8:	f7f5 fa96 	bl	80004d8 <__aeabi_dmul>
 800afac:	4656      	mov	r6, sl
 800afae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800afb2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800afb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afb8:	f7f5 fd3e 	bl	8000a38 <__aeabi_d2iz>
 800afbc:	4605      	mov	r5, r0
 800afbe:	f7f5 fa21 	bl	8000404 <__aeabi_i2d>
 800afc2:	4602      	mov	r2, r0
 800afc4:	460b      	mov	r3, r1
 800afc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afca:	f7f5 f8cd 	bl	8000168 <__aeabi_dsub>
 800afce:	4602      	mov	r2, r0
 800afd0:	460b      	mov	r3, r1
 800afd2:	3530      	adds	r5, #48	@ 0x30
 800afd4:	f806 5b01 	strb.w	r5, [r6], #1
 800afd8:	42a6      	cmp	r6, r4
 800afda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800afde:	f04f 0200 	mov.w	r2, #0
 800afe2:	d124      	bne.n	800b02e <_dtoa_r+0x62e>
 800afe4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800afe8:	4bae      	ldr	r3, [pc, #696]	@ (800b2a4 <_dtoa_r+0x8a4>)
 800afea:	f7f5 f8bf 	bl	800016c <__adddf3>
 800afee:	4602      	mov	r2, r0
 800aff0:	460b      	mov	r3, r1
 800aff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aff6:	f7f5 fcff 	bl	80009f8 <__aeabi_dcmpgt>
 800affa:	2800      	cmp	r0, #0
 800affc:	d163      	bne.n	800b0c6 <_dtoa_r+0x6c6>
 800affe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b002:	2000      	movs	r0, #0
 800b004:	49a7      	ldr	r1, [pc, #668]	@ (800b2a4 <_dtoa_r+0x8a4>)
 800b006:	f7f5 f8af 	bl	8000168 <__aeabi_dsub>
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b012:	f7f5 fcd3 	bl	80009bc <__aeabi_dcmplt>
 800b016:	2800      	cmp	r0, #0
 800b018:	f43f af14 	beq.w	800ae44 <_dtoa_r+0x444>
 800b01c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b01e:	1e73      	subs	r3, r6, #1
 800b020:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b022:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b026:	2b30      	cmp	r3, #48	@ 0x30
 800b028:	d0f8      	beq.n	800b01c <_dtoa_r+0x61c>
 800b02a:	4647      	mov	r7, r8
 800b02c:	e03b      	b.n	800b0a6 <_dtoa_r+0x6a6>
 800b02e:	4b9e      	ldr	r3, [pc, #632]	@ (800b2a8 <_dtoa_r+0x8a8>)
 800b030:	f7f5 fa52 	bl	80004d8 <__aeabi_dmul>
 800b034:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b038:	e7bc      	b.n	800afb4 <_dtoa_r+0x5b4>
 800b03a:	4656      	mov	r6, sl
 800b03c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b044:	4620      	mov	r0, r4
 800b046:	4629      	mov	r1, r5
 800b048:	f7f5 fb70 	bl	800072c <__aeabi_ddiv>
 800b04c:	f7f5 fcf4 	bl	8000a38 <__aeabi_d2iz>
 800b050:	4680      	mov	r8, r0
 800b052:	f7f5 f9d7 	bl	8000404 <__aeabi_i2d>
 800b056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b05a:	f7f5 fa3d 	bl	80004d8 <__aeabi_dmul>
 800b05e:	4602      	mov	r2, r0
 800b060:	460b      	mov	r3, r1
 800b062:	4620      	mov	r0, r4
 800b064:	4629      	mov	r1, r5
 800b066:	f7f5 f87f 	bl	8000168 <__aeabi_dsub>
 800b06a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b06e:	9d08      	ldr	r5, [sp, #32]
 800b070:	f806 4b01 	strb.w	r4, [r6], #1
 800b074:	eba6 040a 	sub.w	r4, r6, sl
 800b078:	42a5      	cmp	r5, r4
 800b07a:	4602      	mov	r2, r0
 800b07c:	460b      	mov	r3, r1
 800b07e:	d133      	bne.n	800b0e8 <_dtoa_r+0x6e8>
 800b080:	f7f5 f874 	bl	800016c <__adddf3>
 800b084:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b088:	4604      	mov	r4, r0
 800b08a:	460d      	mov	r5, r1
 800b08c:	f7f5 fcb4 	bl	80009f8 <__aeabi_dcmpgt>
 800b090:	b9c0      	cbnz	r0, 800b0c4 <_dtoa_r+0x6c4>
 800b092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b096:	4620      	mov	r0, r4
 800b098:	4629      	mov	r1, r5
 800b09a:	f7f5 fc85 	bl	80009a8 <__aeabi_dcmpeq>
 800b09e:	b110      	cbz	r0, 800b0a6 <_dtoa_r+0x6a6>
 800b0a0:	f018 0f01 	tst.w	r8, #1
 800b0a4:	d10e      	bne.n	800b0c4 <_dtoa_r+0x6c4>
 800b0a6:	4648      	mov	r0, r9
 800b0a8:	9903      	ldr	r1, [sp, #12]
 800b0aa:	f000 fbbb 	bl	800b824 <_Bfree>
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	7033      	strb	r3, [r6, #0]
 800b0b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b0b4:	3701      	adds	r7, #1
 800b0b6:	601f      	str	r7, [r3, #0]
 800b0b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f000 824b 	beq.w	800b556 <_dtoa_r+0xb56>
 800b0c0:	601e      	str	r6, [r3, #0]
 800b0c2:	e248      	b.n	800b556 <_dtoa_r+0xb56>
 800b0c4:	46b8      	mov	r8, r7
 800b0c6:	4633      	mov	r3, r6
 800b0c8:	461e      	mov	r6, r3
 800b0ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0ce:	2a39      	cmp	r2, #57	@ 0x39
 800b0d0:	d106      	bne.n	800b0e0 <_dtoa_r+0x6e0>
 800b0d2:	459a      	cmp	sl, r3
 800b0d4:	d1f8      	bne.n	800b0c8 <_dtoa_r+0x6c8>
 800b0d6:	2230      	movs	r2, #48	@ 0x30
 800b0d8:	f108 0801 	add.w	r8, r8, #1
 800b0dc:	f88a 2000 	strb.w	r2, [sl]
 800b0e0:	781a      	ldrb	r2, [r3, #0]
 800b0e2:	3201      	adds	r2, #1
 800b0e4:	701a      	strb	r2, [r3, #0]
 800b0e6:	e7a0      	b.n	800b02a <_dtoa_r+0x62a>
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	4b6f      	ldr	r3, [pc, #444]	@ (800b2a8 <_dtoa_r+0x8a8>)
 800b0ec:	f7f5 f9f4 	bl	80004d8 <__aeabi_dmul>
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	4604      	mov	r4, r0
 800b0f6:	460d      	mov	r5, r1
 800b0f8:	f7f5 fc56 	bl	80009a8 <__aeabi_dcmpeq>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d09f      	beq.n	800b040 <_dtoa_r+0x640>
 800b100:	e7d1      	b.n	800b0a6 <_dtoa_r+0x6a6>
 800b102:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b104:	2a00      	cmp	r2, #0
 800b106:	f000 80ea 	beq.w	800b2de <_dtoa_r+0x8de>
 800b10a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b10c:	2a01      	cmp	r2, #1
 800b10e:	f300 80cd 	bgt.w	800b2ac <_dtoa_r+0x8ac>
 800b112:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b114:	2a00      	cmp	r2, #0
 800b116:	f000 80c1 	beq.w	800b29c <_dtoa_r+0x89c>
 800b11a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b11e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b120:	9e04      	ldr	r6, [sp, #16]
 800b122:	9a04      	ldr	r2, [sp, #16]
 800b124:	2101      	movs	r1, #1
 800b126:	441a      	add	r2, r3
 800b128:	9204      	str	r2, [sp, #16]
 800b12a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b12c:	4648      	mov	r0, r9
 800b12e:	441a      	add	r2, r3
 800b130:	9209      	str	r2, [sp, #36]	@ 0x24
 800b132:	f000 fc2b 	bl	800b98c <__i2b>
 800b136:	4605      	mov	r5, r0
 800b138:	b166      	cbz	r6, 800b154 <_dtoa_r+0x754>
 800b13a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	dd09      	ble.n	800b154 <_dtoa_r+0x754>
 800b140:	42b3      	cmp	r3, r6
 800b142:	bfa8      	it	ge
 800b144:	4633      	movge	r3, r6
 800b146:	9a04      	ldr	r2, [sp, #16]
 800b148:	1af6      	subs	r6, r6, r3
 800b14a:	1ad2      	subs	r2, r2, r3
 800b14c:	9204      	str	r2, [sp, #16]
 800b14e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	9309      	str	r3, [sp, #36]	@ 0x24
 800b154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b156:	b30b      	cbz	r3, 800b19c <_dtoa_r+0x79c>
 800b158:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	f000 80c6 	beq.w	800b2ec <_dtoa_r+0x8ec>
 800b160:	2c00      	cmp	r4, #0
 800b162:	f000 80c0 	beq.w	800b2e6 <_dtoa_r+0x8e6>
 800b166:	4629      	mov	r1, r5
 800b168:	4622      	mov	r2, r4
 800b16a:	4648      	mov	r0, r9
 800b16c:	f000 fcc6 	bl	800bafc <__pow5mult>
 800b170:	9a03      	ldr	r2, [sp, #12]
 800b172:	4601      	mov	r1, r0
 800b174:	4605      	mov	r5, r0
 800b176:	4648      	mov	r0, r9
 800b178:	f000 fc1e 	bl	800b9b8 <__multiply>
 800b17c:	9903      	ldr	r1, [sp, #12]
 800b17e:	4680      	mov	r8, r0
 800b180:	4648      	mov	r0, r9
 800b182:	f000 fb4f 	bl	800b824 <_Bfree>
 800b186:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b188:	1b1b      	subs	r3, r3, r4
 800b18a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b18c:	f000 80b1 	beq.w	800b2f2 <_dtoa_r+0x8f2>
 800b190:	4641      	mov	r1, r8
 800b192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b194:	4648      	mov	r0, r9
 800b196:	f000 fcb1 	bl	800bafc <__pow5mult>
 800b19a:	9003      	str	r0, [sp, #12]
 800b19c:	2101      	movs	r1, #1
 800b19e:	4648      	mov	r0, r9
 800b1a0:	f000 fbf4 	bl	800b98c <__i2b>
 800b1a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f000 81d8 	beq.w	800b55e <_dtoa_r+0xb5e>
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	4601      	mov	r1, r0
 800b1b2:	4648      	mov	r0, r9
 800b1b4:	f000 fca2 	bl	800bafc <__pow5mult>
 800b1b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1ba:	4604      	mov	r4, r0
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	f300 809f 	bgt.w	800b300 <_dtoa_r+0x900>
 800b1c2:	9b06      	ldr	r3, [sp, #24]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	f040 8097 	bne.w	800b2f8 <_dtoa_r+0x8f8>
 800b1ca:	9b07      	ldr	r3, [sp, #28]
 800b1cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	f040 8093 	bne.w	800b2fc <_dtoa_r+0x8fc>
 800b1d6:	9b07      	ldr	r3, [sp, #28]
 800b1d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b1dc:	0d1b      	lsrs	r3, r3, #20
 800b1de:	051b      	lsls	r3, r3, #20
 800b1e0:	b133      	cbz	r3, 800b1f0 <_dtoa_r+0x7f0>
 800b1e2:	9b04      	ldr	r3, [sp, #16]
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	9304      	str	r3, [sp, #16]
 800b1e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	f000 81b8 	beq.w	800b56a <_dtoa_r+0xb6a>
 800b1fa:	6923      	ldr	r3, [r4, #16]
 800b1fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b200:	6918      	ldr	r0, [r3, #16]
 800b202:	f000 fb77 	bl	800b8f4 <__hi0bits>
 800b206:	f1c0 0020 	rsb	r0, r0, #32
 800b20a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b20c:	4418      	add	r0, r3
 800b20e:	f010 001f 	ands.w	r0, r0, #31
 800b212:	f000 8082 	beq.w	800b31a <_dtoa_r+0x91a>
 800b216:	f1c0 0320 	rsb	r3, r0, #32
 800b21a:	2b04      	cmp	r3, #4
 800b21c:	dd73      	ble.n	800b306 <_dtoa_r+0x906>
 800b21e:	9b04      	ldr	r3, [sp, #16]
 800b220:	f1c0 001c 	rsb	r0, r0, #28
 800b224:	4403      	add	r3, r0
 800b226:	9304      	str	r3, [sp, #16]
 800b228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b22a:	4406      	add	r6, r0
 800b22c:	4403      	add	r3, r0
 800b22e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b230:	9b04      	ldr	r3, [sp, #16]
 800b232:	2b00      	cmp	r3, #0
 800b234:	dd05      	ble.n	800b242 <_dtoa_r+0x842>
 800b236:	461a      	mov	r2, r3
 800b238:	4648      	mov	r0, r9
 800b23a:	9903      	ldr	r1, [sp, #12]
 800b23c:	f000 fcb8 	bl	800bbb0 <__lshift>
 800b240:	9003      	str	r0, [sp, #12]
 800b242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b244:	2b00      	cmp	r3, #0
 800b246:	dd05      	ble.n	800b254 <_dtoa_r+0x854>
 800b248:	4621      	mov	r1, r4
 800b24a:	461a      	mov	r2, r3
 800b24c:	4648      	mov	r0, r9
 800b24e:	f000 fcaf 	bl	800bbb0 <__lshift>
 800b252:	4604      	mov	r4, r0
 800b254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b256:	2b00      	cmp	r3, #0
 800b258:	d061      	beq.n	800b31e <_dtoa_r+0x91e>
 800b25a:	4621      	mov	r1, r4
 800b25c:	9803      	ldr	r0, [sp, #12]
 800b25e:	f000 fd13 	bl	800bc88 <__mcmp>
 800b262:	2800      	cmp	r0, #0
 800b264:	da5b      	bge.n	800b31e <_dtoa_r+0x91e>
 800b266:	2300      	movs	r3, #0
 800b268:	220a      	movs	r2, #10
 800b26a:	4648      	mov	r0, r9
 800b26c:	9903      	ldr	r1, [sp, #12]
 800b26e:	f000 fafb 	bl	800b868 <__multadd>
 800b272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b274:	f107 38ff 	add.w	r8, r7, #4294967295
 800b278:	9003      	str	r0, [sp, #12]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f000 8177 	beq.w	800b56e <_dtoa_r+0xb6e>
 800b280:	4629      	mov	r1, r5
 800b282:	2300      	movs	r3, #0
 800b284:	220a      	movs	r2, #10
 800b286:	4648      	mov	r0, r9
 800b288:	f000 faee 	bl	800b868 <__multadd>
 800b28c:	f1bb 0f00 	cmp.w	fp, #0
 800b290:	4605      	mov	r5, r0
 800b292:	dc6f      	bgt.n	800b374 <_dtoa_r+0x974>
 800b294:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b296:	2b02      	cmp	r3, #2
 800b298:	dc49      	bgt.n	800b32e <_dtoa_r+0x92e>
 800b29a:	e06b      	b.n	800b374 <_dtoa_r+0x974>
 800b29c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b29e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b2a2:	e73c      	b.n	800b11e <_dtoa_r+0x71e>
 800b2a4:	3fe00000 	.word	0x3fe00000
 800b2a8:	40240000 	.word	0x40240000
 800b2ac:	9b08      	ldr	r3, [sp, #32]
 800b2ae:	1e5c      	subs	r4, r3, #1
 800b2b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2b2:	42a3      	cmp	r3, r4
 800b2b4:	db09      	blt.n	800b2ca <_dtoa_r+0x8ca>
 800b2b6:	1b1c      	subs	r4, r3, r4
 800b2b8:	9b08      	ldr	r3, [sp, #32]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	f6bf af30 	bge.w	800b120 <_dtoa_r+0x720>
 800b2c0:	9b04      	ldr	r3, [sp, #16]
 800b2c2:	9a08      	ldr	r2, [sp, #32]
 800b2c4:	1a9e      	subs	r6, r3, r2
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	e72b      	b.n	800b122 <_dtoa_r+0x722>
 800b2ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b2ce:	1ae3      	subs	r3, r4, r3
 800b2d0:	441a      	add	r2, r3
 800b2d2:	940a      	str	r4, [sp, #40]	@ 0x28
 800b2d4:	9e04      	ldr	r6, [sp, #16]
 800b2d6:	2400      	movs	r4, #0
 800b2d8:	9b08      	ldr	r3, [sp, #32]
 800b2da:	920e      	str	r2, [sp, #56]	@ 0x38
 800b2dc:	e721      	b.n	800b122 <_dtoa_r+0x722>
 800b2de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b2e0:	9e04      	ldr	r6, [sp, #16]
 800b2e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b2e4:	e728      	b.n	800b138 <_dtoa_r+0x738>
 800b2e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b2ea:	e751      	b.n	800b190 <_dtoa_r+0x790>
 800b2ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2ee:	9903      	ldr	r1, [sp, #12]
 800b2f0:	e750      	b.n	800b194 <_dtoa_r+0x794>
 800b2f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2f6:	e751      	b.n	800b19c <_dtoa_r+0x79c>
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	e779      	b.n	800b1f0 <_dtoa_r+0x7f0>
 800b2fc:	9b06      	ldr	r3, [sp, #24]
 800b2fe:	e777      	b.n	800b1f0 <_dtoa_r+0x7f0>
 800b300:	2300      	movs	r3, #0
 800b302:	930a      	str	r3, [sp, #40]	@ 0x28
 800b304:	e779      	b.n	800b1fa <_dtoa_r+0x7fa>
 800b306:	d093      	beq.n	800b230 <_dtoa_r+0x830>
 800b308:	9a04      	ldr	r2, [sp, #16]
 800b30a:	331c      	adds	r3, #28
 800b30c:	441a      	add	r2, r3
 800b30e:	9204      	str	r2, [sp, #16]
 800b310:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b312:	441e      	add	r6, r3
 800b314:	441a      	add	r2, r3
 800b316:	9209      	str	r2, [sp, #36]	@ 0x24
 800b318:	e78a      	b.n	800b230 <_dtoa_r+0x830>
 800b31a:	4603      	mov	r3, r0
 800b31c:	e7f4      	b.n	800b308 <_dtoa_r+0x908>
 800b31e:	9b08      	ldr	r3, [sp, #32]
 800b320:	46b8      	mov	r8, r7
 800b322:	2b00      	cmp	r3, #0
 800b324:	dc20      	bgt.n	800b368 <_dtoa_r+0x968>
 800b326:	469b      	mov	fp, r3
 800b328:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	dd1e      	ble.n	800b36c <_dtoa_r+0x96c>
 800b32e:	f1bb 0f00 	cmp.w	fp, #0
 800b332:	f47f adb1 	bne.w	800ae98 <_dtoa_r+0x498>
 800b336:	4621      	mov	r1, r4
 800b338:	465b      	mov	r3, fp
 800b33a:	2205      	movs	r2, #5
 800b33c:	4648      	mov	r0, r9
 800b33e:	f000 fa93 	bl	800b868 <__multadd>
 800b342:	4601      	mov	r1, r0
 800b344:	4604      	mov	r4, r0
 800b346:	9803      	ldr	r0, [sp, #12]
 800b348:	f000 fc9e 	bl	800bc88 <__mcmp>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	f77f ada3 	ble.w	800ae98 <_dtoa_r+0x498>
 800b352:	4656      	mov	r6, sl
 800b354:	2331      	movs	r3, #49	@ 0x31
 800b356:	f108 0801 	add.w	r8, r8, #1
 800b35a:	f806 3b01 	strb.w	r3, [r6], #1
 800b35e:	e59f      	b.n	800aea0 <_dtoa_r+0x4a0>
 800b360:	46b8      	mov	r8, r7
 800b362:	9c08      	ldr	r4, [sp, #32]
 800b364:	4625      	mov	r5, r4
 800b366:	e7f4      	b.n	800b352 <_dtoa_r+0x952>
 800b368:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b36c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b36e:	2b00      	cmp	r3, #0
 800b370:	f000 8101 	beq.w	800b576 <_dtoa_r+0xb76>
 800b374:	2e00      	cmp	r6, #0
 800b376:	dd05      	ble.n	800b384 <_dtoa_r+0x984>
 800b378:	4629      	mov	r1, r5
 800b37a:	4632      	mov	r2, r6
 800b37c:	4648      	mov	r0, r9
 800b37e:	f000 fc17 	bl	800bbb0 <__lshift>
 800b382:	4605      	mov	r5, r0
 800b384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b386:	2b00      	cmp	r3, #0
 800b388:	d05c      	beq.n	800b444 <_dtoa_r+0xa44>
 800b38a:	4648      	mov	r0, r9
 800b38c:	6869      	ldr	r1, [r5, #4]
 800b38e:	f000 fa09 	bl	800b7a4 <_Balloc>
 800b392:	4606      	mov	r6, r0
 800b394:	b928      	cbnz	r0, 800b3a2 <_dtoa_r+0x9a2>
 800b396:	4602      	mov	r2, r0
 800b398:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b39c:	4b80      	ldr	r3, [pc, #512]	@ (800b5a0 <_dtoa_r+0xba0>)
 800b39e:	f7ff bb43 	b.w	800aa28 <_dtoa_r+0x28>
 800b3a2:	692a      	ldr	r2, [r5, #16]
 800b3a4:	f105 010c 	add.w	r1, r5, #12
 800b3a8:	3202      	adds	r2, #2
 800b3aa:	0092      	lsls	r2, r2, #2
 800b3ac:	300c      	adds	r0, #12
 800b3ae:	f7ff fa90 	bl	800a8d2 <memcpy>
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	4631      	mov	r1, r6
 800b3b6:	4648      	mov	r0, r9
 800b3b8:	f000 fbfa 	bl	800bbb0 <__lshift>
 800b3bc:	462f      	mov	r7, r5
 800b3be:	4605      	mov	r5, r0
 800b3c0:	f10a 0301 	add.w	r3, sl, #1
 800b3c4:	9304      	str	r3, [sp, #16]
 800b3c6:	eb0a 030b 	add.w	r3, sl, fp
 800b3ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3cc:	9b06      	ldr	r3, [sp, #24]
 800b3ce:	f003 0301 	and.w	r3, r3, #1
 800b3d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3d4:	9b04      	ldr	r3, [sp, #16]
 800b3d6:	4621      	mov	r1, r4
 800b3d8:	9803      	ldr	r0, [sp, #12]
 800b3da:	f103 3bff 	add.w	fp, r3, #4294967295
 800b3de:	f7ff fa86 	bl	800a8ee <quorem>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	4639      	mov	r1, r7
 800b3e6:	3330      	adds	r3, #48	@ 0x30
 800b3e8:	9006      	str	r0, [sp, #24]
 800b3ea:	9803      	ldr	r0, [sp, #12]
 800b3ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3ee:	f000 fc4b 	bl	800bc88 <__mcmp>
 800b3f2:	462a      	mov	r2, r5
 800b3f4:	9008      	str	r0, [sp, #32]
 800b3f6:	4621      	mov	r1, r4
 800b3f8:	4648      	mov	r0, r9
 800b3fa:	f000 fc61 	bl	800bcc0 <__mdiff>
 800b3fe:	68c2      	ldr	r2, [r0, #12]
 800b400:	4606      	mov	r6, r0
 800b402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b404:	bb02      	cbnz	r2, 800b448 <_dtoa_r+0xa48>
 800b406:	4601      	mov	r1, r0
 800b408:	9803      	ldr	r0, [sp, #12]
 800b40a:	f000 fc3d 	bl	800bc88 <__mcmp>
 800b40e:	4602      	mov	r2, r0
 800b410:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b412:	4631      	mov	r1, r6
 800b414:	4648      	mov	r0, r9
 800b416:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b41a:	f000 fa03 	bl	800b824 <_Bfree>
 800b41e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b420:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b422:	9e04      	ldr	r6, [sp, #16]
 800b424:	ea42 0103 	orr.w	r1, r2, r3
 800b428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b42a:	4319      	orrs	r1, r3
 800b42c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b42e:	d10d      	bne.n	800b44c <_dtoa_r+0xa4c>
 800b430:	2b39      	cmp	r3, #57	@ 0x39
 800b432:	d027      	beq.n	800b484 <_dtoa_r+0xa84>
 800b434:	9a08      	ldr	r2, [sp, #32]
 800b436:	2a00      	cmp	r2, #0
 800b438:	dd01      	ble.n	800b43e <_dtoa_r+0xa3e>
 800b43a:	9b06      	ldr	r3, [sp, #24]
 800b43c:	3331      	adds	r3, #49	@ 0x31
 800b43e:	f88b 3000 	strb.w	r3, [fp]
 800b442:	e52e      	b.n	800aea2 <_dtoa_r+0x4a2>
 800b444:	4628      	mov	r0, r5
 800b446:	e7b9      	b.n	800b3bc <_dtoa_r+0x9bc>
 800b448:	2201      	movs	r2, #1
 800b44a:	e7e2      	b.n	800b412 <_dtoa_r+0xa12>
 800b44c:	9908      	ldr	r1, [sp, #32]
 800b44e:	2900      	cmp	r1, #0
 800b450:	db04      	blt.n	800b45c <_dtoa_r+0xa5c>
 800b452:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b454:	4301      	orrs	r1, r0
 800b456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b458:	4301      	orrs	r1, r0
 800b45a:	d120      	bne.n	800b49e <_dtoa_r+0xa9e>
 800b45c:	2a00      	cmp	r2, #0
 800b45e:	ddee      	ble.n	800b43e <_dtoa_r+0xa3e>
 800b460:	2201      	movs	r2, #1
 800b462:	9903      	ldr	r1, [sp, #12]
 800b464:	4648      	mov	r0, r9
 800b466:	9304      	str	r3, [sp, #16]
 800b468:	f000 fba2 	bl	800bbb0 <__lshift>
 800b46c:	4621      	mov	r1, r4
 800b46e:	9003      	str	r0, [sp, #12]
 800b470:	f000 fc0a 	bl	800bc88 <__mcmp>
 800b474:	2800      	cmp	r0, #0
 800b476:	9b04      	ldr	r3, [sp, #16]
 800b478:	dc02      	bgt.n	800b480 <_dtoa_r+0xa80>
 800b47a:	d1e0      	bne.n	800b43e <_dtoa_r+0xa3e>
 800b47c:	07da      	lsls	r2, r3, #31
 800b47e:	d5de      	bpl.n	800b43e <_dtoa_r+0xa3e>
 800b480:	2b39      	cmp	r3, #57	@ 0x39
 800b482:	d1da      	bne.n	800b43a <_dtoa_r+0xa3a>
 800b484:	2339      	movs	r3, #57	@ 0x39
 800b486:	f88b 3000 	strb.w	r3, [fp]
 800b48a:	4633      	mov	r3, r6
 800b48c:	461e      	mov	r6, r3
 800b48e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b492:	3b01      	subs	r3, #1
 800b494:	2a39      	cmp	r2, #57	@ 0x39
 800b496:	d04e      	beq.n	800b536 <_dtoa_r+0xb36>
 800b498:	3201      	adds	r2, #1
 800b49a:	701a      	strb	r2, [r3, #0]
 800b49c:	e501      	b.n	800aea2 <_dtoa_r+0x4a2>
 800b49e:	2a00      	cmp	r2, #0
 800b4a0:	dd03      	ble.n	800b4aa <_dtoa_r+0xaaa>
 800b4a2:	2b39      	cmp	r3, #57	@ 0x39
 800b4a4:	d0ee      	beq.n	800b484 <_dtoa_r+0xa84>
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	e7c9      	b.n	800b43e <_dtoa_r+0xa3e>
 800b4aa:	9a04      	ldr	r2, [sp, #16]
 800b4ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b4ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b4b2:	428a      	cmp	r2, r1
 800b4b4:	d028      	beq.n	800b508 <_dtoa_r+0xb08>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	220a      	movs	r2, #10
 800b4ba:	9903      	ldr	r1, [sp, #12]
 800b4bc:	4648      	mov	r0, r9
 800b4be:	f000 f9d3 	bl	800b868 <__multadd>
 800b4c2:	42af      	cmp	r7, r5
 800b4c4:	9003      	str	r0, [sp, #12]
 800b4c6:	f04f 0300 	mov.w	r3, #0
 800b4ca:	f04f 020a 	mov.w	r2, #10
 800b4ce:	4639      	mov	r1, r7
 800b4d0:	4648      	mov	r0, r9
 800b4d2:	d107      	bne.n	800b4e4 <_dtoa_r+0xae4>
 800b4d4:	f000 f9c8 	bl	800b868 <__multadd>
 800b4d8:	4607      	mov	r7, r0
 800b4da:	4605      	mov	r5, r0
 800b4dc:	9b04      	ldr	r3, [sp, #16]
 800b4de:	3301      	adds	r3, #1
 800b4e0:	9304      	str	r3, [sp, #16]
 800b4e2:	e777      	b.n	800b3d4 <_dtoa_r+0x9d4>
 800b4e4:	f000 f9c0 	bl	800b868 <__multadd>
 800b4e8:	4629      	mov	r1, r5
 800b4ea:	4607      	mov	r7, r0
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	220a      	movs	r2, #10
 800b4f0:	4648      	mov	r0, r9
 800b4f2:	f000 f9b9 	bl	800b868 <__multadd>
 800b4f6:	4605      	mov	r5, r0
 800b4f8:	e7f0      	b.n	800b4dc <_dtoa_r+0xadc>
 800b4fa:	f1bb 0f00 	cmp.w	fp, #0
 800b4fe:	bfcc      	ite	gt
 800b500:	465e      	movgt	r6, fp
 800b502:	2601      	movle	r6, #1
 800b504:	2700      	movs	r7, #0
 800b506:	4456      	add	r6, sl
 800b508:	2201      	movs	r2, #1
 800b50a:	9903      	ldr	r1, [sp, #12]
 800b50c:	4648      	mov	r0, r9
 800b50e:	9304      	str	r3, [sp, #16]
 800b510:	f000 fb4e 	bl	800bbb0 <__lshift>
 800b514:	4621      	mov	r1, r4
 800b516:	9003      	str	r0, [sp, #12]
 800b518:	f000 fbb6 	bl	800bc88 <__mcmp>
 800b51c:	2800      	cmp	r0, #0
 800b51e:	dcb4      	bgt.n	800b48a <_dtoa_r+0xa8a>
 800b520:	d102      	bne.n	800b528 <_dtoa_r+0xb28>
 800b522:	9b04      	ldr	r3, [sp, #16]
 800b524:	07db      	lsls	r3, r3, #31
 800b526:	d4b0      	bmi.n	800b48a <_dtoa_r+0xa8a>
 800b528:	4633      	mov	r3, r6
 800b52a:	461e      	mov	r6, r3
 800b52c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b530:	2a30      	cmp	r2, #48	@ 0x30
 800b532:	d0fa      	beq.n	800b52a <_dtoa_r+0xb2a>
 800b534:	e4b5      	b.n	800aea2 <_dtoa_r+0x4a2>
 800b536:	459a      	cmp	sl, r3
 800b538:	d1a8      	bne.n	800b48c <_dtoa_r+0xa8c>
 800b53a:	2331      	movs	r3, #49	@ 0x31
 800b53c:	f108 0801 	add.w	r8, r8, #1
 800b540:	f88a 3000 	strb.w	r3, [sl]
 800b544:	e4ad      	b.n	800aea2 <_dtoa_r+0x4a2>
 800b546:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b548:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b5a4 <_dtoa_r+0xba4>
 800b54c:	b11b      	cbz	r3, 800b556 <_dtoa_r+0xb56>
 800b54e:	f10a 0308 	add.w	r3, sl, #8
 800b552:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b554:	6013      	str	r3, [r2, #0]
 800b556:	4650      	mov	r0, sl
 800b558:	b017      	add	sp, #92	@ 0x5c
 800b55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b560:	2b01      	cmp	r3, #1
 800b562:	f77f ae2e 	ble.w	800b1c2 <_dtoa_r+0x7c2>
 800b566:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b568:	930a      	str	r3, [sp, #40]	@ 0x28
 800b56a:	2001      	movs	r0, #1
 800b56c:	e64d      	b.n	800b20a <_dtoa_r+0x80a>
 800b56e:	f1bb 0f00 	cmp.w	fp, #0
 800b572:	f77f aed9 	ble.w	800b328 <_dtoa_r+0x928>
 800b576:	4656      	mov	r6, sl
 800b578:	4621      	mov	r1, r4
 800b57a:	9803      	ldr	r0, [sp, #12]
 800b57c:	f7ff f9b7 	bl	800a8ee <quorem>
 800b580:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b584:	f806 3b01 	strb.w	r3, [r6], #1
 800b588:	eba6 020a 	sub.w	r2, r6, sl
 800b58c:	4593      	cmp	fp, r2
 800b58e:	ddb4      	ble.n	800b4fa <_dtoa_r+0xafa>
 800b590:	2300      	movs	r3, #0
 800b592:	220a      	movs	r2, #10
 800b594:	4648      	mov	r0, r9
 800b596:	9903      	ldr	r1, [sp, #12]
 800b598:	f000 f966 	bl	800b868 <__multadd>
 800b59c:	9003      	str	r0, [sp, #12]
 800b59e:	e7eb      	b.n	800b578 <_dtoa_r+0xb78>
 800b5a0:	0800c79e 	.word	0x0800c79e
 800b5a4:	0800c722 	.word	0x0800c722

0800b5a8 <_free_r>:
 800b5a8:	b538      	push	{r3, r4, r5, lr}
 800b5aa:	4605      	mov	r5, r0
 800b5ac:	2900      	cmp	r1, #0
 800b5ae:	d040      	beq.n	800b632 <_free_r+0x8a>
 800b5b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5b4:	1f0c      	subs	r4, r1, #4
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	bfb8      	it	lt
 800b5ba:	18e4      	addlt	r4, r4, r3
 800b5bc:	f000 f8e6 	bl	800b78c <__malloc_lock>
 800b5c0:	4a1c      	ldr	r2, [pc, #112]	@ (800b634 <_free_r+0x8c>)
 800b5c2:	6813      	ldr	r3, [r2, #0]
 800b5c4:	b933      	cbnz	r3, 800b5d4 <_free_r+0x2c>
 800b5c6:	6063      	str	r3, [r4, #4]
 800b5c8:	6014      	str	r4, [r2, #0]
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5d0:	f000 b8e2 	b.w	800b798 <__malloc_unlock>
 800b5d4:	42a3      	cmp	r3, r4
 800b5d6:	d908      	bls.n	800b5ea <_free_r+0x42>
 800b5d8:	6820      	ldr	r0, [r4, #0]
 800b5da:	1821      	adds	r1, r4, r0
 800b5dc:	428b      	cmp	r3, r1
 800b5de:	bf01      	itttt	eq
 800b5e0:	6819      	ldreq	r1, [r3, #0]
 800b5e2:	685b      	ldreq	r3, [r3, #4]
 800b5e4:	1809      	addeq	r1, r1, r0
 800b5e6:	6021      	streq	r1, [r4, #0]
 800b5e8:	e7ed      	b.n	800b5c6 <_free_r+0x1e>
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	b10b      	cbz	r3, 800b5f4 <_free_r+0x4c>
 800b5f0:	42a3      	cmp	r3, r4
 800b5f2:	d9fa      	bls.n	800b5ea <_free_r+0x42>
 800b5f4:	6811      	ldr	r1, [r2, #0]
 800b5f6:	1850      	adds	r0, r2, r1
 800b5f8:	42a0      	cmp	r0, r4
 800b5fa:	d10b      	bne.n	800b614 <_free_r+0x6c>
 800b5fc:	6820      	ldr	r0, [r4, #0]
 800b5fe:	4401      	add	r1, r0
 800b600:	1850      	adds	r0, r2, r1
 800b602:	4283      	cmp	r3, r0
 800b604:	6011      	str	r1, [r2, #0]
 800b606:	d1e0      	bne.n	800b5ca <_free_r+0x22>
 800b608:	6818      	ldr	r0, [r3, #0]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	4408      	add	r0, r1
 800b60e:	6010      	str	r0, [r2, #0]
 800b610:	6053      	str	r3, [r2, #4]
 800b612:	e7da      	b.n	800b5ca <_free_r+0x22>
 800b614:	d902      	bls.n	800b61c <_free_r+0x74>
 800b616:	230c      	movs	r3, #12
 800b618:	602b      	str	r3, [r5, #0]
 800b61a:	e7d6      	b.n	800b5ca <_free_r+0x22>
 800b61c:	6820      	ldr	r0, [r4, #0]
 800b61e:	1821      	adds	r1, r4, r0
 800b620:	428b      	cmp	r3, r1
 800b622:	bf01      	itttt	eq
 800b624:	6819      	ldreq	r1, [r3, #0]
 800b626:	685b      	ldreq	r3, [r3, #4]
 800b628:	1809      	addeq	r1, r1, r0
 800b62a:	6021      	streq	r1, [r4, #0]
 800b62c:	6063      	str	r3, [r4, #4]
 800b62e:	6054      	str	r4, [r2, #4]
 800b630:	e7cb      	b.n	800b5ca <_free_r+0x22>
 800b632:	bd38      	pop	{r3, r4, r5, pc}
 800b634:	20001f1c 	.word	0x20001f1c

0800b638 <malloc>:
 800b638:	4b02      	ldr	r3, [pc, #8]	@ (800b644 <malloc+0xc>)
 800b63a:	4601      	mov	r1, r0
 800b63c:	6818      	ldr	r0, [r3, #0]
 800b63e:	f000 b825 	b.w	800b68c <_malloc_r>
 800b642:	bf00      	nop
 800b644:	20000020 	.word	0x20000020

0800b648 <sbrk_aligned>:
 800b648:	b570      	push	{r4, r5, r6, lr}
 800b64a:	4e0f      	ldr	r6, [pc, #60]	@ (800b688 <sbrk_aligned+0x40>)
 800b64c:	460c      	mov	r4, r1
 800b64e:	6831      	ldr	r1, [r6, #0]
 800b650:	4605      	mov	r5, r0
 800b652:	b911      	cbnz	r1, 800b65a <sbrk_aligned+0x12>
 800b654:	f000 fcc8 	bl	800bfe8 <_sbrk_r>
 800b658:	6030      	str	r0, [r6, #0]
 800b65a:	4621      	mov	r1, r4
 800b65c:	4628      	mov	r0, r5
 800b65e:	f000 fcc3 	bl	800bfe8 <_sbrk_r>
 800b662:	1c43      	adds	r3, r0, #1
 800b664:	d103      	bne.n	800b66e <sbrk_aligned+0x26>
 800b666:	f04f 34ff 	mov.w	r4, #4294967295
 800b66a:	4620      	mov	r0, r4
 800b66c:	bd70      	pop	{r4, r5, r6, pc}
 800b66e:	1cc4      	adds	r4, r0, #3
 800b670:	f024 0403 	bic.w	r4, r4, #3
 800b674:	42a0      	cmp	r0, r4
 800b676:	d0f8      	beq.n	800b66a <sbrk_aligned+0x22>
 800b678:	1a21      	subs	r1, r4, r0
 800b67a:	4628      	mov	r0, r5
 800b67c:	f000 fcb4 	bl	800bfe8 <_sbrk_r>
 800b680:	3001      	adds	r0, #1
 800b682:	d1f2      	bne.n	800b66a <sbrk_aligned+0x22>
 800b684:	e7ef      	b.n	800b666 <sbrk_aligned+0x1e>
 800b686:	bf00      	nop
 800b688:	20001f18 	.word	0x20001f18

0800b68c <_malloc_r>:
 800b68c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b690:	1ccd      	adds	r5, r1, #3
 800b692:	f025 0503 	bic.w	r5, r5, #3
 800b696:	3508      	adds	r5, #8
 800b698:	2d0c      	cmp	r5, #12
 800b69a:	bf38      	it	cc
 800b69c:	250c      	movcc	r5, #12
 800b69e:	2d00      	cmp	r5, #0
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	db01      	blt.n	800b6a8 <_malloc_r+0x1c>
 800b6a4:	42a9      	cmp	r1, r5
 800b6a6:	d904      	bls.n	800b6b2 <_malloc_r+0x26>
 800b6a8:	230c      	movs	r3, #12
 800b6aa:	6033      	str	r3, [r6, #0]
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b788 <_malloc_r+0xfc>
 800b6b6:	f000 f869 	bl	800b78c <__malloc_lock>
 800b6ba:	f8d8 3000 	ldr.w	r3, [r8]
 800b6be:	461c      	mov	r4, r3
 800b6c0:	bb44      	cbnz	r4, 800b714 <_malloc_r+0x88>
 800b6c2:	4629      	mov	r1, r5
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	f7ff ffbf 	bl	800b648 <sbrk_aligned>
 800b6ca:	1c43      	adds	r3, r0, #1
 800b6cc:	4604      	mov	r4, r0
 800b6ce:	d158      	bne.n	800b782 <_malloc_r+0xf6>
 800b6d0:	f8d8 4000 	ldr.w	r4, [r8]
 800b6d4:	4627      	mov	r7, r4
 800b6d6:	2f00      	cmp	r7, #0
 800b6d8:	d143      	bne.n	800b762 <_malloc_r+0xd6>
 800b6da:	2c00      	cmp	r4, #0
 800b6dc:	d04b      	beq.n	800b776 <_malloc_r+0xea>
 800b6de:	6823      	ldr	r3, [r4, #0]
 800b6e0:	4639      	mov	r1, r7
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	eb04 0903 	add.w	r9, r4, r3
 800b6e8:	f000 fc7e 	bl	800bfe8 <_sbrk_r>
 800b6ec:	4581      	cmp	r9, r0
 800b6ee:	d142      	bne.n	800b776 <_malloc_r+0xea>
 800b6f0:	6821      	ldr	r1, [r4, #0]
 800b6f2:	4630      	mov	r0, r6
 800b6f4:	1a6d      	subs	r5, r5, r1
 800b6f6:	4629      	mov	r1, r5
 800b6f8:	f7ff ffa6 	bl	800b648 <sbrk_aligned>
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	d03a      	beq.n	800b776 <_malloc_r+0xea>
 800b700:	6823      	ldr	r3, [r4, #0]
 800b702:	442b      	add	r3, r5
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	f8d8 3000 	ldr.w	r3, [r8]
 800b70a:	685a      	ldr	r2, [r3, #4]
 800b70c:	bb62      	cbnz	r2, 800b768 <_malloc_r+0xdc>
 800b70e:	f8c8 7000 	str.w	r7, [r8]
 800b712:	e00f      	b.n	800b734 <_malloc_r+0xa8>
 800b714:	6822      	ldr	r2, [r4, #0]
 800b716:	1b52      	subs	r2, r2, r5
 800b718:	d420      	bmi.n	800b75c <_malloc_r+0xd0>
 800b71a:	2a0b      	cmp	r2, #11
 800b71c:	d917      	bls.n	800b74e <_malloc_r+0xc2>
 800b71e:	1961      	adds	r1, r4, r5
 800b720:	42a3      	cmp	r3, r4
 800b722:	6025      	str	r5, [r4, #0]
 800b724:	bf18      	it	ne
 800b726:	6059      	strne	r1, [r3, #4]
 800b728:	6863      	ldr	r3, [r4, #4]
 800b72a:	bf08      	it	eq
 800b72c:	f8c8 1000 	streq.w	r1, [r8]
 800b730:	5162      	str	r2, [r4, r5]
 800b732:	604b      	str	r3, [r1, #4]
 800b734:	4630      	mov	r0, r6
 800b736:	f000 f82f 	bl	800b798 <__malloc_unlock>
 800b73a:	f104 000b 	add.w	r0, r4, #11
 800b73e:	1d23      	adds	r3, r4, #4
 800b740:	f020 0007 	bic.w	r0, r0, #7
 800b744:	1ac2      	subs	r2, r0, r3
 800b746:	bf1c      	itt	ne
 800b748:	1a1b      	subne	r3, r3, r0
 800b74a:	50a3      	strne	r3, [r4, r2]
 800b74c:	e7af      	b.n	800b6ae <_malloc_r+0x22>
 800b74e:	6862      	ldr	r2, [r4, #4]
 800b750:	42a3      	cmp	r3, r4
 800b752:	bf0c      	ite	eq
 800b754:	f8c8 2000 	streq.w	r2, [r8]
 800b758:	605a      	strne	r2, [r3, #4]
 800b75a:	e7eb      	b.n	800b734 <_malloc_r+0xa8>
 800b75c:	4623      	mov	r3, r4
 800b75e:	6864      	ldr	r4, [r4, #4]
 800b760:	e7ae      	b.n	800b6c0 <_malloc_r+0x34>
 800b762:	463c      	mov	r4, r7
 800b764:	687f      	ldr	r7, [r7, #4]
 800b766:	e7b6      	b.n	800b6d6 <_malloc_r+0x4a>
 800b768:	461a      	mov	r2, r3
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	42a3      	cmp	r3, r4
 800b76e:	d1fb      	bne.n	800b768 <_malloc_r+0xdc>
 800b770:	2300      	movs	r3, #0
 800b772:	6053      	str	r3, [r2, #4]
 800b774:	e7de      	b.n	800b734 <_malloc_r+0xa8>
 800b776:	230c      	movs	r3, #12
 800b778:	4630      	mov	r0, r6
 800b77a:	6033      	str	r3, [r6, #0]
 800b77c:	f000 f80c 	bl	800b798 <__malloc_unlock>
 800b780:	e794      	b.n	800b6ac <_malloc_r+0x20>
 800b782:	6005      	str	r5, [r0, #0]
 800b784:	e7d6      	b.n	800b734 <_malloc_r+0xa8>
 800b786:	bf00      	nop
 800b788:	20001f1c 	.word	0x20001f1c

0800b78c <__malloc_lock>:
 800b78c:	4801      	ldr	r0, [pc, #4]	@ (800b794 <__malloc_lock+0x8>)
 800b78e:	f7ff b890 	b.w	800a8b2 <__retarget_lock_acquire_recursive>
 800b792:	bf00      	nop
 800b794:	20001f14 	.word	0x20001f14

0800b798 <__malloc_unlock>:
 800b798:	4801      	ldr	r0, [pc, #4]	@ (800b7a0 <__malloc_unlock+0x8>)
 800b79a:	f7ff b88b 	b.w	800a8b4 <__retarget_lock_release_recursive>
 800b79e:	bf00      	nop
 800b7a0:	20001f14 	.word	0x20001f14

0800b7a4 <_Balloc>:
 800b7a4:	b570      	push	{r4, r5, r6, lr}
 800b7a6:	69c6      	ldr	r6, [r0, #28]
 800b7a8:	4604      	mov	r4, r0
 800b7aa:	460d      	mov	r5, r1
 800b7ac:	b976      	cbnz	r6, 800b7cc <_Balloc+0x28>
 800b7ae:	2010      	movs	r0, #16
 800b7b0:	f7ff ff42 	bl	800b638 <malloc>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	61e0      	str	r0, [r4, #28]
 800b7b8:	b920      	cbnz	r0, 800b7c4 <_Balloc+0x20>
 800b7ba:	216b      	movs	r1, #107	@ 0x6b
 800b7bc:	4b17      	ldr	r3, [pc, #92]	@ (800b81c <_Balloc+0x78>)
 800b7be:	4818      	ldr	r0, [pc, #96]	@ (800b820 <_Balloc+0x7c>)
 800b7c0:	f000 fc22 	bl	800c008 <__assert_func>
 800b7c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7c8:	6006      	str	r6, [r0, #0]
 800b7ca:	60c6      	str	r6, [r0, #12]
 800b7cc:	69e6      	ldr	r6, [r4, #28]
 800b7ce:	68f3      	ldr	r3, [r6, #12]
 800b7d0:	b183      	cbz	r3, 800b7f4 <_Balloc+0x50>
 800b7d2:	69e3      	ldr	r3, [r4, #28]
 800b7d4:	68db      	ldr	r3, [r3, #12]
 800b7d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7da:	b9b8      	cbnz	r0, 800b80c <_Balloc+0x68>
 800b7dc:	2101      	movs	r1, #1
 800b7de:	fa01 f605 	lsl.w	r6, r1, r5
 800b7e2:	1d72      	adds	r2, r6, #5
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	0092      	lsls	r2, r2, #2
 800b7e8:	f000 fc2c 	bl	800c044 <_calloc_r>
 800b7ec:	b160      	cbz	r0, 800b808 <_Balloc+0x64>
 800b7ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b7f2:	e00e      	b.n	800b812 <_Balloc+0x6e>
 800b7f4:	2221      	movs	r2, #33	@ 0x21
 800b7f6:	2104      	movs	r1, #4
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f000 fc23 	bl	800c044 <_calloc_r>
 800b7fe:	69e3      	ldr	r3, [r4, #28]
 800b800:	60f0      	str	r0, [r6, #12]
 800b802:	68db      	ldr	r3, [r3, #12]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d1e4      	bne.n	800b7d2 <_Balloc+0x2e>
 800b808:	2000      	movs	r0, #0
 800b80a:	bd70      	pop	{r4, r5, r6, pc}
 800b80c:	6802      	ldr	r2, [r0, #0]
 800b80e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b812:	2300      	movs	r3, #0
 800b814:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b818:	e7f7      	b.n	800b80a <_Balloc+0x66>
 800b81a:	bf00      	nop
 800b81c:	0800c72f 	.word	0x0800c72f
 800b820:	0800c7af 	.word	0x0800c7af

0800b824 <_Bfree>:
 800b824:	b570      	push	{r4, r5, r6, lr}
 800b826:	69c6      	ldr	r6, [r0, #28]
 800b828:	4605      	mov	r5, r0
 800b82a:	460c      	mov	r4, r1
 800b82c:	b976      	cbnz	r6, 800b84c <_Bfree+0x28>
 800b82e:	2010      	movs	r0, #16
 800b830:	f7ff ff02 	bl	800b638 <malloc>
 800b834:	4602      	mov	r2, r0
 800b836:	61e8      	str	r0, [r5, #28]
 800b838:	b920      	cbnz	r0, 800b844 <_Bfree+0x20>
 800b83a:	218f      	movs	r1, #143	@ 0x8f
 800b83c:	4b08      	ldr	r3, [pc, #32]	@ (800b860 <_Bfree+0x3c>)
 800b83e:	4809      	ldr	r0, [pc, #36]	@ (800b864 <_Bfree+0x40>)
 800b840:	f000 fbe2 	bl	800c008 <__assert_func>
 800b844:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b848:	6006      	str	r6, [r0, #0]
 800b84a:	60c6      	str	r6, [r0, #12]
 800b84c:	b13c      	cbz	r4, 800b85e <_Bfree+0x3a>
 800b84e:	69eb      	ldr	r3, [r5, #28]
 800b850:	6862      	ldr	r2, [r4, #4]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b858:	6021      	str	r1, [r4, #0]
 800b85a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b85e:	bd70      	pop	{r4, r5, r6, pc}
 800b860:	0800c72f 	.word	0x0800c72f
 800b864:	0800c7af 	.word	0x0800c7af

0800b868 <__multadd>:
 800b868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b86c:	4607      	mov	r7, r0
 800b86e:	460c      	mov	r4, r1
 800b870:	461e      	mov	r6, r3
 800b872:	2000      	movs	r0, #0
 800b874:	690d      	ldr	r5, [r1, #16]
 800b876:	f101 0c14 	add.w	ip, r1, #20
 800b87a:	f8dc 3000 	ldr.w	r3, [ip]
 800b87e:	3001      	adds	r0, #1
 800b880:	b299      	uxth	r1, r3
 800b882:	fb02 6101 	mla	r1, r2, r1, r6
 800b886:	0c1e      	lsrs	r6, r3, #16
 800b888:	0c0b      	lsrs	r3, r1, #16
 800b88a:	fb02 3306 	mla	r3, r2, r6, r3
 800b88e:	b289      	uxth	r1, r1
 800b890:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b894:	4285      	cmp	r5, r0
 800b896:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b89a:	f84c 1b04 	str.w	r1, [ip], #4
 800b89e:	dcec      	bgt.n	800b87a <__multadd+0x12>
 800b8a0:	b30e      	cbz	r6, 800b8e6 <__multadd+0x7e>
 800b8a2:	68a3      	ldr	r3, [r4, #8]
 800b8a4:	42ab      	cmp	r3, r5
 800b8a6:	dc19      	bgt.n	800b8dc <__multadd+0x74>
 800b8a8:	6861      	ldr	r1, [r4, #4]
 800b8aa:	4638      	mov	r0, r7
 800b8ac:	3101      	adds	r1, #1
 800b8ae:	f7ff ff79 	bl	800b7a4 <_Balloc>
 800b8b2:	4680      	mov	r8, r0
 800b8b4:	b928      	cbnz	r0, 800b8c2 <__multadd+0x5a>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	21ba      	movs	r1, #186	@ 0xba
 800b8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800b8ec <__multadd+0x84>)
 800b8bc:	480c      	ldr	r0, [pc, #48]	@ (800b8f0 <__multadd+0x88>)
 800b8be:	f000 fba3 	bl	800c008 <__assert_func>
 800b8c2:	6922      	ldr	r2, [r4, #16]
 800b8c4:	f104 010c 	add.w	r1, r4, #12
 800b8c8:	3202      	adds	r2, #2
 800b8ca:	0092      	lsls	r2, r2, #2
 800b8cc:	300c      	adds	r0, #12
 800b8ce:	f7ff f800 	bl	800a8d2 <memcpy>
 800b8d2:	4621      	mov	r1, r4
 800b8d4:	4638      	mov	r0, r7
 800b8d6:	f7ff ffa5 	bl	800b824 <_Bfree>
 800b8da:	4644      	mov	r4, r8
 800b8dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b8e0:	3501      	adds	r5, #1
 800b8e2:	615e      	str	r6, [r3, #20]
 800b8e4:	6125      	str	r5, [r4, #16]
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8ec:	0800c79e 	.word	0x0800c79e
 800b8f0:	0800c7af 	.word	0x0800c7af

0800b8f4 <__hi0bits>:
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b8fa:	bf3a      	itte	cc
 800b8fc:	0403      	lslcc	r3, r0, #16
 800b8fe:	2010      	movcc	r0, #16
 800b900:	2000      	movcs	r0, #0
 800b902:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b906:	bf3c      	itt	cc
 800b908:	021b      	lslcc	r3, r3, #8
 800b90a:	3008      	addcc	r0, #8
 800b90c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b910:	bf3c      	itt	cc
 800b912:	011b      	lslcc	r3, r3, #4
 800b914:	3004      	addcc	r0, #4
 800b916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b91a:	bf3c      	itt	cc
 800b91c:	009b      	lslcc	r3, r3, #2
 800b91e:	3002      	addcc	r0, #2
 800b920:	2b00      	cmp	r3, #0
 800b922:	db05      	blt.n	800b930 <__hi0bits+0x3c>
 800b924:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b928:	f100 0001 	add.w	r0, r0, #1
 800b92c:	bf08      	it	eq
 800b92e:	2020      	moveq	r0, #32
 800b930:	4770      	bx	lr

0800b932 <__lo0bits>:
 800b932:	6803      	ldr	r3, [r0, #0]
 800b934:	4602      	mov	r2, r0
 800b936:	f013 0007 	ands.w	r0, r3, #7
 800b93a:	d00b      	beq.n	800b954 <__lo0bits+0x22>
 800b93c:	07d9      	lsls	r1, r3, #31
 800b93e:	d421      	bmi.n	800b984 <__lo0bits+0x52>
 800b940:	0798      	lsls	r0, r3, #30
 800b942:	bf49      	itett	mi
 800b944:	085b      	lsrmi	r3, r3, #1
 800b946:	089b      	lsrpl	r3, r3, #2
 800b948:	2001      	movmi	r0, #1
 800b94a:	6013      	strmi	r3, [r2, #0]
 800b94c:	bf5c      	itt	pl
 800b94e:	2002      	movpl	r0, #2
 800b950:	6013      	strpl	r3, [r2, #0]
 800b952:	4770      	bx	lr
 800b954:	b299      	uxth	r1, r3
 800b956:	b909      	cbnz	r1, 800b95c <__lo0bits+0x2a>
 800b958:	2010      	movs	r0, #16
 800b95a:	0c1b      	lsrs	r3, r3, #16
 800b95c:	b2d9      	uxtb	r1, r3
 800b95e:	b909      	cbnz	r1, 800b964 <__lo0bits+0x32>
 800b960:	3008      	adds	r0, #8
 800b962:	0a1b      	lsrs	r3, r3, #8
 800b964:	0719      	lsls	r1, r3, #28
 800b966:	bf04      	itt	eq
 800b968:	091b      	lsreq	r3, r3, #4
 800b96a:	3004      	addeq	r0, #4
 800b96c:	0799      	lsls	r1, r3, #30
 800b96e:	bf04      	itt	eq
 800b970:	089b      	lsreq	r3, r3, #2
 800b972:	3002      	addeq	r0, #2
 800b974:	07d9      	lsls	r1, r3, #31
 800b976:	d403      	bmi.n	800b980 <__lo0bits+0x4e>
 800b978:	085b      	lsrs	r3, r3, #1
 800b97a:	f100 0001 	add.w	r0, r0, #1
 800b97e:	d003      	beq.n	800b988 <__lo0bits+0x56>
 800b980:	6013      	str	r3, [r2, #0]
 800b982:	4770      	bx	lr
 800b984:	2000      	movs	r0, #0
 800b986:	4770      	bx	lr
 800b988:	2020      	movs	r0, #32
 800b98a:	4770      	bx	lr

0800b98c <__i2b>:
 800b98c:	b510      	push	{r4, lr}
 800b98e:	460c      	mov	r4, r1
 800b990:	2101      	movs	r1, #1
 800b992:	f7ff ff07 	bl	800b7a4 <_Balloc>
 800b996:	4602      	mov	r2, r0
 800b998:	b928      	cbnz	r0, 800b9a6 <__i2b+0x1a>
 800b99a:	f240 1145 	movw	r1, #325	@ 0x145
 800b99e:	4b04      	ldr	r3, [pc, #16]	@ (800b9b0 <__i2b+0x24>)
 800b9a0:	4804      	ldr	r0, [pc, #16]	@ (800b9b4 <__i2b+0x28>)
 800b9a2:	f000 fb31 	bl	800c008 <__assert_func>
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	6144      	str	r4, [r0, #20]
 800b9aa:	6103      	str	r3, [r0, #16]
 800b9ac:	bd10      	pop	{r4, pc}
 800b9ae:	bf00      	nop
 800b9b0:	0800c79e 	.word	0x0800c79e
 800b9b4:	0800c7af 	.word	0x0800c7af

0800b9b8 <__multiply>:
 800b9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9bc:	4617      	mov	r7, r2
 800b9be:	690a      	ldr	r2, [r1, #16]
 800b9c0:	693b      	ldr	r3, [r7, #16]
 800b9c2:	4689      	mov	r9, r1
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	bfa2      	ittt	ge
 800b9c8:	463b      	movge	r3, r7
 800b9ca:	460f      	movge	r7, r1
 800b9cc:	4699      	movge	r9, r3
 800b9ce:	693d      	ldr	r5, [r7, #16]
 800b9d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	6879      	ldr	r1, [r7, #4]
 800b9d8:	eb05 060a 	add.w	r6, r5, sl
 800b9dc:	42b3      	cmp	r3, r6
 800b9de:	b085      	sub	sp, #20
 800b9e0:	bfb8      	it	lt
 800b9e2:	3101      	addlt	r1, #1
 800b9e4:	f7ff fede 	bl	800b7a4 <_Balloc>
 800b9e8:	b930      	cbnz	r0, 800b9f8 <__multiply+0x40>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b9f0:	4b40      	ldr	r3, [pc, #256]	@ (800baf4 <__multiply+0x13c>)
 800b9f2:	4841      	ldr	r0, [pc, #260]	@ (800baf8 <__multiply+0x140>)
 800b9f4:	f000 fb08 	bl	800c008 <__assert_func>
 800b9f8:	f100 0414 	add.w	r4, r0, #20
 800b9fc:	4623      	mov	r3, r4
 800b9fe:	2200      	movs	r2, #0
 800ba00:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ba04:	4573      	cmp	r3, lr
 800ba06:	d320      	bcc.n	800ba4a <__multiply+0x92>
 800ba08:	f107 0814 	add.w	r8, r7, #20
 800ba0c:	f109 0114 	add.w	r1, r9, #20
 800ba10:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ba14:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ba18:	9302      	str	r3, [sp, #8]
 800ba1a:	1beb      	subs	r3, r5, r7
 800ba1c:	3b15      	subs	r3, #21
 800ba1e:	f023 0303 	bic.w	r3, r3, #3
 800ba22:	3304      	adds	r3, #4
 800ba24:	3715      	adds	r7, #21
 800ba26:	42bd      	cmp	r5, r7
 800ba28:	bf38      	it	cc
 800ba2a:	2304      	movcc	r3, #4
 800ba2c:	9301      	str	r3, [sp, #4]
 800ba2e:	9b02      	ldr	r3, [sp, #8]
 800ba30:	9103      	str	r1, [sp, #12]
 800ba32:	428b      	cmp	r3, r1
 800ba34:	d80c      	bhi.n	800ba50 <__multiply+0x98>
 800ba36:	2e00      	cmp	r6, #0
 800ba38:	dd03      	ble.n	800ba42 <__multiply+0x8a>
 800ba3a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d055      	beq.n	800baee <__multiply+0x136>
 800ba42:	6106      	str	r6, [r0, #16]
 800ba44:	b005      	add	sp, #20
 800ba46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba4a:	f843 2b04 	str.w	r2, [r3], #4
 800ba4e:	e7d9      	b.n	800ba04 <__multiply+0x4c>
 800ba50:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba54:	f1ba 0f00 	cmp.w	sl, #0
 800ba58:	d01f      	beq.n	800ba9a <__multiply+0xe2>
 800ba5a:	46c4      	mov	ip, r8
 800ba5c:	46a1      	mov	r9, r4
 800ba5e:	2700      	movs	r7, #0
 800ba60:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba64:	f8d9 3000 	ldr.w	r3, [r9]
 800ba68:	fa1f fb82 	uxth.w	fp, r2
 800ba6c:	b29b      	uxth	r3, r3
 800ba6e:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba72:	443b      	add	r3, r7
 800ba74:	f8d9 7000 	ldr.w	r7, [r9]
 800ba78:	0c12      	lsrs	r2, r2, #16
 800ba7a:	0c3f      	lsrs	r7, r7, #16
 800ba7c:	fb0a 7202 	mla	r2, sl, r2, r7
 800ba80:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ba84:	b29b      	uxth	r3, r3
 800ba86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba8a:	4565      	cmp	r5, ip
 800ba8c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ba90:	f849 3b04 	str.w	r3, [r9], #4
 800ba94:	d8e4      	bhi.n	800ba60 <__multiply+0xa8>
 800ba96:	9b01      	ldr	r3, [sp, #4]
 800ba98:	50e7      	str	r7, [r4, r3]
 800ba9a:	9b03      	ldr	r3, [sp, #12]
 800ba9c:	3104      	adds	r1, #4
 800ba9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800baa2:	f1b9 0f00 	cmp.w	r9, #0
 800baa6:	d020      	beq.n	800baea <__multiply+0x132>
 800baa8:	4647      	mov	r7, r8
 800baaa:	46a4      	mov	ip, r4
 800baac:	f04f 0a00 	mov.w	sl, #0
 800bab0:	6823      	ldr	r3, [r4, #0]
 800bab2:	f8b7 b000 	ldrh.w	fp, [r7]
 800bab6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800baba:	b29b      	uxth	r3, r3
 800babc:	fb09 220b 	mla	r2, r9, fp, r2
 800bac0:	4452      	add	r2, sl
 800bac2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bac6:	f84c 3b04 	str.w	r3, [ip], #4
 800baca:	f857 3b04 	ldr.w	r3, [r7], #4
 800bace:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bad2:	f8bc 3000 	ldrh.w	r3, [ip]
 800bad6:	42bd      	cmp	r5, r7
 800bad8:	fb09 330a 	mla	r3, r9, sl, r3
 800badc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bae0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bae4:	d8e5      	bhi.n	800bab2 <__multiply+0xfa>
 800bae6:	9a01      	ldr	r2, [sp, #4]
 800bae8:	50a3      	str	r3, [r4, r2]
 800baea:	3404      	adds	r4, #4
 800baec:	e79f      	b.n	800ba2e <__multiply+0x76>
 800baee:	3e01      	subs	r6, #1
 800baf0:	e7a1      	b.n	800ba36 <__multiply+0x7e>
 800baf2:	bf00      	nop
 800baf4:	0800c79e 	.word	0x0800c79e
 800baf8:	0800c7af 	.word	0x0800c7af

0800bafc <__pow5mult>:
 800bafc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb00:	4615      	mov	r5, r2
 800bb02:	f012 0203 	ands.w	r2, r2, #3
 800bb06:	4607      	mov	r7, r0
 800bb08:	460e      	mov	r6, r1
 800bb0a:	d007      	beq.n	800bb1c <__pow5mult+0x20>
 800bb0c:	4c25      	ldr	r4, [pc, #148]	@ (800bba4 <__pow5mult+0xa8>)
 800bb0e:	3a01      	subs	r2, #1
 800bb10:	2300      	movs	r3, #0
 800bb12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb16:	f7ff fea7 	bl	800b868 <__multadd>
 800bb1a:	4606      	mov	r6, r0
 800bb1c:	10ad      	asrs	r5, r5, #2
 800bb1e:	d03d      	beq.n	800bb9c <__pow5mult+0xa0>
 800bb20:	69fc      	ldr	r4, [r7, #28]
 800bb22:	b97c      	cbnz	r4, 800bb44 <__pow5mult+0x48>
 800bb24:	2010      	movs	r0, #16
 800bb26:	f7ff fd87 	bl	800b638 <malloc>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	61f8      	str	r0, [r7, #28]
 800bb2e:	b928      	cbnz	r0, 800bb3c <__pow5mult+0x40>
 800bb30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb34:	4b1c      	ldr	r3, [pc, #112]	@ (800bba8 <__pow5mult+0xac>)
 800bb36:	481d      	ldr	r0, [pc, #116]	@ (800bbac <__pow5mult+0xb0>)
 800bb38:	f000 fa66 	bl	800c008 <__assert_func>
 800bb3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb40:	6004      	str	r4, [r0, #0]
 800bb42:	60c4      	str	r4, [r0, #12]
 800bb44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb4c:	b94c      	cbnz	r4, 800bb62 <__pow5mult+0x66>
 800bb4e:	f240 2171 	movw	r1, #625	@ 0x271
 800bb52:	4638      	mov	r0, r7
 800bb54:	f7ff ff1a 	bl	800b98c <__i2b>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	4604      	mov	r4, r0
 800bb5c:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb60:	6003      	str	r3, [r0, #0]
 800bb62:	f04f 0900 	mov.w	r9, #0
 800bb66:	07eb      	lsls	r3, r5, #31
 800bb68:	d50a      	bpl.n	800bb80 <__pow5mult+0x84>
 800bb6a:	4631      	mov	r1, r6
 800bb6c:	4622      	mov	r2, r4
 800bb6e:	4638      	mov	r0, r7
 800bb70:	f7ff ff22 	bl	800b9b8 <__multiply>
 800bb74:	4680      	mov	r8, r0
 800bb76:	4631      	mov	r1, r6
 800bb78:	4638      	mov	r0, r7
 800bb7a:	f7ff fe53 	bl	800b824 <_Bfree>
 800bb7e:	4646      	mov	r6, r8
 800bb80:	106d      	asrs	r5, r5, #1
 800bb82:	d00b      	beq.n	800bb9c <__pow5mult+0xa0>
 800bb84:	6820      	ldr	r0, [r4, #0]
 800bb86:	b938      	cbnz	r0, 800bb98 <__pow5mult+0x9c>
 800bb88:	4622      	mov	r2, r4
 800bb8a:	4621      	mov	r1, r4
 800bb8c:	4638      	mov	r0, r7
 800bb8e:	f7ff ff13 	bl	800b9b8 <__multiply>
 800bb92:	6020      	str	r0, [r4, #0]
 800bb94:	f8c0 9000 	str.w	r9, [r0]
 800bb98:	4604      	mov	r4, r0
 800bb9a:	e7e4      	b.n	800bb66 <__pow5mult+0x6a>
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bba2:	bf00      	nop
 800bba4:	0800c860 	.word	0x0800c860
 800bba8:	0800c72f 	.word	0x0800c72f
 800bbac:	0800c7af 	.word	0x0800c7af

0800bbb0 <__lshift>:
 800bbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbb4:	460c      	mov	r4, r1
 800bbb6:	4607      	mov	r7, r0
 800bbb8:	4691      	mov	r9, r2
 800bbba:	6923      	ldr	r3, [r4, #16]
 800bbbc:	6849      	ldr	r1, [r1, #4]
 800bbbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbc2:	68a3      	ldr	r3, [r4, #8]
 800bbc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbc8:	f108 0601 	add.w	r6, r8, #1
 800bbcc:	42b3      	cmp	r3, r6
 800bbce:	db0b      	blt.n	800bbe8 <__lshift+0x38>
 800bbd0:	4638      	mov	r0, r7
 800bbd2:	f7ff fde7 	bl	800b7a4 <_Balloc>
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	b948      	cbnz	r0, 800bbee <__lshift+0x3e>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bbe0:	4b27      	ldr	r3, [pc, #156]	@ (800bc80 <__lshift+0xd0>)
 800bbe2:	4828      	ldr	r0, [pc, #160]	@ (800bc84 <__lshift+0xd4>)
 800bbe4:	f000 fa10 	bl	800c008 <__assert_func>
 800bbe8:	3101      	adds	r1, #1
 800bbea:	005b      	lsls	r3, r3, #1
 800bbec:	e7ee      	b.n	800bbcc <__lshift+0x1c>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	f100 0114 	add.w	r1, r0, #20
 800bbf4:	f100 0210 	add.w	r2, r0, #16
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	4553      	cmp	r3, sl
 800bbfc:	db33      	blt.n	800bc66 <__lshift+0xb6>
 800bbfe:	6920      	ldr	r0, [r4, #16]
 800bc00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc04:	f104 0314 	add.w	r3, r4, #20
 800bc08:	f019 091f 	ands.w	r9, r9, #31
 800bc0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc14:	d02b      	beq.n	800bc6e <__lshift+0xbe>
 800bc16:	468a      	mov	sl, r1
 800bc18:	2200      	movs	r2, #0
 800bc1a:	f1c9 0e20 	rsb	lr, r9, #32
 800bc1e:	6818      	ldr	r0, [r3, #0]
 800bc20:	fa00 f009 	lsl.w	r0, r0, r9
 800bc24:	4310      	orrs	r0, r2
 800bc26:	f84a 0b04 	str.w	r0, [sl], #4
 800bc2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc2e:	459c      	cmp	ip, r3
 800bc30:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc34:	d8f3      	bhi.n	800bc1e <__lshift+0x6e>
 800bc36:	ebac 0304 	sub.w	r3, ip, r4
 800bc3a:	3b15      	subs	r3, #21
 800bc3c:	f023 0303 	bic.w	r3, r3, #3
 800bc40:	3304      	adds	r3, #4
 800bc42:	f104 0015 	add.w	r0, r4, #21
 800bc46:	4560      	cmp	r0, ip
 800bc48:	bf88      	it	hi
 800bc4a:	2304      	movhi	r3, #4
 800bc4c:	50ca      	str	r2, [r1, r3]
 800bc4e:	b10a      	cbz	r2, 800bc54 <__lshift+0xa4>
 800bc50:	f108 0602 	add.w	r6, r8, #2
 800bc54:	3e01      	subs	r6, #1
 800bc56:	4638      	mov	r0, r7
 800bc58:	4621      	mov	r1, r4
 800bc5a:	612e      	str	r6, [r5, #16]
 800bc5c:	f7ff fde2 	bl	800b824 <_Bfree>
 800bc60:	4628      	mov	r0, r5
 800bc62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc66:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc6a:	3301      	adds	r3, #1
 800bc6c:	e7c5      	b.n	800bbfa <__lshift+0x4a>
 800bc6e:	3904      	subs	r1, #4
 800bc70:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc74:	459c      	cmp	ip, r3
 800bc76:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc7a:	d8f9      	bhi.n	800bc70 <__lshift+0xc0>
 800bc7c:	e7ea      	b.n	800bc54 <__lshift+0xa4>
 800bc7e:	bf00      	nop
 800bc80:	0800c79e 	.word	0x0800c79e
 800bc84:	0800c7af 	.word	0x0800c7af

0800bc88 <__mcmp>:
 800bc88:	4603      	mov	r3, r0
 800bc8a:	690a      	ldr	r2, [r1, #16]
 800bc8c:	6900      	ldr	r0, [r0, #16]
 800bc8e:	b530      	push	{r4, r5, lr}
 800bc90:	1a80      	subs	r0, r0, r2
 800bc92:	d10e      	bne.n	800bcb2 <__mcmp+0x2a>
 800bc94:	3314      	adds	r3, #20
 800bc96:	3114      	adds	r1, #20
 800bc98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bc9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bca0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bca4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bca8:	4295      	cmp	r5, r2
 800bcaa:	d003      	beq.n	800bcb4 <__mcmp+0x2c>
 800bcac:	d205      	bcs.n	800bcba <__mcmp+0x32>
 800bcae:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb2:	bd30      	pop	{r4, r5, pc}
 800bcb4:	42a3      	cmp	r3, r4
 800bcb6:	d3f3      	bcc.n	800bca0 <__mcmp+0x18>
 800bcb8:	e7fb      	b.n	800bcb2 <__mcmp+0x2a>
 800bcba:	2001      	movs	r0, #1
 800bcbc:	e7f9      	b.n	800bcb2 <__mcmp+0x2a>
	...

0800bcc0 <__mdiff>:
 800bcc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc4:	4689      	mov	r9, r1
 800bcc6:	4606      	mov	r6, r0
 800bcc8:	4611      	mov	r1, r2
 800bcca:	4648      	mov	r0, r9
 800bccc:	4614      	mov	r4, r2
 800bcce:	f7ff ffdb 	bl	800bc88 <__mcmp>
 800bcd2:	1e05      	subs	r5, r0, #0
 800bcd4:	d112      	bne.n	800bcfc <__mdiff+0x3c>
 800bcd6:	4629      	mov	r1, r5
 800bcd8:	4630      	mov	r0, r6
 800bcda:	f7ff fd63 	bl	800b7a4 <_Balloc>
 800bcde:	4602      	mov	r2, r0
 800bce0:	b928      	cbnz	r0, 800bcee <__mdiff+0x2e>
 800bce2:	f240 2137 	movw	r1, #567	@ 0x237
 800bce6:	4b3e      	ldr	r3, [pc, #248]	@ (800bde0 <__mdiff+0x120>)
 800bce8:	483e      	ldr	r0, [pc, #248]	@ (800bde4 <__mdiff+0x124>)
 800bcea:	f000 f98d 	bl	800c008 <__assert_func>
 800bcee:	2301      	movs	r3, #1
 800bcf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bcf4:	4610      	mov	r0, r2
 800bcf6:	b003      	add	sp, #12
 800bcf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcfc:	bfbc      	itt	lt
 800bcfe:	464b      	movlt	r3, r9
 800bd00:	46a1      	movlt	r9, r4
 800bd02:	4630      	mov	r0, r6
 800bd04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd08:	bfba      	itte	lt
 800bd0a:	461c      	movlt	r4, r3
 800bd0c:	2501      	movlt	r5, #1
 800bd0e:	2500      	movge	r5, #0
 800bd10:	f7ff fd48 	bl	800b7a4 <_Balloc>
 800bd14:	4602      	mov	r2, r0
 800bd16:	b918      	cbnz	r0, 800bd20 <__mdiff+0x60>
 800bd18:	f240 2145 	movw	r1, #581	@ 0x245
 800bd1c:	4b30      	ldr	r3, [pc, #192]	@ (800bde0 <__mdiff+0x120>)
 800bd1e:	e7e3      	b.n	800bce8 <__mdiff+0x28>
 800bd20:	f100 0b14 	add.w	fp, r0, #20
 800bd24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd28:	f109 0310 	add.w	r3, r9, #16
 800bd2c:	60c5      	str	r5, [r0, #12]
 800bd2e:	f04f 0c00 	mov.w	ip, #0
 800bd32:	f109 0514 	add.w	r5, r9, #20
 800bd36:	46d9      	mov	r9, fp
 800bd38:	6926      	ldr	r6, [r4, #16]
 800bd3a:	f104 0e14 	add.w	lr, r4, #20
 800bd3e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd42:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd46:	9301      	str	r3, [sp, #4]
 800bd48:	9b01      	ldr	r3, [sp, #4]
 800bd4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd52:	b281      	uxth	r1, r0
 800bd54:	9301      	str	r3, [sp, #4]
 800bd56:	fa1f f38a 	uxth.w	r3, sl
 800bd5a:	1a5b      	subs	r3, r3, r1
 800bd5c:	0c00      	lsrs	r0, r0, #16
 800bd5e:	4463      	add	r3, ip
 800bd60:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd64:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd68:	b29b      	uxth	r3, r3
 800bd6a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd6e:	4576      	cmp	r6, lr
 800bd70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd74:	f849 3b04 	str.w	r3, [r9], #4
 800bd78:	d8e6      	bhi.n	800bd48 <__mdiff+0x88>
 800bd7a:	1b33      	subs	r3, r6, r4
 800bd7c:	3b15      	subs	r3, #21
 800bd7e:	f023 0303 	bic.w	r3, r3, #3
 800bd82:	3415      	adds	r4, #21
 800bd84:	3304      	adds	r3, #4
 800bd86:	42a6      	cmp	r6, r4
 800bd88:	bf38      	it	cc
 800bd8a:	2304      	movcc	r3, #4
 800bd8c:	441d      	add	r5, r3
 800bd8e:	445b      	add	r3, fp
 800bd90:	461e      	mov	r6, r3
 800bd92:	462c      	mov	r4, r5
 800bd94:	4544      	cmp	r4, r8
 800bd96:	d30e      	bcc.n	800bdb6 <__mdiff+0xf6>
 800bd98:	f108 0103 	add.w	r1, r8, #3
 800bd9c:	1b49      	subs	r1, r1, r5
 800bd9e:	f021 0103 	bic.w	r1, r1, #3
 800bda2:	3d03      	subs	r5, #3
 800bda4:	45a8      	cmp	r8, r5
 800bda6:	bf38      	it	cc
 800bda8:	2100      	movcc	r1, #0
 800bdaa:	440b      	add	r3, r1
 800bdac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bdb0:	b199      	cbz	r1, 800bdda <__mdiff+0x11a>
 800bdb2:	6117      	str	r7, [r2, #16]
 800bdb4:	e79e      	b.n	800bcf4 <__mdiff+0x34>
 800bdb6:	46e6      	mov	lr, ip
 800bdb8:	f854 1b04 	ldr.w	r1, [r4], #4
 800bdbc:	fa1f fc81 	uxth.w	ip, r1
 800bdc0:	44f4      	add	ip, lr
 800bdc2:	0c08      	lsrs	r0, r1, #16
 800bdc4:	4471      	add	r1, lr
 800bdc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bdca:	b289      	uxth	r1, r1
 800bdcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bdd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bdd4:	f846 1b04 	str.w	r1, [r6], #4
 800bdd8:	e7dc      	b.n	800bd94 <__mdiff+0xd4>
 800bdda:	3f01      	subs	r7, #1
 800bddc:	e7e6      	b.n	800bdac <__mdiff+0xec>
 800bdde:	bf00      	nop
 800bde0:	0800c79e 	.word	0x0800c79e
 800bde4:	0800c7af 	.word	0x0800c7af

0800bde8 <__d2b>:
 800bde8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bdec:	2101      	movs	r1, #1
 800bdee:	4690      	mov	r8, r2
 800bdf0:	4699      	mov	r9, r3
 800bdf2:	9e08      	ldr	r6, [sp, #32]
 800bdf4:	f7ff fcd6 	bl	800b7a4 <_Balloc>
 800bdf8:	4604      	mov	r4, r0
 800bdfa:	b930      	cbnz	r0, 800be0a <__d2b+0x22>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	f240 310f 	movw	r1, #783	@ 0x30f
 800be02:	4b23      	ldr	r3, [pc, #140]	@ (800be90 <__d2b+0xa8>)
 800be04:	4823      	ldr	r0, [pc, #140]	@ (800be94 <__d2b+0xac>)
 800be06:	f000 f8ff 	bl	800c008 <__assert_func>
 800be0a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800be0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be12:	b10d      	cbz	r5, 800be18 <__d2b+0x30>
 800be14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be18:	9301      	str	r3, [sp, #4]
 800be1a:	f1b8 0300 	subs.w	r3, r8, #0
 800be1e:	d024      	beq.n	800be6a <__d2b+0x82>
 800be20:	4668      	mov	r0, sp
 800be22:	9300      	str	r3, [sp, #0]
 800be24:	f7ff fd85 	bl	800b932 <__lo0bits>
 800be28:	e9dd 1200 	ldrd	r1, r2, [sp]
 800be2c:	b1d8      	cbz	r0, 800be66 <__d2b+0x7e>
 800be2e:	f1c0 0320 	rsb	r3, r0, #32
 800be32:	fa02 f303 	lsl.w	r3, r2, r3
 800be36:	430b      	orrs	r3, r1
 800be38:	40c2      	lsrs	r2, r0
 800be3a:	6163      	str	r3, [r4, #20]
 800be3c:	9201      	str	r2, [sp, #4]
 800be3e:	9b01      	ldr	r3, [sp, #4]
 800be40:	2b00      	cmp	r3, #0
 800be42:	bf0c      	ite	eq
 800be44:	2201      	moveq	r2, #1
 800be46:	2202      	movne	r2, #2
 800be48:	61a3      	str	r3, [r4, #24]
 800be4a:	6122      	str	r2, [r4, #16]
 800be4c:	b1ad      	cbz	r5, 800be7a <__d2b+0x92>
 800be4e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800be52:	4405      	add	r5, r0
 800be54:	6035      	str	r5, [r6, #0]
 800be56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800be5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be5c:	6018      	str	r0, [r3, #0]
 800be5e:	4620      	mov	r0, r4
 800be60:	b002      	add	sp, #8
 800be62:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800be66:	6161      	str	r1, [r4, #20]
 800be68:	e7e9      	b.n	800be3e <__d2b+0x56>
 800be6a:	a801      	add	r0, sp, #4
 800be6c:	f7ff fd61 	bl	800b932 <__lo0bits>
 800be70:	9b01      	ldr	r3, [sp, #4]
 800be72:	2201      	movs	r2, #1
 800be74:	6163      	str	r3, [r4, #20]
 800be76:	3020      	adds	r0, #32
 800be78:	e7e7      	b.n	800be4a <__d2b+0x62>
 800be7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800be7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be82:	6030      	str	r0, [r6, #0]
 800be84:	6918      	ldr	r0, [r3, #16]
 800be86:	f7ff fd35 	bl	800b8f4 <__hi0bits>
 800be8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be8e:	e7e4      	b.n	800be5a <__d2b+0x72>
 800be90:	0800c79e 	.word	0x0800c79e
 800be94:	0800c7af 	.word	0x0800c7af

0800be98 <__sflush_r>:
 800be98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be9e:	0716      	lsls	r6, r2, #28
 800bea0:	4605      	mov	r5, r0
 800bea2:	460c      	mov	r4, r1
 800bea4:	d454      	bmi.n	800bf50 <__sflush_r+0xb8>
 800bea6:	684b      	ldr	r3, [r1, #4]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	dc02      	bgt.n	800beb2 <__sflush_r+0x1a>
 800beac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800beae:	2b00      	cmp	r3, #0
 800beb0:	dd48      	ble.n	800bf44 <__sflush_r+0xac>
 800beb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800beb4:	2e00      	cmp	r6, #0
 800beb6:	d045      	beq.n	800bf44 <__sflush_r+0xac>
 800beb8:	2300      	movs	r3, #0
 800beba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bebe:	682f      	ldr	r7, [r5, #0]
 800bec0:	6a21      	ldr	r1, [r4, #32]
 800bec2:	602b      	str	r3, [r5, #0]
 800bec4:	d030      	beq.n	800bf28 <__sflush_r+0x90>
 800bec6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bec8:	89a3      	ldrh	r3, [r4, #12]
 800beca:	0759      	lsls	r1, r3, #29
 800becc:	d505      	bpl.n	800beda <__sflush_r+0x42>
 800bece:	6863      	ldr	r3, [r4, #4]
 800bed0:	1ad2      	subs	r2, r2, r3
 800bed2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bed4:	b10b      	cbz	r3, 800beda <__sflush_r+0x42>
 800bed6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bed8:	1ad2      	subs	r2, r2, r3
 800beda:	2300      	movs	r3, #0
 800bedc:	4628      	mov	r0, r5
 800bede:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bee0:	6a21      	ldr	r1, [r4, #32]
 800bee2:	47b0      	blx	r6
 800bee4:	1c43      	adds	r3, r0, #1
 800bee6:	89a3      	ldrh	r3, [r4, #12]
 800bee8:	d106      	bne.n	800bef8 <__sflush_r+0x60>
 800beea:	6829      	ldr	r1, [r5, #0]
 800beec:	291d      	cmp	r1, #29
 800beee:	d82b      	bhi.n	800bf48 <__sflush_r+0xb0>
 800bef0:	4a28      	ldr	r2, [pc, #160]	@ (800bf94 <__sflush_r+0xfc>)
 800bef2:	40ca      	lsrs	r2, r1
 800bef4:	07d6      	lsls	r6, r2, #31
 800bef6:	d527      	bpl.n	800bf48 <__sflush_r+0xb0>
 800bef8:	2200      	movs	r2, #0
 800befa:	6062      	str	r2, [r4, #4]
 800befc:	6922      	ldr	r2, [r4, #16]
 800befe:	04d9      	lsls	r1, r3, #19
 800bf00:	6022      	str	r2, [r4, #0]
 800bf02:	d504      	bpl.n	800bf0e <__sflush_r+0x76>
 800bf04:	1c42      	adds	r2, r0, #1
 800bf06:	d101      	bne.n	800bf0c <__sflush_r+0x74>
 800bf08:	682b      	ldr	r3, [r5, #0]
 800bf0a:	b903      	cbnz	r3, 800bf0e <__sflush_r+0x76>
 800bf0c:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf0e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf10:	602f      	str	r7, [r5, #0]
 800bf12:	b1b9      	cbz	r1, 800bf44 <__sflush_r+0xac>
 800bf14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf18:	4299      	cmp	r1, r3
 800bf1a:	d002      	beq.n	800bf22 <__sflush_r+0x8a>
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	f7ff fb43 	bl	800b5a8 <_free_r>
 800bf22:	2300      	movs	r3, #0
 800bf24:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf26:	e00d      	b.n	800bf44 <__sflush_r+0xac>
 800bf28:	2301      	movs	r3, #1
 800bf2a:	4628      	mov	r0, r5
 800bf2c:	47b0      	blx	r6
 800bf2e:	4602      	mov	r2, r0
 800bf30:	1c50      	adds	r0, r2, #1
 800bf32:	d1c9      	bne.n	800bec8 <__sflush_r+0x30>
 800bf34:	682b      	ldr	r3, [r5, #0]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d0c6      	beq.n	800bec8 <__sflush_r+0x30>
 800bf3a:	2b1d      	cmp	r3, #29
 800bf3c:	d001      	beq.n	800bf42 <__sflush_r+0xaa>
 800bf3e:	2b16      	cmp	r3, #22
 800bf40:	d11d      	bne.n	800bf7e <__sflush_r+0xe6>
 800bf42:	602f      	str	r7, [r5, #0]
 800bf44:	2000      	movs	r0, #0
 800bf46:	e021      	b.n	800bf8c <__sflush_r+0xf4>
 800bf48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf4c:	b21b      	sxth	r3, r3
 800bf4e:	e01a      	b.n	800bf86 <__sflush_r+0xee>
 800bf50:	690f      	ldr	r7, [r1, #16]
 800bf52:	2f00      	cmp	r7, #0
 800bf54:	d0f6      	beq.n	800bf44 <__sflush_r+0xac>
 800bf56:	0793      	lsls	r3, r2, #30
 800bf58:	bf18      	it	ne
 800bf5a:	2300      	movne	r3, #0
 800bf5c:	680e      	ldr	r6, [r1, #0]
 800bf5e:	bf08      	it	eq
 800bf60:	694b      	ldreq	r3, [r1, #20]
 800bf62:	1bf6      	subs	r6, r6, r7
 800bf64:	600f      	str	r7, [r1, #0]
 800bf66:	608b      	str	r3, [r1, #8]
 800bf68:	2e00      	cmp	r6, #0
 800bf6a:	ddeb      	ble.n	800bf44 <__sflush_r+0xac>
 800bf6c:	4633      	mov	r3, r6
 800bf6e:	463a      	mov	r2, r7
 800bf70:	4628      	mov	r0, r5
 800bf72:	6a21      	ldr	r1, [r4, #32]
 800bf74:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800bf78:	47e0      	blx	ip
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	dc07      	bgt.n	800bf8e <__sflush_r+0xf6>
 800bf7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf86:	f04f 30ff 	mov.w	r0, #4294967295
 800bf8a:	81a3      	strh	r3, [r4, #12]
 800bf8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf8e:	4407      	add	r7, r0
 800bf90:	1a36      	subs	r6, r6, r0
 800bf92:	e7e9      	b.n	800bf68 <__sflush_r+0xd0>
 800bf94:	20400001 	.word	0x20400001

0800bf98 <_fflush_r>:
 800bf98:	b538      	push	{r3, r4, r5, lr}
 800bf9a:	690b      	ldr	r3, [r1, #16]
 800bf9c:	4605      	mov	r5, r0
 800bf9e:	460c      	mov	r4, r1
 800bfa0:	b913      	cbnz	r3, 800bfa8 <_fflush_r+0x10>
 800bfa2:	2500      	movs	r5, #0
 800bfa4:	4628      	mov	r0, r5
 800bfa6:	bd38      	pop	{r3, r4, r5, pc}
 800bfa8:	b118      	cbz	r0, 800bfb2 <_fflush_r+0x1a>
 800bfaa:	6a03      	ldr	r3, [r0, #32]
 800bfac:	b90b      	cbnz	r3, 800bfb2 <_fflush_r+0x1a>
 800bfae:	f7fe fb89 	bl	800a6c4 <__sinit>
 800bfb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d0f3      	beq.n	800bfa2 <_fflush_r+0xa>
 800bfba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bfbc:	07d0      	lsls	r0, r2, #31
 800bfbe:	d404      	bmi.n	800bfca <_fflush_r+0x32>
 800bfc0:	0599      	lsls	r1, r3, #22
 800bfc2:	d402      	bmi.n	800bfca <_fflush_r+0x32>
 800bfc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfc6:	f7fe fc74 	bl	800a8b2 <__retarget_lock_acquire_recursive>
 800bfca:	4628      	mov	r0, r5
 800bfcc:	4621      	mov	r1, r4
 800bfce:	f7ff ff63 	bl	800be98 <__sflush_r>
 800bfd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bfd4:	4605      	mov	r5, r0
 800bfd6:	07da      	lsls	r2, r3, #31
 800bfd8:	d4e4      	bmi.n	800bfa4 <_fflush_r+0xc>
 800bfda:	89a3      	ldrh	r3, [r4, #12]
 800bfdc:	059b      	lsls	r3, r3, #22
 800bfde:	d4e1      	bmi.n	800bfa4 <_fflush_r+0xc>
 800bfe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfe2:	f7fe fc67 	bl	800a8b4 <__retarget_lock_release_recursive>
 800bfe6:	e7dd      	b.n	800bfa4 <_fflush_r+0xc>

0800bfe8 <_sbrk_r>:
 800bfe8:	b538      	push	{r3, r4, r5, lr}
 800bfea:	2300      	movs	r3, #0
 800bfec:	4d05      	ldr	r5, [pc, #20]	@ (800c004 <_sbrk_r+0x1c>)
 800bfee:	4604      	mov	r4, r0
 800bff0:	4608      	mov	r0, r1
 800bff2:	602b      	str	r3, [r5, #0]
 800bff4:	f7f6 fbc8 	bl	8002788 <_sbrk>
 800bff8:	1c43      	adds	r3, r0, #1
 800bffa:	d102      	bne.n	800c002 <_sbrk_r+0x1a>
 800bffc:	682b      	ldr	r3, [r5, #0]
 800bffe:	b103      	cbz	r3, 800c002 <_sbrk_r+0x1a>
 800c000:	6023      	str	r3, [r4, #0]
 800c002:	bd38      	pop	{r3, r4, r5, pc}
 800c004:	20001f10 	.word	0x20001f10

0800c008 <__assert_func>:
 800c008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c00a:	4614      	mov	r4, r2
 800c00c:	461a      	mov	r2, r3
 800c00e:	4b09      	ldr	r3, [pc, #36]	@ (800c034 <__assert_func+0x2c>)
 800c010:	4605      	mov	r5, r0
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	68d8      	ldr	r0, [r3, #12]
 800c016:	b14c      	cbz	r4, 800c02c <__assert_func+0x24>
 800c018:	4b07      	ldr	r3, [pc, #28]	@ (800c038 <__assert_func+0x30>)
 800c01a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c01e:	9100      	str	r1, [sp, #0]
 800c020:	462b      	mov	r3, r5
 800c022:	4906      	ldr	r1, [pc, #24]	@ (800c03c <__assert_func+0x34>)
 800c024:	f000 f842 	bl	800c0ac <fiprintf>
 800c028:	f000 f852 	bl	800c0d0 <abort>
 800c02c:	4b04      	ldr	r3, [pc, #16]	@ (800c040 <__assert_func+0x38>)
 800c02e:	461c      	mov	r4, r3
 800c030:	e7f3      	b.n	800c01a <__assert_func+0x12>
 800c032:	bf00      	nop
 800c034:	20000020 	.word	0x20000020
 800c038:	0800c812 	.word	0x0800c812
 800c03c:	0800c81f 	.word	0x0800c81f
 800c040:	0800c84d 	.word	0x0800c84d

0800c044 <_calloc_r>:
 800c044:	b570      	push	{r4, r5, r6, lr}
 800c046:	fba1 5402 	umull	r5, r4, r1, r2
 800c04a:	b934      	cbnz	r4, 800c05a <_calloc_r+0x16>
 800c04c:	4629      	mov	r1, r5
 800c04e:	f7ff fb1d 	bl	800b68c <_malloc_r>
 800c052:	4606      	mov	r6, r0
 800c054:	b928      	cbnz	r0, 800c062 <_calloc_r+0x1e>
 800c056:	4630      	mov	r0, r6
 800c058:	bd70      	pop	{r4, r5, r6, pc}
 800c05a:	220c      	movs	r2, #12
 800c05c:	2600      	movs	r6, #0
 800c05e:	6002      	str	r2, [r0, #0]
 800c060:	e7f9      	b.n	800c056 <_calloc_r+0x12>
 800c062:	462a      	mov	r2, r5
 800c064:	4621      	mov	r1, r4
 800c066:	f7fe fba6 	bl	800a7b6 <memset>
 800c06a:	e7f4      	b.n	800c056 <_calloc_r+0x12>

0800c06c <__ascii_mbtowc>:
 800c06c:	b082      	sub	sp, #8
 800c06e:	b901      	cbnz	r1, 800c072 <__ascii_mbtowc+0x6>
 800c070:	a901      	add	r1, sp, #4
 800c072:	b142      	cbz	r2, 800c086 <__ascii_mbtowc+0x1a>
 800c074:	b14b      	cbz	r3, 800c08a <__ascii_mbtowc+0x1e>
 800c076:	7813      	ldrb	r3, [r2, #0]
 800c078:	600b      	str	r3, [r1, #0]
 800c07a:	7812      	ldrb	r2, [r2, #0]
 800c07c:	1e10      	subs	r0, r2, #0
 800c07e:	bf18      	it	ne
 800c080:	2001      	movne	r0, #1
 800c082:	b002      	add	sp, #8
 800c084:	4770      	bx	lr
 800c086:	4610      	mov	r0, r2
 800c088:	e7fb      	b.n	800c082 <__ascii_mbtowc+0x16>
 800c08a:	f06f 0001 	mvn.w	r0, #1
 800c08e:	e7f8      	b.n	800c082 <__ascii_mbtowc+0x16>

0800c090 <__ascii_wctomb>:
 800c090:	4603      	mov	r3, r0
 800c092:	4608      	mov	r0, r1
 800c094:	b141      	cbz	r1, 800c0a8 <__ascii_wctomb+0x18>
 800c096:	2aff      	cmp	r2, #255	@ 0xff
 800c098:	d904      	bls.n	800c0a4 <__ascii_wctomb+0x14>
 800c09a:	228a      	movs	r2, #138	@ 0x8a
 800c09c:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a0:	601a      	str	r2, [r3, #0]
 800c0a2:	4770      	bx	lr
 800c0a4:	2001      	movs	r0, #1
 800c0a6:	700a      	strb	r2, [r1, #0]
 800c0a8:	4770      	bx	lr
	...

0800c0ac <fiprintf>:
 800c0ac:	b40e      	push	{r1, r2, r3}
 800c0ae:	b503      	push	{r0, r1, lr}
 800c0b0:	4601      	mov	r1, r0
 800c0b2:	ab03      	add	r3, sp, #12
 800c0b4:	4805      	ldr	r0, [pc, #20]	@ (800c0cc <fiprintf+0x20>)
 800c0b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ba:	6800      	ldr	r0, [r0, #0]
 800c0bc:	9301      	str	r3, [sp, #4]
 800c0be:	f000 f835 	bl	800c12c <_vfiprintf_r>
 800c0c2:	b002      	add	sp, #8
 800c0c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0c8:	b003      	add	sp, #12
 800c0ca:	4770      	bx	lr
 800c0cc:	20000020 	.word	0x20000020

0800c0d0 <abort>:
 800c0d0:	2006      	movs	r0, #6
 800c0d2:	b508      	push	{r3, lr}
 800c0d4:	f000 f9fe 	bl	800c4d4 <raise>
 800c0d8:	2001      	movs	r0, #1
 800c0da:	f7f6 fae0 	bl	800269e <_exit>

0800c0de <__sfputc_r>:
 800c0de:	6893      	ldr	r3, [r2, #8]
 800c0e0:	b410      	push	{r4}
 800c0e2:	3b01      	subs	r3, #1
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	6093      	str	r3, [r2, #8]
 800c0e8:	da07      	bge.n	800c0fa <__sfputc_r+0x1c>
 800c0ea:	6994      	ldr	r4, [r2, #24]
 800c0ec:	42a3      	cmp	r3, r4
 800c0ee:	db01      	blt.n	800c0f4 <__sfputc_r+0x16>
 800c0f0:	290a      	cmp	r1, #10
 800c0f2:	d102      	bne.n	800c0fa <__sfputc_r+0x1c>
 800c0f4:	bc10      	pop	{r4}
 800c0f6:	f000 b931 	b.w	800c35c <__swbuf_r>
 800c0fa:	6813      	ldr	r3, [r2, #0]
 800c0fc:	1c58      	adds	r0, r3, #1
 800c0fe:	6010      	str	r0, [r2, #0]
 800c100:	7019      	strb	r1, [r3, #0]
 800c102:	4608      	mov	r0, r1
 800c104:	bc10      	pop	{r4}
 800c106:	4770      	bx	lr

0800c108 <__sfputs_r>:
 800c108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10a:	4606      	mov	r6, r0
 800c10c:	460f      	mov	r7, r1
 800c10e:	4614      	mov	r4, r2
 800c110:	18d5      	adds	r5, r2, r3
 800c112:	42ac      	cmp	r4, r5
 800c114:	d101      	bne.n	800c11a <__sfputs_r+0x12>
 800c116:	2000      	movs	r0, #0
 800c118:	e007      	b.n	800c12a <__sfputs_r+0x22>
 800c11a:	463a      	mov	r2, r7
 800c11c:	4630      	mov	r0, r6
 800c11e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c122:	f7ff ffdc 	bl	800c0de <__sfputc_r>
 800c126:	1c43      	adds	r3, r0, #1
 800c128:	d1f3      	bne.n	800c112 <__sfputs_r+0xa>
 800c12a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c12c <_vfiprintf_r>:
 800c12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c130:	460d      	mov	r5, r1
 800c132:	4614      	mov	r4, r2
 800c134:	4698      	mov	r8, r3
 800c136:	4606      	mov	r6, r0
 800c138:	b09d      	sub	sp, #116	@ 0x74
 800c13a:	b118      	cbz	r0, 800c144 <_vfiprintf_r+0x18>
 800c13c:	6a03      	ldr	r3, [r0, #32]
 800c13e:	b90b      	cbnz	r3, 800c144 <_vfiprintf_r+0x18>
 800c140:	f7fe fac0 	bl	800a6c4 <__sinit>
 800c144:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c146:	07d9      	lsls	r1, r3, #31
 800c148:	d405      	bmi.n	800c156 <_vfiprintf_r+0x2a>
 800c14a:	89ab      	ldrh	r3, [r5, #12]
 800c14c:	059a      	lsls	r2, r3, #22
 800c14e:	d402      	bmi.n	800c156 <_vfiprintf_r+0x2a>
 800c150:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c152:	f7fe fbae 	bl	800a8b2 <__retarget_lock_acquire_recursive>
 800c156:	89ab      	ldrh	r3, [r5, #12]
 800c158:	071b      	lsls	r3, r3, #28
 800c15a:	d501      	bpl.n	800c160 <_vfiprintf_r+0x34>
 800c15c:	692b      	ldr	r3, [r5, #16]
 800c15e:	b99b      	cbnz	r3, 800c188 <_vfiprintf_r+0x5c>
 800c160:	4629      	mov	r1, r5
 800c162:	4630      	mov	r0, r6
 800c164:	f000 f938 	bl	800c3d8 <__swsetup_r>
 800c168:	b170      	cbz	r0, 800c188 <_vfiprintf_r+0x5c>
 800c16a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c16c:	07dc      	lsls	r4, r3, #31
 800c16e:	d504      	bpl.n	800c17a <_vfiprintf_r+0x4e>
 800c170:	f04f 30ff 	mov.w	r0, #4294967295
 800c174:	b01d      	add	sp, #116	@ 0x74
 800c176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c17a:	89ab      	ldrh	r3, [r5, #12]
 800c17c:	0598      	lsls	r0, r3, #22
 800c17e:	d4f7      	bmi.n	800c170 <_vfiprintf_r+0x44>
 800c180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c182:	f7fe fb97 	bl	800a8b4 <__retarget_lock_release_recursive>
 800c186:	e7f3      	b.n	800c170 <_vfiprintf_r+0x44>
 800c188:	2300      	movs	r3, #0
 800c18a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c18c:	2320      	movs	r3, #32
 800c18e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c192:	2330      	movs	r3, #48	@ 0x30
 800c194:	f04f 0901 	mov.w	r9, #1
 800c198:	f8cd 800c 	str.w	r8, [sp, #12]
 800c19c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c348 <_vfiprintf_r+0x21c>
 800c1a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1a4:	4623      	mov	r3, r4
 800c1a6:	469a      	mov	sl, r3
 800c1a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1ac:	b10a      	cbz	r2, 800c1b2 <_vfiprintf_r+0x86>
 800c1ae:	2a25      	cmp	r2, #37	@ 0x25
 800c1b0:	d1f9      	bne.n	800c1a6 <_vfiprintf_r+0x7a>
 800c1b2:	ebba 0b04 	subs.w	fp, sl, r4
 800c1b6:	d00b      	beq.n	800c1d0 <_vfiprintf_r+0xa4>
 800c1b8:	465b      	mov	r3, fp
 800c1ba:	4622      	mov	r2, r4
 800c1bc:	4629      	mov	r1, r5
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f7ff ffa2 	bl	800c108 <__sfputs_r>
 800c1c4:	3001      	adds	r0, #1
 800c1c6:	f000 80a7 	beq.w	800c318 <_vfiprintf_r+0x1ec>
 800c1ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1cc:	445a      	add	r2, fp
 800c1ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1d0:	f89a 3000 	ldrb.w	r3, [sl]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	f000 809f 	beq.w	800c318 <_vfiprintf_r+0x1ec>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c1e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1e4:	f10a 0a01 	add.w	sl, sl, #1
 800c1e8:	9304      	str	r3, [sp, #16]
 800c1ea:	9307      	str	r3, [sp, #28]
 800c1ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1f2:	4654      	mov	r4, sl
 800c1f4:	2205      	movs	r2, #5
 800c1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1fa:	4853      	ldr	r0, [pc, #332]	@ (800c348 <_vfiprintf_r+0x21c>)
 800c1fc:	f7fe fb5b 	bl	800a8b6 <memchr>
 800c200:	9a04      	ldr	r2, [sp, #16]
 800c202:	b9d8      	cbnz	r0, 800c23c <_vfiprintf_r+0x110>
 800c204:	06d1      	lsls	r1, r2, #27
 800c206:	bf44      	itt	mi
 800c208:	2320      	movmi	r3, #32
 800c20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c20e:	0713      	lsls	r3, r2, #28
 800c210:	bf44      	itt	mi
 800c212:	232b      	movmi	r3, #43	@ 0x2b
 800c214:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c218:	f89a 3000 	ldrb.w	r3, [sl]
 800c21c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c21e:	d015      	beq.n	800c24c <_vfiprintf_r+0x120>
 800c220:	4654      	mov	r4, sl
 800c222:	2000      	movs	r0, #0
 800c224:	f04f 0c0a 	mov.w	ip, #10
 800c228:	9a07      	ldr	r2, [sp, #28]
 800c22a:	4621      	mov	r1, r4
 800c22c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c230:	3b30      	subs	r3, #48	@ 0x30
 800c232:	2b09      	cmp	r3, #9
 800c234:	d94b      	bls.n	800c2ce <_vfiprintf_r+0x1a2>
 800c236:	b1b0      	cbz	r0, 800c266 <_vfiprintf_r+0x13a>
 800c238:	9207      	str	r2, [sp, #28]
 800c23a:	e014      	b.n	800c266 <_vfiprintf_r+0x13a>
 800c23c:	eba0 0308 	sub.w	r3, r0, r8
 800c240:	fa09 f303 	lsl.w	r3, r9, r3
 800c244:	4313      	orrs	r3, r2
 800c246:	46a2      	mov	sl, r4
 800c248:	9304      	str	r3, [sp, #16]
 800c24a:	e7d2      	b.n	800c1f2 <_vfiprintf_r+0xc6>
 800c24c:	9b03      	ldr	r3, [sp, #12]
 800c24e:	1d19      	adds	r1, r3, #4
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	9103      	str	r1, [sp, #12]
 800c254:	2b00      	cmp	r3, #0
 800c256:	bfbb      	ittet	lt
 800c258:	425b      	neglt	r3, r3
 800c25a:	f042 0202 	orrlt.w	r2, r2, #2
 800c25e:	9307      	strge	r3, [sp, #28]
 800c260:	9307      	strlt	r3, [sp, #28]
 800c262:	bfb8      	it	lt
 800c264:	9204      	strlt	r2, [sp, #16]
 800c266:	7823      	ldrb	r3, [r4, #0]
 800c268:	2b2e      	cmp	r3, #46	@ 0x2e
 800c26a:	d10a      	bne.n	800c282 <_vfiprintf_r+0x156>
 800c26c:	7863      	ldrb	r3, [r4, #1]
 800c26e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c270:	d132      	bne.n	800c2d8 <_vfiprintf_r+0x1ac>
 800c272:	9b03      	ldr	r3, [sp, #12]
 800c274:	3402      	adds	r4, #2
 800c276:	1d1a      	adds	r2, r3, #4
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	9203      	str	r2, [sp, #12]
 800c27c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c280:	9305      	str	r3, [sp, #20]
 800c282:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c34c <_vfiprintf_r+0x220>
 800c286:	2203      	movs	r2, #3
 800c288:	4650      	mov	r0, sl
 800c28a:	7821      	ldrb	r1, [r4, #0]
 800c28c:	f7fe fb13 	bl	800a8b6 <memchr>
 800c290:	b138      	cbz	r0, 800c2a2 <_vfiprintf_r+0x176>
 800c292:	2240      	movs	r2, #64	@ 0x40
 800c294:	9b04      	ldr	r3, [sp, #16]
 800c296:	eba0 000a 	sub.w	r0, r0, sl
 800c29a:	4082      	lsls	r2, r0
 800c29c:	4313      	orrs	r3, r2
 800c29e:	3401      	adds	r4, #1
 800c2a0:	9304      	str	r3, [sp, #16]
 800c2a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2a6:	2206      	movs	r2, #6
 800c2a8:	4829      	ldr	r0, [pc, #164]	@ (800c350 <_vfiprintf_r+0x224>)
 800c2aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2ae:	f7fe fb02 	bl	800a8b6 <memchr>
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	d03f      	beq.n	800c336 <_vfiprintf_r+0x20a>
 800c2b6:	4b27      	ldr	r3, [pc, #156]	@ (800c354 <_vfiprintf_r+0x228>)
 800c2b8:	bb1b      	cbnz	r3, 800c302 <_vfiprintf_r+0x1d6>
 800c2ba:	9b03      	ldr	r3, [sp, #12]
 800c2bc:	3307      	adds	r3, #7
 800c2be:	f023 0307 	bic.w	r3, r3, #7
 800c2c2:	3308      	adds	r3, #8
 800c2c4:	9303      	str	r3, [sp, #12]
 800c2c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2c8:	443b      	add	r3, r7
 800c2ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2cc:	e76a      	b.n	800c1a4 <_vfiprintf_r+0x78>
 800c2ce:	460c      	mov	r4, r1
 800c2d0:	2001      	movs	r0, #1
 800c2d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2d6:	e7a8      	b.n	800c22a <_vfiprintf_r+0xfe>
 800c2d8:	2300      	movs	r3, #0
 800c2da:	f04f 0c0a 	mov.w	ip, #10
 800c2de:	4619      	mov	r1, r3
 800c2e0:	3401      	adds	r4, #1
 800c2e2:	9305      	str	r3, [sp, #20]
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2ea:	3a30      	subs	r2, #48	@ 0x30
 800c2ec:	2a09      	cmp	r2, #9
 800c2ee:	d903      	bls.n	800c2f8 <_vfiprintf_r+0x1cc>
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d0c6      	beq.n	800c282 <_vfiprintf_r+0x156>
 800c2f4:	9105      	str	r1, [sp, #20]
 800c2f6:	e7c4      	b.n	800c282 <_vfiprintf_r+0x156>
 800c2f8:	4604      	mov	r4, r0
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c300:	e7f0      	b.n	800c2e4 <_vfiprintf_r+0x1b8>
 800c302:	ab03      	add	r3, sp, #12
 800c304:	9300      	str	r3, [sp, #0]
 800c306:	462a      	mov	r2, r5
 800c308:	4630      	mov	r0, r6
 800c30a:	4b13      	ldr	r3, [pc, #76]	@ (800c358 <_vfiprintf_r+0x22c>)
 800c30c:	a904      	add	r1, sp, #16
 800c30e:	f7fd fd91 	bl	8009e34 <_printf_float>
 800c312:	4607      	mov	r7, r0
 800c314:	1c78      	adds	r0, r7, #1
 800c316:	d1d6      	bne.n	800c2c6 <_vfiprintf_r+0x19a>
 800c318:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c31a:	07d9      	lsls	r1, r3, #31
 800c31c:	d405      	bmi.n	800c32a <_vfiprintf_r+0x1fe>
 800c31e:	89ab      	ldrh	r3, [r5, #12]
 800c320:	059a      	lsls	r2, r3, #22
 800c322:	d402      	bmi.n	800c32a <_vfiprintf_r+0x1fe>
 800c324:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c326:	f7fe fac5 	bl	800a8b4 <__retarget_lock_release_recursive>
 800c32a:	89ab      	ldrh	r3, [r5, #12]
 800c32c:	065b      	lsls	r3, r3, #25
 800c32e:	f53f af1f 	bmi.w	800c170 <_vfiprintf_r+0x44>
 800c332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c334:	e71e      	b.n	800c174 <_vfiprintf_r+0x48>
 800c336:	ab03      	add	r3, sp, #12
 800c338:	9300      	str	r3, [sp, #0]
 800c33a:	462a      	mov	r2, r5
 800c33c:	4630      	mov	r0, r6
 800c33e:	4b06      	ldr	r3, [pc, #24]	@ (800c358 <_vfiprintf_r+0x22c>)
 800c340:	a904      	add	r1, sp, #16
 800c342:	f7fe f815 	bl	800a370 <_printf_i>
 800c346:	e7e4      	b.n	800c312 <_vfiprintf_r+0x1e6>
 800c348:	0800c84e 	.word	0x0800c84e
 800c34c:	0800c854 	.word	0x0800c854
 800c350:	0800c858 	.word	0x0800c858
 800c354:	08009e35 	.word	0x08009e35
 800c358:	0800c109 	.word	0x0800c109

0800c35c <__swbuf_r>:
 800c35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c35e:	460e      	mov	r6, r1
 800c360:	4614      	mov	r4, r2
 800c362:	4605      	mov	r5, r0
 800c364:	b118      	cbz	r0, 800c36e <__swbuf_r+0x12>
 800c366:	6a03      	ldr	r3, [r0, #32]
 800c368:	b90b      	cbnz	r3, 800c36e <__swbuf_r+0x12>
 800c36a:	f7fe f9ab 	bl	800a6c4 <__sinit>
 800c36e:	69a3      	ldr	r3, [r4, #24]
 800c370:	60a3      	str	r3, [r4, #8]
 800c372:	89a3      	ldrh	r3, [r4, #12]
 800c374:	071a      	lsls	r2, r3, #28
 800c376:	d501      	bpl.n	800c37c <__swbuf_r+0x20>
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	b943      	cbnz	r3, 800c38e <__swbuf_r+0x32>
 800c37c:	4621      	mov	r1, r4
 800c37e:	4628      	mov	r0, r5
 800c380:	f000 f82a 	bl	800c3d8 <__swsetup_r>
 800c384:	b118      	cbz	r0, 800c38e <__swbuf_r+0x32>
 800c386:	f04f 37ff 	mov.w	r7, #4294967295
 800c38a:	4638      	mov	r0, r7
 800c38c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c38e:	6823      	ldr	r3, [r4, #0]
 800c390:	6922      	ldr	r2, [r4, #16]
 800c392:	b2f6      	uxtb	r6, r6
 800c394:	1a98      	subs	r0, r3, r2
 800c396:	6963      	ldr	r3, [r4, #20]
 800c398:	4637      	mov	r7, r6
 800c39a:	4283      	cmp	r3, r0
 800c39c:	dc05      	bgt.n	800c3aa <__swbuf_r+0x4e>
 800c39e:	4621      	mov	r1, r4
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	f7ff fdf9 	bl	800bf98 <_fflush_r>
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	d1ed      	bne.n	800c386 <__swbuf_r+0x2a>
 800c3aa:	68a3      	ldr	r3, [r4, #8]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	60a3      	str	r3, [r4, #8]
 800c3b0:	6823      	ldr	r3, [r4, #0]
 800c3b2:	1c5a      	adds	r2, r3, #1
 800c3b4:	6022      	str	r2, [r4, #0]
 800c3b6:	701e      	strb	r6, [r3, #0]
 800c3b8:	6962      	ldr	r2, [r4, #20]
 800c3ba:	1c43      	adds	r3, r0, #1
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d004      	beq.n	800c3ca <__swbuf_r+0x6e>
 800c3c0:	89a3      	ldrh	r3, [r4, #12]
 800c3c2:	07db      	lsls	r3, r3, #31
 800c3c4:	d5e1      	bpl.n	800c38a <__swbuf_r+0x2e>
 800c3c6:	2e0a      	cmp	r6, #10
 800c3c8:	d1df      	bne.n	800c38a <__swbuf_r+0x2e>
 800c3ca:	4621      	mov	r1, r4
 800c3cc:	4628      	mov	r0, r5
 800c3ce:	f7ff fde3 	bl	800bf98 <_fflush_r>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	d0d9      	beq.n	800c38a <__swbuf_r+0x2e>
 800c3d6:	e7d6      	b.n	800c386 <__swbuf_r+0x2a>

0800c3d8 <__swsetup_r>:
 800c3d8:	b538      	push	{r3, r4, r5, lr}
 800c3da:	4b29      	ldr	r3, [pc, #164]	@ (800c480 <__swsetup_r+0xa8>)
 800c3dc:	4605      	mov	r5, r0
 800c3de:	6818      	ldr	r0, [r3, #0]
 800c3e0:	460c      	mov	r4, r1
 800c3e2:	b118      	cbz	r0, 800c3ec <__swsetup_r+0x14>
 800c3e4:	6a03      	ldr	r3, [r0, #32]
 800c3e6:	b90b      	cbnz	r3, 800c3ec <__swsetup_r+0x14>
 800c3e8:	f7fe f96c 	bl	800a6c4 <__sinit>
 800c3ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3f0:	0719      	lsls	r1, r3, #28
 800c3f2:	d422      	bmi.n	800c43a <__swsetup_r+0x62>
 800c3f4:	06da      	lsls	r2, r3, #27
 800c3f6:	d407      	bmi.n	800c408 <__swsetup_r+0x30>
 800c3f8:	2209      	movs	r2, #9
 800c3fa:	602a      	str	r2, [r5, #0]
 800c3fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c400:	f04f 30ff 	mov.w	r0, #4294967295
 800c404:	81a3      	strh	r3, [r4, #12]
 800c406:	e033      	b.n	800c470 <__swsetup_r+0x98>
 800c408:	0758      	lsls	r0, r3, #29
 800c40a:	d512      	bpl.n	800c432 <__swsetup_r+0x5a>
 800c40c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c40e:	b141      	cbz	r1, 800c422 <__swsetup_r+0x4a>
 800c410:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c414:	4299      	cmp	r1, r3
 800c416:	d002      	beq.n	800c41e <__swsetup_r+0x46>
 800c418:	4628      	mov	r0, r5
 800c41a:	f7ff f8c5 	bl	800b5a8 <_free_r>
 800c41e:	2300      	movs	r3, #0
 800c420:	6363      	str	r3, [r4, #52]	@ 0x34
 800c422:	89a3      	ldrh	r3, [r4, #12]
 800c424:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c428:	81a3      	strh	r3, [r4, #12]
 800c42a:	2300      	movs	r3, #0
 800c42c:	6063      	str	r3, [r4, #4]
 800c42e:	6923      	ldr	r3, [r4, #16]
 800c430:	6023      	str	r3, [r4, #0]
 800c432:	89a3      	ldrh	r3, [r4, #12]
 800c434:	f043 0308 	orr.w	r3, r3, #8
 800c438:	81a3      	strh	r3, [r4, #12]
 800c43a:	6923      	ldr	r3, [r4, #16]
 800c43c:	b94b      	cbnz	r3, 800c452 <__swsetup_r+0x7a>
 800c43e:	89a3      	ldrh	r3, [r4, #12]
 800c440:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c448:	d003      	beq.n	800c452 <__swsetup_r+0x7a>
 800c44a:	4621      	mov	r1, r4
 800c44c:	4628      	mov	r0, r5
 800c44e:	f000 f882 	bl	800c556 <__smakebuf_r>
 800c452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c456:	f013 0201 	ands.w	r2, r3, #1
 800c45a:	d00a      	beq.n	800c472 <__swsetup_r+0x9a>
 800c45c:	2200      	movs	r2, #0
 800c45e:	60a2      	str	r2, [r4, #8]
 800c460:	6962      	ldr	r2, [r4, #20]
 800c462:	4252      	negs	r2, r2
 800c464:	61a2      	str	r2, [r4, #24]
 800c466:	6922      	ldr	r2, [r4, #16]
 800c468:	b942      	cbnz	r2, 800c47c <__swsetup_r+0xa4>
 800c46a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c46e:	d1c5      	bne.n	800c3fc <__swsetup_r+0x24>
 800c470:	bd38      	pop	{r3, r4, r5, pc}
 800c472:	0799      	lsls	r1, r3, #30
 800c474:	bf58      	it	pl
 800c476:	6962      	ldrpl	r2, [r4, #20]
 800c478:	60a2      	str	r2, [r4, #8]
 800c47a:	e7f4      	b.n	800c466 <__swsetup_r+0x8e>
 800c47c:	2000      	movs	r0, #0
 800c47e:	e7f7      	b.n	800c470 <__swsetup_r+0x98>
 800c480:	20000020 	.word	0x20000020

0800c484 <_raise_r>:
 800c484:	291f      	cmp	r1, #31
 800c486:	b538      	push	{r3, r4, r5, lr}
 800c488:	4605      	mov	r5, r0
 800c48a:	460c      	mov	r4, r1
 800c48c:	d904      	bls.n	800c498 <_raise_r+0x14>
 800c48e:	2316      	movs	r3, #22
 800c490:	6003      	str	r3, [r0, #0]
 800c492:	f04f 30ff 	mov.w	r0, #4294967295
 800c496:	bd38      	pop	{r3, r4, r5, pc}
 800c498:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c49a:	b112      	cbz	r2, 800c4a2 <_raise_r+0x1e>
 800c49c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4a0:	b94b      	cbnz	r3, 800c4b6 <_raise_r+0x32>
 800c4a2:	4628      	mov	r0, r5
 800c4a4:	f000 f830 	bl	800c508 <_getpid_r>
 800c4a8:	4622      	mov	r2, r4
 800c4aa:	4601      	mov	r1, r0
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4b2:	f000 b817 	b.w	800c4e4 <_kill_r>
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d00a      	beq.n	800c4d0 <_raise_r+0x4c>
 800c4ba:	1c59      	adds	r1, r3, #1
 800c4bc:	d103      	bne.n	800c4c6 <_raise_r+0x42>
 800c4be:	2316      	movs	r3, #22
 800c4c0:	6003      	str	r3, [r0, #0]
 800c4c2:	2001      	movs	r0, #1
 800c4c4:	e7e7      	b.n	800c496 <_raise_r+0x12>
 800c4c6:	2100      	movs	r1, #0
 800c4c8:	4620      	mov	r0, r4
 800c4ca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c4ce:	4798      	blx	r3
 800c4d0:	2000      	movs	r0, #0
 800c4d2:	e7e0      	b.n	800c496 <_raise_r+0x12>

0800c4d4 <raise>:
 800c4d4:	4b02      	ldr	r3, [pc, #8]	@ (800c4e0 <raise+0xc>)
 800c4d6:	4601      	mov	r1, r0
 800c4d8:	6818      	ldr	r0, [r3, #0]
 800c4da:	f7ff bfd3 	b.w	800c484 <_raise_r>
 800c4de:	bf00      	nop
 800c4e0:	20000020 	.word	0x20000020

0800c4e4 <_kill_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	4d06      	ldr	r5, [pc, #24]	@ (800c504 <_kill_r+0x20>)
 800c4ea:	4604      	mov	r4, r0
 800c4ec:	4608      	mov	r0, r1
 800c4ee:	4611      	mov	r1, r2
 800c4f0:	602b      	str	r3, [r5, #0]
 800c4f2:	f7f6 f8c4 	bl	800267e <_kill>
 800c4f6:	1c43      	adds	r3, r0, #1
 800c4f8:	d102      	bne.n	800c500 <_kill_r+0x1c>
 800c4fa:	682b      	ldr	r3, [r5, #0]
 800c4fc:	b103      	cbz	r3, 800c500 <_kill_r+0x1c>
 800c4fe:	6023      	str	r3, [r4, #0]
 800c500:	bd38      	pop	{r3, r4, r5, pc}
 800c502:	bf00      	nop
 800c504:	20001f10 	.word	0x20001f10

0800c508 <_getpid_r>:
 800c508:	f7f6 b8b2 	b.w	8002670 <_getpid>

0800c50c <__swhatbuf_r>:
 800c50c:	b570      	push	{r4, r5, r6, lr}
 800c50e:	460c      	mov	r4, r1
 800c510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c514:	4615      	mov	r5, r2
 800c516:	2900      	cmp	r1, #0
 800c518:	461e      	mov	r6, r3
 800c51a:	b096      	sub	sp, #88	@ 0x58
 800c51c:	da0c      	bge.n	800c538 <__swhatbuf_r+0x2c>
 800c51e:	89a3      	ldrh	r3, [r4, #12]
 800c520:	2100      	movs	r1, #0
 800c522:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c526:	bf14      	ite	ne
 800c528:	2340      	movne	r3, #64	@ 0x40
 800c52a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c52e:	2000      	movs	r0, #0
 800c530:	6031      	str	r1, [r6, #0]
 800c532:	602b      	str	r3, [r5, #0]
 800c534:	b016      	add	sp, #88	@ 0x58
 800c536:	bd70      	pop	{r4, r5, r6, pc}
 800c538:	466a      	mov	r2, sp
 800c53a:	f000 f849 	bl	800c5d0 <_fstat_r>
 800c53e:	2800      	cmp	r0, #0
 800c540:	dbed      	blt.n	800c51e <__swhatbuf_r+0x12>
 800c542:	9901      	ldr	r1, [sp, #4]
 800c544:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c548:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c54c:	4259      	negs	r1, r3
 800c54e:	4159      	adcs	r1, r3
 800c550:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c554:	e7eb      	b.n	800c52e <__swhatbuf_r+0x22>

0800c556 <__smakebuf_r>:
 800c556:	898b      	ldrh	r3, [r1, #12]
 800c558:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c55a:	079d      	lsls	r5, r3, #30
 800c55c:	4606      	mov	r6, r0
 800c55e:	460c      	mov	r4, r1
 800c560:	d507      	bpl.n	800c572 <__smakebuf_r+0x1c>
 800c562:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c566:	6023      	str	r3, [r4, #0]
 800c568:	6123      	str	r3, [r4, #16]
 800c56a:	2301      	movs	r3, #1
 800c56c:	6163      	str	r3, [r4, #20]
 800c56e:	b003      	add	sp, #12
 800c570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c572:	466a      	mov	r2, sp
 800c574:	ab01      	add	r3, sp, #4
 800c576:	f7ff ffc9 	bl	800c50c <__swhatbuf_r>
 800c57a:	9f00      	ldr	r7, [sp, #0]
 800c57c:	4605      	mov	r5, r0
 800c57e:	4639      	mov	r1, r7
 800c580:	4630      	mov	r0, r6
 800c582:	f7ff f883 	bl	800b68c <_malloc_r>
 800c586:	b948      	cbnz	r0, 800c59c <__smakebuf_r+0x46>
 800c588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c58c:	059a      	lsls	r2, r3, #22
 800c58e:	d4ee      	bmi.n	800c56e <__smakebuf_r+0x18>
 800c590:	f023 0303 	bic.w	r3, r3, #3
 800c594:	f043 0302 	orr.w	r3, r3, #2
 800c598:	81a3      	strh	r3, [r4, #12]
 800c59a:	e7e2      	b.n	800c562 <__smakebuf_r+0xc>
 800c59c:	89a3      	ldrh	r3, [r4, #12]
 800c59e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c5a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5a6:	81a3      	strh	r3, [r4, #12]
 800c5a8:	9b01      	ldr	r3, [sp, #4]
 800c5aa:	6020      	str	r0, [r4, #0]
 800c5ac:	b15b      	cbz	r3, 800c5c6 <__smakebuf_r+0x70>
 800c5ae:	4630      	mov	r0, r6
 800c5b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5b4:	f000 f81e 	bl	800c5f4 <_isatty_r>
 800c5b8:	b128      	cbz	r0, 800c5c6 <__smakebuf_r+0x70>
 800c5ba:	89a3      	ldrh	r3, [r4, #12]
 800c5bc:	f023 0303 	bic.w	r3, r3, #3
 800c5c0:	f043 0301 	orr.w	r3, r3, #1
 800c5c4:	81a3      	strh	r3, [r4, #12]
 800c5c6:	89a3      	ldrh	r3, [r4, #12]
 800c5c8:	431d      	orrs	r5, r3
 800c5ca:	81a5      	strh	r5, [r4, #12]
 800c5cc:	e7cf      	b.n	800c56e <__smakebuf_r+0x18>
	...

0800c5d0 <_fstat_r>:
 800c5d0:	b538      	push	{r3, r4, r5, lr}
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	4d06      	ldr	r5, [pc, #24]	@ (800c5f0 <_fstat_r+0x20>)
 800c5d6:	4604      	mov	r4, r0
 800c5d8:	4608      	mov	r0, r1
 800c5da:	4611      	mov	r1, r2
 800c5dc:	602b      	str	r3, [r5, #0]
 800c5de:	f7f6 f8ad 	bl	800273c <_fstat>
 800c5e2:	1c43      	adds	r3, r0, #1
 800c5e4:	d102      	bne.n	800c5ec <_fstat_r+0x1c>
 800c5e6:	682b      	ldr	r3, [r5, #0]
 800c5e8:	b103      	cbz	r3, 800c5ec <_fstat_r+0x1c>
 800c5ea:	6023      	str	r3, [r4, #0]
 800c5ec:	bd38      	pop	{r3, r4, r5, pc}
 800c5ee:	bf00      	nop
 800c5f0:	20001f10 	.word	0x20001f10

0800c5f4 <_isatty_r>:
 800c5f4:	b538      	push	{r3, r4, r5, lr}
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	4d05      	ldr	r5, [pc, #20]	@ (800c610 <_isatty_r+0x1c>)
 800c5fa:	4604      	mov	r4, r0
 800c5fc:	4608      	mov	r0, r1
 800c5fe:	602b      	str	r3, [r5, #0]
 800c600:	f7f6 f8ab 	bl	800275a <_isatty>
 800c604:	1c43      	adds	r3, r0, #1
 800c606:	d102      	bne.n	800c60e <_isatty_r+0x1a>
 800c608:	682b      	ldr	r3, [r5, #0]
 800c60a:	b103      	cbz	r3, 800c60e <_isatty_r+0x1a>
 800c60c:	6023      	str	r3, [r4, #0]
 800c60e:	bd38      	pop	{r3, r4, r5, pc}
 800c610:	20001f10 	.word	0x20001f10

0800c614 <_init>:
 800c614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c616:	bf00      	nop
 800c618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c61a:	bc08      	pop	{r3}
 800c61c:	469e      	mov	lr, r3
 800c61e:	4770      	bx	lr

0800c620 <_fini>:
 800c620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c622:	bf00      	nop
 800c624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c626:	bc08      	pop	{r3}
 800c628:	469e      	mov	lr, r3
 800c62a:	4770      	bx	lr
