// Seed: 2325979101
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output uwire id_7,
    output uwire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13
);
  parameter id_15 = -1;
  assign id_10 = id_6 ? id_12 : id_6 & id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
