LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LABACT4 IS
	PORT (U: IN STD_LOGIC;
			S0: IN STD_LOGIC;
			V: IN STD_LOGIC;
			S1: IN STD_LOGIC;
			W: IN STD_LOGIC;
			LEDR: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
			M: OUT STD_LOGIC
			);
END LABACT4;

ARCHITECTURE Behavior OF LABACT4 IS
BEGIN

	LEDR(4)<=S1;
	LEDR(3)<=S0;
	LEDR(2)<=U;
	LEDR(1)<=V;
	LEDR(0)<=W;
	
	M <= (NOT S1 AND(( NOT S0 AND U)OR(S0 AND V)))OR(S1 AND W);
	
	
	
END Behavior;
