<profile>

<section name = "Vivado HLS Report for 'Mem2Stream_Batch10'" level="0">
<item name = "Date">Tue Jul  7 16:26:28 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR10</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.375, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">394, 394, 394, 394, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Mem2Stream_fu_58">Mem2Stream, 393, 393, 393, 393, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 88, 148</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 69</column>
<column name="Register">-, -, 5, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Mem2Stream_fu_58">Mem2Stream, 0, 0, 88, 148</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="inter0_V_V_write">9, 2, 1, 2</column>
<column name="m_axi_in_V_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_in_V_RREADY">9, 2, 1, 2</column>
<column name="out_V_offset_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Mem2Stream_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Mem2Stream_Batch10, return value</column>
<column name="m_axi_in_V_AWVALID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWREADY">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWADDR">out, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWLEN">out, 32, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWSIZE">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWBURST">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWLOCK">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWCACHE">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWPROT">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWQOS">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWREGION">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWUSER">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WVALID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WREADY">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WDATA">out, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WSTRB">out, 8, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WLAST">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WUSER">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARVALID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARREADY">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARADDR">out, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARLEN">out, 32, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARSIZE">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARBURST">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARLOCK">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARCACHE">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARPROT">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARQOS">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARREGION">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARUSER">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RVALID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RREADY">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RDATA">in, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RLAST">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RUSER">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RRESP">in, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BVALID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BREADY">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BRESP">in, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BUSER">in, 1, m_axi, in_V, pointer</column>
<column name="in_V_offset">in, 61, ap_none, in_V_offset, scalar</column>
<column name="inter0_V_V_din">out, 64, ap_fifo, inter0_V_V, pointer</column>
<column name="inter0_V_V_full_n">in, 1, ap_fifo, inter0_V_V, pointer</column>
<column name="inter0_V_V_write">out, 1, ap_fifo, inter0_V_V, pointer</column>
<column name="out_V_offset">in, 61, ap_none, out_V_offset, scalar</column>
<column name="out_V_offset_out_din">out, 61, ap_fifo, out_V_offset_out, pointer</column>
<column name="out_V_offset_out_full_n">in, 1, ap_fifo, out_V_offset_out, pointer</column>
<column name="out_V_offset_out_write">out, 1, ap_fifo, out_V_offset_out, pointer</column>
</table>
</item>
</section>
</profile>
