$date
	Wed Oct 29 14:13:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ring4bit_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 4 $ Q [3:0] $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 4 % temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b1 $
0#
0"
b1 !
$end
#5
b10 !
b10 $
b10 %
1#
1"
#10
0#
#15
b100 !
b100 $
b100 %
1#
#20
0#
#25
b1000 !
b1000 $
b1000 %
1#
#30
0#
#35
b1 !
b1 $
b1 %
1#
#40
0#
#45
b10 !
b10 $
b10 %
1#
#50
0#
#55
b100 !
b100 $
b100 %
1#
#60
0#
#65
b1000 !
b1000 $
b1000 %
1#
#70
0#
#75
b1 !
b1 $
b1 %
1#
#80
0#
#85
b10 !
b10 $
b10 %
1#
#90
0#
#95
b100 !
b100 $
b100 %
1#
#100
0#
#105
b1000 !
b1000 $
b1000 %
1#
