# Hi ğŸ‘‹, I'm Srilekha  

ğŸ”¹ Passionate about **Digital Design & Verification (Verilog | SystemVerilog | UVM)**   
ğŸ”¹ Building a **Verilog Project Portfolio** from basics to advanced  

## ğŸ”§ Skills
- Verilog HDL (RTL Design & Testbenches)  
- SystemVerilog   
- UVM   
- Python   

## ğŸ“‚ Project Portfolio
Check out my Verilog implementations ğŸ‘‰ [verilog-projects](https://github.com/srilekha-dev/verilog-projects)

## ğŸŒ± Current Learning Path
- Verilog RTL Design & Testbenches  
- Daily practice projects (Mux, Decoder, Flip-Flops, FSMs, etc.)  
- Documenting with truth tables, waveforms, and code explanations  

## ğŸ“« Connect with Me
- ğŸ“§ lekha.dachineni@gmail.com  
- ğŸ’¼ 

