// Seed: 3881900477
module module_0;
  reg id_1 = 1;
  task id_2;
    begin
      id_1 <= id_2;
    end
  endtask
  assign id_2 = {(id_2)};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    #1 begin
      id_2 <= (1);
    end
    $display((1));
  end
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4,
    inout uwire id_5,
    input supply0 id_6,
    input wire id_7
);
  wire id_9;
  module_0();
  tri1 id_10 = id_2, id_11;
endmodule
