# system info AlarmClockHDL_tb on 2024.08.15.19:03:38
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1723770194
#
#
# Files generated for AlarmClockHDL_tb on 2024.08.15.19:03:38
files:
filepath,kind,attributes,module,is_top
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/AlarmClockHDL_tb.v,VERILOG,,AlarmClockHDL_tb,true
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL.v,VERILOG,,AlarmClockHDL,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_ALARM1.v,VERILOG,,AlarmClockHDL_ALARM1,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_BUZZ.v,VERILOG,,AlarmClockHDL_BUZZ,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_JTAG.v,VERILOG,,AlarmClockHDL_JTAG,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII.v,VERILOG,,AlarmClockHDL_NIOSII,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_ONCHIPRAM.hex,HEX,,AlarmClockHDL_ONCHIPRAM,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_ONCHIPRAM.v,VERILOG,,AlarmClockHDL_ONCHIPRAM,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_SEGMENT1.v,VERILOG,,AlarmClockHDL_SEGMENT1,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_TIMER.v,VERILOG,,AlarmClockHDL_TIMER,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0.v,VERILOG,,AlarmClockHDL_mm_interconnect_0,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_irq_mapper.sv,SYSTEM_VERILOG,,AlarmClockHDL_irq_mapper,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu.sdc,SDC,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu.v,VERILOG,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_sysclk.v,VERILOG,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_tck.v,VERILOG,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_debug_slave_wrapper.v,VERILOG,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_nios2_waves.do,OTHER,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_ociram_default_contents.dat,DAT,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_ociram_default_contents.hex,HEX,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_ociram_default_contents.mif,MIF,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_rf_ram_a.dat,DAT,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_rf_ram_a.hex,HEX,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_rf_ram_a.mif,MIF,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_rf_ram_b.dat,DAT,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_rf_ram_b.hex,HEX,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_rf_ram_b.mif,MIF,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_NIOSII_cpu_test_bench.v,VERILOG,,AlarmClockHDL_NIOSII_cpu,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_router,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_router_001,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_router_002,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_router_004,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_cmd_demux,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_cmd_demux_001,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_cmd_mux,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_cmd_mux,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_cmd_mux_002,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_cmd_mux_002,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_rsp_demux,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_rsp_demux_002,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_rsp_mux,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_rsp_mux,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_rsp_mux_001,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_rsp_mux_001,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter,false
AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
AlarmClockHDL_tb.AlarmClockHDL_inst,AlarmClockHDL
AlarmClockHDL_tb.AlarmClockHDL_inst.ALARM1,AlarmClockHDL_ALARM1
AlarmClockHDL_tb.AlarmClockHDL_inst.BUTTON1,AlarmClockHDL_ALARM1
AlarmClockHDL_tb.AlarmClockHDL_inst.BUTTON2,AlarmClockHDL_ALARM1
AlarmClockHDL_tb.AlarmClockHDL_inst.BUTTON3,AlarmClockHDL_ALARM1
AlarmClockHDL_tb.AlarmClockHDL_inst.BUTTON4,AlarmClockHDL_ALARM1
AlarmClockHDL_tb.AlarmClockHDL_inst.BUZZ,AlarmClockHDL_BUZZ
AlarmClockHDL_tb.AlarmClockHDL_inst.JTAG,AlarmClockHDL_JTAG
AlarmClockHDL_tb.AlarmClockHDL_inst.NIOSII,AlarmClockHDL_NIOSII
AlarmClockHDL_tb.AlarmClockHDL_inst.NIOSII.cpu,AlarmClockHDL_NIOSII_cpu
AlarmClockHDL_tb.AlarmClockHDL_inst.ONCHIPRAM,AlarmClockHDL_ONCHIPRAM
AlarmClockHDL_tb.AlarmClockHDL_inst.SEGMENT1,AlarmClockHDL_SEGMENT1
AlarmClockHDL_tb.AlarmClockHDL_inst.SEGMENT2,AlarmClockHDL_SEGMENT1
AlarmClockHDL_tb.AlarmClockHDL_inst.SEGMENT3,AlarmClockHDL_SEGMENT1
AlarmClockHDL_tb.AlarmClockHDL_inst.SEGMENT4,AlarmClockHDL_SEGMENT1
AlarmClockHDL_tb.AlarmClockHDL_inst.TIMER,AlarmClockHDL_TIMER
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0,AlarmClockHDL_mm_interconnect_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_data_master_translator,altera_merlin_master_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_instruction_master_translator,altera_merlin_master_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_debug_mem_slave_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.TIMER_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.ONCHIPRAM_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT1_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT4_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT3_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT2_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUZZ_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.ALARM1_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON4_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON3_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON2_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON1_s1_translator,altera_merlin_slave_translator
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_data_master_agent,altera_merlin_master_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_instruction_master_agent,altera_merlin_master_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_debug_mem_slave_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.TIMER_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.ONCHIPRAM_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT1_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT4_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT3_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT2_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUZZ_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.ALARM1_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON4_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON3_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON2_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON1_s1_agent,altera_merlin_slave_agent
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.NIOSII_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.TIMER_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.ONCHIPRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT3_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.SEGMENT2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUZZ_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.ALARM1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON3_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.BUTTON1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router,AlarmClockHDL_mm_interconnect_0_router
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_001,AlarmClockHDL_mm_interconnect_0_router_001
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_002,AlarmClockHDL_mm_interconnect_0_router_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_003,AlarmClockHDL_mm_interconnect_0_router_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_005,AlarmClockHDL_mm_interconnect_0_router_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_004,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_006,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_007,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_008,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_009,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_010,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_011,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_012,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_013,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_014,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.router_015,AlarmClockHDL_mm_interconnect_0_router_004
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_demux,AlarmClockHDL_mm_interconnect_0_cmd_demux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_demux_001,AlarmClockHDL_mm_interconnect_0_cmd_demux_001
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux,AlarmClockHDL_mm_interconnect_0_cmd_mux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_001,AlarmClockHDL_mm_interconnect_0_cmd_mux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_003,AlarmClockHDL_mm_interconnect_0_cmd_mux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_002,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_004,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_005,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_006,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_007,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_008,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_009,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_010,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_011,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_012,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.cmd_mux_013,AlarmClockHDL_mm_interconnect_0_cmd_mux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux,AlarmClockHDL_mm_interconnect_0_rsp_demux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_001,AlarmClockHDL_mm_interconnect_0_rsp_demux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_003,AlarmClockHDL_mm_interconnect_0_rsp_demux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_002,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_004,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_005,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_006,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_007,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_008,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_009,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_010,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_011,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_012,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_demux_013,AlarmClockHDL_mm_interconnect_0_rsp_demux_002
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_mux,AlarmClockHDL_mm_interconnect_0_rsp_mux
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.rsp_mux_001,AlarmClockHDL_mm_interconnect_0_rsp_mux_001
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_001,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_002,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_003,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_004,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_005,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_006,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_007,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_008,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_009,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_010,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_011,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_012,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_013,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter
AlarmClockHDL_tb.AlarmClockHDL_inst.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,AlarmClockHDL_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AlarmClockHDL_tb.AlarmClockHDL_inst.irq_mapper,AlarmClockHDL_irq_mapper
AlarmClockHDL_tb.AlarmClockHDL_inst.rst_controller,altera_reset_controller
AlarmClockHDL_tb.AlarmClockHDL_inst_alarm1_bfm,altera_conduit_bfm
AlarmClockHDL_tb.AlarmClockHDL_inst_button1_bfm,altera_conduit_bfm
AlarmClockHDL_tb.AlarmClockHDL_inst_button2_bfm,altera_conduit_bfm
AlarmClockHDL_tb.AlarmClockHDL_inst_button3_bfm,altera_conduit_bfm
AlarmClockHDL_tb.AlarmClockHDL_inst_button4_bfm,altera_conduit_bfm
AlarmClockHDL_tb.AlarmClockHDL_inst_buzzer_bfm,altera_conduit_bfm_0002
AlarmClockHDL_tb.AlarmClockHDL_inst_clk_bfm,altera_avalon_clock_source
AlarmClockHDL_tb.AlarmClockHDL_inst_segment1_bfm,altera_conduit_bfm_0003
AlarmClockHDL_tb.AlarmClockHDL_inst_segment2_bfm,altera_conduit_bfm_0003
AlarmClockHDL_tb.AlarmClockHDL_inst_segment3_bfm,altera_conduit_bfm_0003
AlarmClockHDL_tb.AlarmClockHDL_inst_segment4_bfm,altera_conduit_bfm_0003
