Fitter Status : Successful - Wed May 07 16:22:20 2014
Quartus II 64-Bit Version : 12.0 Build 178 05/31/2012 SJ Full Version
Revision Name : ddl_ctrlr
Top-level Entity Name : ddl_ctrlr
Family : Stratix II
Device : EP2S15F484C5
Timing Models : Final
Logic utilization : 48 %
    Combinational ALUTs : 1,564 / 12,480 ( 13 % )
    Dedicated logic registers : 5,298 / 12,480 ( 42 % )
Total registers : 5298
Total pins : 108 / 343 ( 31 % )
Total virtual pins : 0
Total block memory bits : 212,992 / 419,328 ( 51 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
