.TH "MaxOS::hardwarecommunication::BaseAddressRegister" 3 "Version 0.1" "Max OS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
MaxOS::hardwarecommunication::BaseAddressRegister \- Used to store the base address register\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <pci\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "bool \fBpre_fetchable\fP"
.br
.RI "Reading from this address wont change the state of the device and data can be cached by the CPU\&. "
.ti -1c
.RI "uint8_t * \fBaddress\fP"
.br
.RI "The address of the device (IO port or memory address, can be 32 or 64 bit) "
.ti -1c
.RI "uint32_t \fBsize\fP"
.br
.ti -1c
.RI "\fBBaseAddressRegisterType\fP \fBtype\fP"
.br
.RI "Where to access the device\&. "
.in -1c
.SH "Detailed Description"
.PP 
Used to store the base address register\&. 


.PP
\fBTodo\fP
.RS 4
Should be a struct 
.RE
.PP

.PP
Definition at line \fB39\fP of file \fBpci\&.h\fP\&.
.SH "Member Data Documentation"
.PP 
.SS "uint8_t* MaxOS::hardwarecommunication::BaseAddressRegister::address"

.PP
The address of the device (IO port or memory address, can be 32 or 64 bit) 
.PP
Definition at line \fB42\fP of file \fBpci\&.h\fP\&.
.SS "bool MaxOS::hardwarecommunication::BaseAddressRegister::pre_fetchable"

.PP
Reading from this address wont change the state of the device and data can be cached by the CPU\&. 
.PP
Definition at line \fB41\fP of file \fBpci\&.h\fP\&.
.SS "uint32_t MaxOS::hardwarecommunication::BaseAddressRegister::size"

.PP
\fBTodo\fP
.RS 4
Document Size of the address space 
.RE
.PP

.PP
Definition at line \fB43\fP of file \fBpci\&.h\fP\&.
.SS "\fBBaseAddressRegisterType\fP MaxOS::hardwarecommunication::BaseAddressRegister::type"

.PP
Where to access the device\&. 
.PP
Definition at line \fB44\fP of file \fBpci\&.h\fP\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for Max OS from the source code\&.
