Warning (10268): Verilog HDL information at FAN_ONOFF.v(65): always construct contains both blocking and non-blocking assignments File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/IP/autofan/FAN_ONOFF.v Line: 65
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_p6yk37i.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_p6yk37i.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_p6yk37i.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_p6yk37i.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_raxibmi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_raxibmi.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_raxibmi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_raxibmi.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_yloihfq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_yloihfq.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_yloihfq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_yloihfq.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_4abqbui.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_4abqbui.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_4abqbui.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_4abqbui.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_6b3wcra.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_6b3wcra.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_6b3wcra.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_6b3wcra.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_dpsqb6i.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_dpsqb6i.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_dpsqb6i.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_dpsqb6i.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_zkknbwi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_zkknbwi.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_zkknbwi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_zkknbwi.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_kb2i2hi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_kb2i2hi.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_kb2i2hi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_kb2i2hi.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_f3wfhna.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_f3wfhna.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_f3wfhna.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_f3wfhna.sv Line: 49
Warning (10268): Verilog HDL information at sevenSigDispaly.sv(60): always construct contains both blocking and non-blocking assignments File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/SevenSigmentDisplay_10/synth/sevenSigDispaly.sv Line: 60
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_a35vlui.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_a35vlui.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_a35vlui.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_a35vlui.sv Line: 49
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_45pxmci.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_45pxmci.sv Line: 48
Info (10281): Verilog HDL Declaration information at a10s_ghrd_altera_merlin_router_181_45pxmci.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_45pxmci.sv Line: 49
Info (10281): Verilog HDL Declaration information at HAN_FanTempControll.sv(12): object "Temp_HI" differs only in case from object "temp_hi" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/HAN_FanControll_10/synth/HAN_FanTempControll.sv Line: 12
Info (10281): Verilog HDL Declaration information at HAN_FanTempControll.sv(13): object "Temp_OK" differs only in case from object "temp_ok" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/HAN_FanControll_10/synth/HAN_FanTempControll.sv Line: 13
Info (10281): Verilog HDL Declaration information at HAN_FanTempControll.sv(14): object "Temp_LOW" differs only in case from object "temp_low" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/HAN_FanControll_10/synth/HAN_FanTempControll.sv Line: 14
Info (10281): Verilog HDL Declaration information at HAN_FanTempControll.sv(17): object "Temp_LED" differs only in case from object "temp_led" in the same scope File: D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/a10s_ghrd/HAN_FanControll_10/synth/HAN_FanTempControll.sv Line: 17
